#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaad18163c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaad1842130 .scope autofunction.vec4.s256, "cmp_swp" "cmp_swp" 3 14, 3 14 0, S_0xaaaad18163c0;
 .timescale 0 0;
v0xaaaad18651b0_0 .var "a", 127 0;
v0xaaaad1877df0_0 .var "asc", 0 0;
v0xaaaad186e830_0 .var "b", 127 0;
; Variable cmp_swp is vec4 return value of scope S_0xaaaad1842130
v0xaaaad181db70_0 .var "result", 255 0;
v0xaaaad181c200_0 .var "swp", 0 0;
TD_$unit.cmp_swp ;
    %load/vec4 v0xaaaad186e830_0;
    %parti/u 64, 64, 32;
    %load/vec4 v0xaaaad18651b0_0;
    %parti/u 64, 64, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaad1877df0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xaaaad181c200_0, 0, 1;
    %load/vec4 v0xaaaad181c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xaaaad186e830_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad181db70_0, 4, 128;
    %load/vec4 v0xaaaad18651b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad181db70_0, 4, 128;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaaad18651b0_0;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad181db70_0, 4, 128;
    %load/vec4 v0xaaaad186e830_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad181db70_0, 4, 128;
T_0.1 ;
    %load/vec4 v0xaaaad181db70_0;
    %ret/vec4 0, 0, 256;  Assign to cmp_swp (store_vec4_to_lval)
    %end;
S_0xaaaad18424a0 .scope autofunction.vec4.s64, "pow10" "pow10" 4 6, 4 6 0, S_0xaaaad18163c0;
 .timescale 0 0;
v0xaaaad1819d20_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaad18424a0
TD_$unit.pow10 ;
    %load/vec4 v0xaaaad1819d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 3735928559, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 10, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 100, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 1000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 10000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 100000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 10000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 100000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1000000000, 0, 64;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 2500000000, 0, 62;
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 64;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %end;
S_0xaaaad183ac20 .scope module, "aoc5_tb" "aoc5_tb" 5 4;
 .timescale 0 0;
v0xaaaad18d3d50_0 .var/2s "c", 31 0;
v0xaaaad18d3e50_0 .var "clock", 0 0;
v0xaaaad18d3f10_0 .var "data_valid_in", 0 0;
v0xaaaad18d3fb0_0 .var/2s "done", 31 0;
v0xaaaad18d4050_0 .var "even_data_in", 127 0;
v0xaaaad18d4110_0 .var/2s "fd", 31 0;
v0xaaaad18d41f0_0 .var/2s "num_idx", 31 0;
v0xaaaad18d42d0 .array "nums", 0 3, 63 0;
v0xaaaad18d4390_0 .var "odd_data_in", 127 0;
v0xaaaad18d44e0_0 .var "reset", 0 0;
v0xaaaad18d4580_0 .var "stream_done_in", 0 0;
v0xaaaad18d4620_0 .var "tb_addr_in", 7 0;
E_0xaaaad1761190 .event negedge, v0xaaaad18a1c60_0;
S_0xaaaad1840d10 .scope module, "dut" "top" 5 9, 6 4 0, S_0xaaaad183ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "data_valid_in";
    .port_info 3 /INPUT 1 "stream_done_in";
    .port_info 4 /INPUT 8 "tb_addr_in";
    .port_info 5 /INPUT 128 "even_data_in";
    .port_info 6 /INPUT 128 "odd_data_in";
enum0xaaaad1747dc0 .enum4 (1)
   "PING" 1'b0,
   "PONG" 1'b1
 ;
L_0xffff8dade210 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
L_0xaaaad18ed260 .functor AND 32, L_0xaaaad18ed1c0, L_0xffff8dade210, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0xaaaad18ed810 .functor AND 1, L_0xaaaad18ed6b0, v0xaaaad18d4580_0, C4<1>, C4<1>;
L_0xaaaad18ed970 .functor AND 1, L_0xaaaad18edcc0, L_0xaaaad18ede60, C4<1>, C4<1>;
L_0xaaaad18ee190 .functor AND 1, L_0xaaaad18ed970, L_0xaaaad18edfa0, C4<1>, C4<1>;
v0xaaaad18d09e0_0 .net/2u *"_ivl_1", 7 0, L_0xaaaad18d4bb0;  1 drivers
L_0xffff8dade1c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d0ae0_0 .net/2u *"_ivl_10", 31 0, L_0xffff8dade1c8;  1 drivers
v0xaaaad18d0bc0_0 .net *"_ivl_12", 31 0, L_0xaaaad18ed1c0;  1 drivers
v0xaaaad18d0cb0_0 .net/2u *"_ivl_14", 31 0, L_0xffff8dade210;  1 drivers
v0xaaaad18d0d90_0 .net *"_ivl_16", 31 0, L_0xaaaad18ed260;  1 drivers
v0xaaaad18d0e70_0 .net *"_ivl_20", 31 0, L_0xaaaad18ed530;  1 drivers
L_0xffff8dade258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d0f50_0 .net *"_ivl_23", 29 0, L_0xffff8dade258;  1 drivers
L_0xffff8dade2a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d1030_0 .net/2u *"_ivl_24", 31 0, L_0xffff8dade2a0;  1 drivers
v0xaaaad18d1110_0 .net *"_ivl_26", 0 0, L_0xaaaad18ed6b0;  1 drivers
v0xaaaad18d11d0_0 .net/s *"_ivl_30", 31 0, L_0xaaaad18ed8d0;  1 drivers
L_0xffff8dade2e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d12b0_0 .net/2u *"_ivl_34", 31 0, L_0xffff8dade2e8;  1 drivers
v0xaaaad18d1390_0 .net/2u *"_ivl_36", 31 0, L_0xaaaad18edb50;  1 drivers
L_0xffff8dade330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d1470_0 .net/2u *"_ivl_38", 31 0, L_0xffff8dade330;  1 drivers
v0xaaaad18d1550_0 .net *"_ivl_40", 0 0, L_0xaaaad18edcc0;  1 drivers
L_0xffff8dade378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d1610_0 .net/2s *"_ivl_42", 31 0, L_0xffff8dade378;  1 drivers
v0xaaaad18d16f0_0 .net *"_ivl_44", 0 0, L_0xaaaad18ede60;  1 drivers
v0xaaaad18d17b0_0 .net *"_ivl_47", 0 0, L_0xaaaad18ed970;  1 drivers
L_0xffff8dade3c0 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v0xaaaad18d1870_0 .net/2s *"_ivl_48", 31 0, L_0xffff8dade3c0;  1 drivers
v0xaaaad18d1950_0 .net *"_ivl_50", 0 0, L_0xaaaad18edfa0;  1 drivers
v0xaaaad18d1a10_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  1 drivers
v0xaaaad18d1ab0_0 .net "data_valid_in", 0 0, v0xaaaad18d3f10_0;  1 drivers
v0xaaaad18d1b50_0 .net "even_data_in", 127 0, v0xaaaad18d4050_0;  1 drivers
v0xaaaad18d1c10 .array "even_data_out", 0 1;
v0xaaaad18d1c10_0 .net v0xaaaad18d1c10 0, 127 0, v0xaaaad18a1dc0_0; 1 drivers
o0xffff8db2d468 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaad18d1c10_1 .net v0xaaaad18d1c10 1, 127 0, o0xffff8db2d468; 0 drivers
v0xaaaad18d1d60_0 .net "insert_i", 3 0, L_0xaaaad18ed410;  1 drivers
v0xaaaad18d1e40_0 .var/2s "mem_i", 31 0;
v0xaaaad18d1f20_0 .var/2s "merge_0_regs_cnt", 31 0;
v0xaaaad18d2000_0 .var/2s "merge_1_regs_cnt", 31 0;
v0xaaaad18d20e0_0 .net/2s "merge_both_regs_cnt", 31 0, L_0xaaaad18ed9e0;  1 drivers
v0xaaaad18d21c0 .array "merge_regs_flat", 0 1, 2047 0;
v0xaaaad18d2280_0 .var "merge_regs_valid", 1 0;
v0xaaaad18d2360_0 .net "odd_data_in", 127 0, v0xaaaad18d4390_0;  1 drivers
v0xaaaad18d2470 .array "odd_data_out", 0 1;
v0xaaaad18d2470_0 .net v0xaaaad18d2470 0, 127 0, v0xaaaad18a2790_0; 1 drivers
o0xffff8db2d5b8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xaaaad18d2470_1 .net v0xaaaad18d2470 1, 127 0, o0xffff8db2d5b8; 0 drivers
v0xaaaad18d25c0_0 .var "pairs_in_flat", 2047 0;
v0xaaaad18d2680_0 .net "pairs_out_flat", 2047 0, L_0xaaaad18dce40;  1 drivers
v0xaaaad18d2770_0 .var "parity_clock", 0 0;
v0xaaaad18d2830_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  1 drivers
v0xaaaad18d28d0_0 .net "sort_acc", 0 0, L_0xaaaad18ed810;  1 drivers
v0xaaaad18d2990_0 .net "sort_out_valid", 0 0, L_0xaaaad18dcf80;  1 drivers
v0xaaaad18d2a80_0 .var "sort_stage_parity", 0 0;
v0xaaaad18d2b40_0 .var "sort_stage_valid", 0 0;
v0xaaaad18d2c30_0 .net "stream_done_in", 0 0, v0xaaaad18d4580_0;  1 drivers
v0xaaaad18d2cd0_0 .var/2s "stream_len", 31 0;
v0xaaaad18d2d90_0 .net "tb_addr_in", 7 0, v0xaaaad18d4620_0;  1 drivers
v0xaaaad18d2e70_0 .var "write_back_i", 0 0;
v0xaaaad18d2f30_0 .var "write_back_mem_i", 7 0;
v0xaaaad18d2ff0 .array "write_back_regs", 0 1, 127 0;
v0xaaaad18d3150_0 .net "write_back_valid", 0 0, L_0xaaaad18ee190;  1 drivers
L_0xaaaad18d4bb0 .part v0xaaaad18d1e40_0, 0, 8;
L_0xaaaad18d4c50 .functor MUXZ 8, v0xaaaad18d4620_0, L_0xaaaad18d4bb0, v0xaaaad18d4580_0, C4<>;
L_0xaaaad18ed1c0 .arith/sub 32, v0xaaaad18d1e40_0, L_0xffff8dade1c8;
L_0xaaaad18ed410 .part L_0xaaaad18ed260, 0, 4;
L_0xaaaad18ed530 .concat [ 2 30 0 0], v0xaaaad18d2280_0, L_0xffff8dade258;
L_0xaaaad18ed6b0 .cmp/gt 32, L_0xffff8dade2a0, L_0xaaaad18ed530;
L_0xaaaad18ed8d0 .arith/sum 32, v0xaaaad18d1f20_0, v0xaaaad18d2000_0;
L_0xaaaad18ed9e0 .cast/2 32, L_0xaaaad18ed8d0;
L_0xaaaad18edb50 .arith/mod 32, L_0xaaaad18ed9e0, L_0xffff8dade2e8;
L_0xaaaad18edcc0 .cmp/eq 32, L_0xaaaad18edb50, L_0xffff8dade330;
L_0xaaaad18ede60 .cmp/gt.s 32, L_0xaaaad18ed9e0, L_0xffff8dade378;
L_0xaaaad18edfa0 .cmp/gt.s 32, L_0xffff8dade3c0, L_0xaaaad18ed9e0;
S_0xaaaad1841080 .scope module, "mem_ping" "mem" 6 17, 7 4 0, S_0xaaaad1840d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "read_en";
    .port_info 3 /INPUT 8 "row_addr_in";
    .port_info 4 /INPUT 128 "even_data_in";
    .port_info 5 /INPUT 128 "odd_data_in";
    .port_info 6 /OUTPUT 128 "even_data_out";
    .port_info 7 /OUTPUT 128 "odd_data_out";
L_0xaaaad1868160 .functor OR 1, v0xaaaad18d3f10_0, v0xaaaad18d4580_0, C4<0>, C4<0>;
L_0xaaaad187ada0 .functor OR 1, v0xaaaad18d3f10_0, v0xaaaad18d4580_0, C4<0>, C4<0>;
v0xaaaad18a2ac0_0 .net *"_ivl_1", 6 0, L_0xaaaad18d46e0;  1 drivers
L_0xffff8dade060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad18a2bc0_0 .net/2u *"_ivl_10", 0 0, L_0xffff8dade060;  1 drivers
L_0xffff8dade018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad18a2ca0_0 .net/2u *"_ivl_2", 0 0, L_0xffff8dade018;  1 drivers
v0xaaaad18a2d90_0 .net *"_ivl_9", 6 0, L_0xaaaad18d48c0;  1 drivers
v0xaaaad18a2e70_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18a2fb0_0 .net "even_data_in", 127 0, v0xaaaad18d4050_0;  alias, 1 drivers
v0xaaaad18a3070_0 .net "even_data_out", 127 0, v0xaaaad18a1dc0_0;  alias, 1 drivers
v0xaaaad18a3110_0 .net "odd_data_in", 127 0, v0xaaaad18d4390_0;  alias, 1 drivers
v0xaaaad18a31e0_0 .net "odd_data_out", 127 0, v0xaaaad18a2790_0;  alias, 1 drivers
v0xaaaad18a32b0_0 .net "read_en", 0 0, v0xaaaad18d4580_0;  alias, 1 drivers
v0xaaaad18a3350_0 .net "row_addr_in", 7 0, L_0xaaaad18d4c50;  1 drivers
v0xaaaad18a3430_0 .net "write_en", 0 0, v0xaaaad18d3f10_0;  alias, 1 drivers
L_0xaaaad18d46e0 .part L_0xaaaad18d4c50, 1, 7;
L_0xaaaad18d4780 .concat [ 1 7 0 0], L_0xffff8dade018, L_0xaaaad18d46e0;
L_0xaaaad18d48c0 .part L_0xaaaad18d4c50, 1, 7;
L_0xaaaad18d49b0 .concat [ 1 7 0 0], L_0xffff8dade060, L_0xaaaad18d48c0;
S_0xaaaad183c1e0 .scope module, "bank_even" "single_port_sync_ram" 7 15, 8 1 0, S_0xaaaad1841080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 128 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 128 "read_data";
P_0xaaaad18a1800 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
P_0xaaaad18a1840 .param/l "DATA_WIDTH" 0 8 4, C4<00000000000000000000000010000000>;
P_0xaaaad18a1880 .param/l "DEPTH" 0 8 3, +C4<00000000000000000000000100000000>;
v0xaaaad18a1aa0_0 .net "addr", 7 0, L_0xaaaad18d4780;  1 drivers
v0xaaaad18a1ba0_0 .net "bank_en", 0 0, L_0xaaaad1868160;  1 drivers
v0xaaaad18a1c60_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18a1d00 .array "mem", 0 255, 127 0;
v0xaaaad18a1dc0_0 .var "read_data", 127 0;
v0xaaaad18a1ef0_0 .net "write_data", 127 0, v0xaaaad18d4050_0;  alias, 1 drivers
v0xaaaad18a1fd0_0 .net "write_en", 0 0, v0xaaaad18d3f10_0;  alias, 1 drivers
E_0xaaaad1899510 .event posedge, v0xaaaad18a1c60_0;
S_0xaaaad183c550 .scope module, "bank_odd" "single_port_sync_ram" 7 26, 8 1 0, S_0xaaaad1841080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 128 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 128 "read_data";
P_0xaaaad18a21c0 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
P_0xaaaad18a2200 .param/l "DATA_WIDTH" 0 8 4, C4<00000000000000000000000010000000>;
P_0xaaaad18a2240 .param/l "DEPTH" 0 8 3, +C4<00000000000000000000000100000000>;
v0xaaaad18a2450_0 .net "addr", 7 0, L_0xaaaad18d49b0;  1 drivers
v0xaaaad18a2530_0 .net "bank_en", 0 0, L_0xaaaad187ada0;  1 drivers
v0xaaaad18a25f0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18a26f0 .array "mem", 0 255, 127 0;
v0xaaaad18a2790_0 .var "read_data", 127 0;
v0xaaaad18a28a0_0 .net "write_data", 127 0, v0xaaaad18d4390_0;  alias, 1 drivers
v0xaaaad18a2980_0 .net "write_en", 0 0, v0xaaaad18d3f10_0;  alias, 1 drivers
S_0xaaaad183a950 .scope module, "mem_pong" "mem" 6 26, 7 4 0, S_0xaaaad1840d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 1 "read_en";
    .port_info 3 /INPUT 8 "row_addr_in";
    .port_info 4 /INPUT 128 "even_data_in";
    .port_info 5 /INPUT 128 "odd_data_in";
    .port_info 6 /OUTPUT 128 "even_data_out";
    .port_info 7 /OUTPUT 128 "odd_data_out";
L_0xffff8dade138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaad18717e0 .functor OR 1, L_0xaaaad18ee190, L_0xffff8dade138, C4<0>, C4<0>;
L_0xaaaad1877730 .functor OR 1, L_0xaaaad18ee190, L_0xffff8dade138, C4<0>, C4<0>;
v0xaaaad18a4e10_0 .net *"_ivl_1", 6 0, L_0xaaaad18d4d40;  1 drivers
L_0xffff8dade0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad18a4f10_0 .net/2u *"_ivl_10", 0 0, L_0xffff8dade0f0;  1 drivers
L_0xffff8dade0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xaaaad18a4ff0_0 .net/2u *"_ivl_2", 0 0, L_0xffff8dade0a8;  1 drivers
v0xaaaad18a50e0_0 .net *"_ivl_9", 6 0, L_0xaaaad18d5030;  1 drivers
v0xaaaad18a51c0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18d2ff0_0 .array/port v0xaaaad18d2ff0, 0;
v0xaaaad18a52b0_0 .net "even_data_in", 127 0, v0xaaaad18d2ff0_0;  1 drivers
v0xaaaad18a5370_0 .net "even_data_out", 127 0, v0xaaaad18a3f30_0;  1 drivers
v0xaaaad18d2ff0_1 .array/port v0xaaaad18d2ff0, 1;
v0xaaaad18a5440_0 .net "odd_data_in", 127 0, v0xaaaad18d2ff0_1;  1 drivers
v0xaaaad18a5510_0 .net "odd_data_out", 127 0, v0xaaaad18a4ad0_0;  1 drivers
v0xaaaad18a55e0_0 .net "read_en", 0 0, L_0xffff8dade138;  1 drivers
v0xaaaad18a5680_0 .net "row_addr_in", 7 0, v0xaaaad18d2f30_0;  1 drivers
v0xaaaad18a5760_0 .net "write_en", 0 0, L_0xaaaad18ee190;  alias, 1 drivers
L_0xaaaad18d4d40 .part v0xaaaad18d2f30_0, 1, 7;
L_0xaaaad18d4e30 .concat [ 1 7 0 0], L_0xffff8dade0a8, L_0xaaaad18d4d40;
L_0xaaaad18d5030 .part v0xaaaad18d2f30_0, 1, 7;
L_0xaaaad18d5130 .concat [ 1 7 0 0], L_0xffff8dade0f0, L_0xaaaad18d5030;
S_0xaaaad18a3760 .scope module, "bank_even" "single_port_sync_ram" 7 15, 8 1 0, S_0xaaaad183a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 128 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 128 "read_data";
P_0xaaaad18a3940 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
P_0xaaaad18a3980 .param/l "DATA_WIDTH" 0 8 4, C4<00000000000000000000000010000000>;
P_0xaaaad18a39c0 .param/l "DEPTH" 0 8 3, +C4<00000000000000000000000100000000>;
v0xaaaad18a3c00_0 .net "addr", 7 0, L_0xaaaad18d4e30;  1 drivers
v0xaaaad18a3d00_0 .net "bank_en", 0 0, L_0xaaaad18717e0;  1 drivers
v0xaaaad18a3dc0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18a3e90 .array "mem", 0 255, 127 0;
v0xaaaad18a3f30_0 .var "read_data", 127 0;
v0xaaaad18a4060_0 .net "write_data", 127 0, v0xaaaad18d2ff0_0;  alias, 1 drivers
v0xaaaad18a4140_0 .net "write_en", 0 0, L_0xaaaad18ee190;  alias, 1 drivers
S_0xaaaad18a4300 .scope module, "bank_odd" "single_port_sync_ram" 7 26, 8 1 0, S_0xaaaad183a950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 128 "write_data";
    .port_info 3 /INPUT 1 "bank_en";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /OUTPUT 128 "read_data";
P_0xaaaad18a4500 .param/l "ADDR_WIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
P_0xaaaad18a4540 .param/l "DATA_WIDTH" 0 8 4, C4<00000000000000000000000010000000>;
P_0xaaaad18a4580 .param/l "DEPTH" 0 8 3, +C4<00000000000000000000000100000000>;
v0xaaaad18a47c0_0 .net "addr", 7 0, L_0xaaaad18d5130;  1 drivers
v0xaaaad18a48a0_0 .net "bank_en", 0 0, L_0xaaaad1877730;  1 drivers
v0xaaaad18a4960_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18a4a30 .array "mem", 0 255, 127 0;
v0xaaaad18a4ad0_0 .var "read_data", 127 0;
v0xaaaad18a4bb0_0 .net "write_data", 127 0, v0xaaaad18d2ff0_1;  alias, 1 drivers
v0xaaaad18a4c90_0 .net "write_en", 0 0, L_0xaaaad18ee190;  alias, 1 drivers
S_0xaaaad18a5950 .scope module, "sort_16" "bitonic_sort_16" 6 41, 9 64 0, S_0xaaaad1840d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 2048 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 1 "saturated_out";
    .port_info 6 /OUTPUT 2048 "pairs_out_flat";
enum0xaaaad17b3e20 .enum4 (2)
   "LOAD_NONE" 2'b00,
   "LOAD_TOP" 2'b01,
   "LOAD_BOTH" 2'b11
 ;
v0xaaaad18cf860_0 .net *"_ivl_3", 1023 0, L_0xaaaad18d6840;  1 drivers
v0xaaaad18cf960_0 .net *"_ivl_5", 1023 0, L_0xaaaad18d6930;  1 drivers
v0xaaaad18cfa40_0 .var "bitonics_ready", 1 0;
v0xaaaad18cfb00_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18cfba0_0 .var "low_stage", 1023 0;
v0xaaaad18cfc80_0 .net "monotonic_stage", 1023 0, v0xaaaad18cea50_0;  1 drivers
v0xaaaad18cfd40_0 .var "next_bitonics_ready", 1 0;
v0xaaaad18cfe00_0 .net "pairs_in_flat", 2047 0, v0xaaaad18d25c0_0;  1 drivers
v0xaaaad18cfee0_0 .net "pairs_out_flat", 2047 0, L_0xaaaad18dce40;  alias, 1 drivers
v0xaaaad18cffd0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18d0480_0 .var "saturated_out", 0 0;
v0xaaaad18d0520_0 .net "sort_8_done", 0 0, L_0xaaaad18d62e0;  1 drivers
v0xaaaad18d05f0_0 .var "top_low_sel", 0 0;
v0xaaaad18d06c0_0 .var "top_stage", 1023 0;
v0xaaaad18d0760_0 .net "valid_in", 0 0, v0xaaaad18d2b40_0;  1 drivers
v0xaaaad18d0830_0 .net "valid_out", 0 0, L_0xaaaad18dcf80;  alias, 1 drivers
E_0xaaaad18a5b90 .event edge, v0xaaaad18cfa40_0, v0xaaaad18cf630_0;
L_0xaaaad18d6840 .part v0xaaaad18d25c0_0, 1024, 1024;
L_0xaaaad18d6930 .part v0xaaaad18d25c0_0, 0, 1024;
L_0xaaaad18d69d0 .functor MUXZ 1024, L_0xaaaad18d6930, L_0xaaaad18d6840, v0xaaaad18d05f0_0, C4<>;
L_0xaaaad18dd070 .reduce/and v0xaaaad18cfa40_0;
L_0xaaaad18dd110 .concat [ 1024 1024 0 0], v0xaaaad18cfba0_0, v0xaaaad18d06c0_0;
S_0xaaaad18a5c10 .scope module, "merge" "merger_N" 9 101, 9 4 0, S_0xaaaad18a5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 2048 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 2048 "pairs_out_flat";
P_0xaaaad188fd10 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000100000000000>;
P_0xaaaad188fd50 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0xaaaad188fd90 .param/l "N" 0 9 5, +C4<00000000000000000000000000010000>;
P_0xaaaad188fdd0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000001000>;
v0xaaaad18c9310_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c93d0_0 .net "pairs_in_flat", 2047 0, L_0xaaaad18dd110;  1 drivers
v0xaaaad18c94b0_0 .net "pairs_out_flat", 2047 0, L_0xaaaad18dce40;  alias, 1 drivers
v0xaaaad18c95a0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c9640_0 .net "valid_in", 0 0, L_0xaaaad18dd070;  1 drivers
v0xaaaad18c9750_0 .net "valid_out", 0 0, L_0xaaaad18dcf80;  alias, 1 drivers
L_0xaaaad18dce40 .concat8 [ 1024 1024 0 0], L_0xaaaad18dc9e0, L_0xaaaad18d9890;
S_0xaaaad18a62d0 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18a5c10;
 .timescale 0 0;
v0xaaaad18c8fa0_0 .var "intermed_stage", 2047 0;
v0xaaaad18c90a0_0 .var "intermed_valid", 0 0;
v0xaaaad18c91b0_0 .net "merge_sub_N", 1 0, L_0xaaaad18dcd00;  1 drivers
v0xaaaad18c9250 .array "pairs_in_unpack", 0 15, 127 0;
E_0xaaaad18a64d0 .event edge, v0xaaaad18c93d0_0;
L_0xaaaad18d9ac0 .part v0xaaaad18c8fa0_0, 1024, 1024;
L_0xaaaad18dcc10 .part v0xaaaad18c8fa0_0, 0, 1024;
L_0xaaaad18dcd00 .concat8 [ 1 1 0 0], L_0xaaaad18d99d0, L_0xaaaad18dcb20;
L_0xaaaad18dcf80 .reduce/and L_0xaaaad18dcd00;
S_0xaaaad18a6550 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18a62d0;
 .timescale 0 0;
v0xaaaad18a6750_0 .var/2s "i", 31 0;
S_0xaaaad18a6850 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18a62d0;
 .timescale 0 0;
v0xaaaad18a6a50_0 .var/2s "i", 31 0;
S_0xaaaad18a6b30 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18a62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1024 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 1024 "pairs_out_flat";
P_0xaaaad18a5e60 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0xaaaad18a5ea0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaaad18a5ee0 .param/l "N" 0 9 5, +C4<00000000000000000000000000001000>;
P_0xaaaad18a5f20 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000100>;
v0xaaaad18b7810_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b78d0_0 .net "pairs_in_flat", 1023 0, L_0xaaaad18dcc10;  1 drivers
v0xaaaad18b79b0_0 .net "pairs_out_flat", 1023 0, L_0xaaaad18dc9e0;  1 drivers
v0xaaaad18b7aa0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b7b40_0 .net "valid_in", 0 0, v0xaaaad18c90a0_0;  1 drivers
v0xaaaad18b7c50_0 .net "valid_out", 0 0, L_0xaaaad18dcb20;  1 drivers
L_0xaaaad18dc9e0 .concat8 [ 512 512 0 0], L_0xaaaad18dc550, L_0xaaaad18daec0;
S_0xaaaad18a7170 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18a6b30;
 .timescale 0 0;
v0xaaaad18b74a0_0 .var "intermed_stage", 1023 0;
v0xaaaad18b75a0_0 .var "intermed_valid", 0 0;
v0xaaaad18b76b0_0 .net "merge_sub_N", 1 0, L_0xaaaad18dc8a0;  1 drivers
v0xaaaad18b7750 .array "pairs_in_unpack", 0 7, 127 0;
E_0xaaaad18a7350 .event edge, v0xaaaad18b78d0_0;
L_0xaaaad18db120 .part v0xaaaad18b74a0_0, 512, 512;
L_0xaaaad18dc7b0 .part v0xaaaad18b74a0_0, 0, 512;
L_0xaaaad18dc8a0 .concat8 [ 1 1 0 0], L_0xaaaad18db000, L_0xaaaad18dc690;
L_0xaaaad18dcb20 .reduce/and L_0xaaaad18dc8a0;
S_0xaaaad18a73d0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18a7170;
 .timescale 0 0;
v0xaaaad18a75d0_0 .var/2s "i", 31 0;
S_0xaaaad18a76d0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18a7170;
 .timescale 0 0;
v0xaaaad18a78d0_0 .var/2s "i", 31 0;
S_0xaaaad18a79b0 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18a7170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaaad18a6d90 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaaad18a6dd0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18a6e10 .param/l "N" 0 9 5, +C4<00000000000000000000000000000100>;
P_0xaaaad18a6e50 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000010>;
v0xaaaad18af250_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18af310_0 .net "pairs_in_flat", 511 0, L_0xaaaad18dc7b0;  1 drivers
v0xaaaad18af3f0_0 .net "pairs_out_flat", 511 0, L_0xaaaad18dc550;  1 drivers
v0xaaaad18af4e0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18af580_0 .net "valid_in", 0 0, v0xaaaad18b75a0_0;  1 drivers
v0xaaaad18af690_0 .net "valid_out", 0 0, L_0xaaaad18dc690;  1 drivers
L_0xaaaad18dc550 .concat8 [ 256 256 0 0], L_0xaaaad18dc0c0, L_0xaaaad18db790;
S_0xaaaad18a7ff0 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18a79b0;
 .timescale 0 0;
v0xaaaad18aeee0_0 .var "intermed_stage", 511 0;
v0xaaaad18aefe0_0 .var "intermed_valid", 0 0;
v0xaaaad18af0f0_0 .net "merge_sub_N", 1 0, L_0xaaaad18dc410;  1 drivers
v0xaaaad18af190 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaaad18a81d0 .event edge, v0xaaaad18af310_0;
L_0xaaaad18db9f0 .part v0xaaaad18aeee0_0, 256, 256;
L_0xaaaad18dc320 .part v0xaaaad18aeee0_0, 0, 256;
L_0xaaaad18dc410 .concat8 [ 1 1 0 0], L_0xaaaad18db8d0, L_0xaaaad18dc200;
L_0xaaaad18dc690 .reduce/and L_0xaaaad18dc410;
S_0xaaaad18a8250 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18a7ff0;
 .timescale 0 0;
v0xaaaad18a8450_0 .var/2s "i", 31 0;
S_0xaaaad18a8550 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18a7ff0;
 .timescale 0 0;
v0xaaaad18a8750_0 .var/2s "i", 31 0;
S_0xaaaad18a8830 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18a7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18a7c10 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18a7c50 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18a7c90 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18a7cd0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18ab5d0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18ab690_0 .net "pairs_in_flat", 255 0, L_0xaaaad18dc320;  1 drivers
v0xaaaad18ab770_0 .net "pairs_out_flat", 255 0, L_0xaaaad18dc0c0;  1 drivers
v0xaaaad18ab860_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18ab950_0 .net "valid_in", 0 0, v0xaaaad18aefe0_0;  1 drivers
v0xaaaad18aba60_0 .net "valid_out", 0 0, L_0xaaaad18dc200;  1 drivers
L_0xaaaad18dc0c0 .concat8 [ 128 128 0 0], L_0xaaaad18dbc90, L_0xaaaad18dba90;
S_0xaaaad18a8e70 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18a8830;
 .timescale 0 0;
v0xaaaad18ab260_0 .var "intermed_stage", 255 0;
v0xaaaad18ab360_0 .var "intermed_valid", 0 0;
v0xaaaad18ab470_0 .net "merge_sub_N", 1 0, L_0xaaaad18dbf80;  1 drivers
v0xaaaad18ab510 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18a9050 .event edge, v0xaaaad18ab690_0;
L_0xaaaad18dbba0 .part v0xaaaad18ab260_0, 128, 128;
L_0xaaaad18dbe90 .part v0xaaaad18ab260_0, 0, 128;
L_0xaaaad18dbf80 .concat8 [ 1 1 0 0], L_0xaaaad18dbb00, L_0xaaaad18dbd60;
L_0xaaaad18dc200 .reduce/and L_0xaaaad18dbf80;
S_0xaaaad18a90d0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18a8e70;
 .timescale 0 0;
v0xaaaad18a92d0_0 .var/2s "i", 31 0;
S_0xaaaad18a93d0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18a8e70;
 .timescale 0 0;
v0xaaaad18a95d0_0 .var/2s "i", 31 0;
S_0xaaaad18a96b0 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18a8e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18a8a90 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18a8ad0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18a8b10 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18a8b50 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18a9ed0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18a9f90_0 .net "pairs_in_flat", 127 0, L_0xaaaad18dbe90;  1 drivers
v0xaaaad18aa070_0 .net "pairs_out_flat", 127 0, L_0xaaaad18dbc90;  1 drivers
v0xaaaad18aa160_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18aa220_0 .net "valid_in", 0 0, v0xaaaad18ab360_0;  1 drivers
v0xaaaad18aa330_0 .net "valid_out", 0 0, L_0xaaaad18dbd60;  1 drivers
S_0xaaaad18a9cf0 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18a96b0;
 .timescale 0 0;
L_0xaaaad18dbc90 .functor BUFZ 128, L_0xaaaad18dbe90, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18dbd60 .functor BUFZ 1, v0xaaaad18ab360_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18aa4f0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18a8e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18a9910 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18a9950 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18a9990 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18a99d0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18aac90_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18aad50_0 .net "pairs_in_flat", 127 0, L_0xaaaad18dbba0;  1 drivers
v0xaaaad18aae30_0 .net "pairs_out_flat", 127 0, L_0xaaaad18dba90;  1 drivers
v0xaaaad18aaf20_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18aaff0_0 .net "valid_in", 0 0, v0xaaaad18ab360_0;  alias, 1 drivers
v0xaaaad18ab0e0_0 .net "valid_out", 0 0, L_0xaaaad18dbb00;  1 drivers
S_0xaaaad18aaa90 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18aa4f0;
 .timescale 0 0;
L_0xaaaad18dba90 .functor BUFZ 128, L_0xaaaad18dbba0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18dbb00 .functor BUFZ 1, v0xaaaad18ab360_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18abbe0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18a7ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18abdc0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18abe00 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18abe40 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18abe80 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18ae960_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18aea20_0 .net "pairs_in_flat", 255 0, L_0xaaaad18db9f0;  1 drivers
v0xaaaad18aeb00_0 .net "pairs_out_flat", 255 0, L_0xaaaad18db790;  1 drivers
v0xaaaad18aebf0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18aec90_0 .net "valid_in", 0 0, v0xaaaad18aefe0_0;  alias, 1 drivers
v0xaaaad18aed80_0 .net "valid_out", 0 0, L_0xaaaad18db8d0;  1 drivers
L_0xaaaad18db790 .concat8 [ 128 128 0 0], L_0xaaaad18db390, L_0xaaaad18db1c0;
S_0xaaaad18ac260 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18abbe0;
 .timescale 0 0;
v0xaaaad18ae5f0_0 .var "intermed_stage", 255 0;
v0xaaaad18ae6f0_0 .var "intermed_valid", 0 0;
v0xaaaad18ae800_0 .net "merge_sub_N", 1 0, L_0xaaaad18db650;  1 drivers
v0xaaaad18ae8a0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18ac460 .event edge, v0xaaaad18aea20_0;
L_0xaaaad18db2a0 .part v0xaaaad18ae5f0_0, 128, 128;
L_0xaaaad18db560 .part v0xaaaad18ae5f0_0, 0, 128;
L_0xaaaad18db650 .concat8 [ 1 1 0 0], L_0xaaaad18db230, L_0xaaaad18db430;
L_0xaaaad18db8d0 .reduce/and L_0xaaaad18db650;
S_0xaaaad18ac4e0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18ac260;
 .timescale 0 0;
v0xaaaad18ac6e0_0 .var/2s "i", 31 0;
S_0xaaaad18ac7e0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18ac260;
 .timescale 0 0;
v0xaaaad18ac9e0_0 .var/2s "i", 31 0;
S_0xaaaad18acac0 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18ac260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18abf20 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18abf60 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18abfa0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18abfe0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18ad2e0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18ad3a0_0 .net "pairs_in_flat", 127 0, L_0xaaaad18db560;  1 drivers
v0xaaaad18ad480_0 .net "pairs_out_flat", 127 0, L_0xaaaad18db390;  1 drivers
v0xaaaad18ad570_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18ad610_0 .net "valid_in", 0 0, v0xaaaad18ae6f0_0;  1 drivers
v0xaaaad18ad720_0 .net "valid_out", 0 0, L_0xaaaad18db430;  1 drivers
S_0xaaaad18ad100 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18acac0;
 .timescale 0 0;
L_0xaaaad18db390 .functor BUFZ 128, L_0xaaaad18db560, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18db430 .functor BUFZ 1, v0xaaaad18ae6f0_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18ad8e0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18ac260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18acd20 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18acd60 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18acda0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18acde0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18ae080_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18ae140_0 .net "pairs_in_flat", 127 0, L_0xaaaad18db2a0;  1 drivers
v0xaaaad18ae220_0 .net "pairs_out_flat", 127 0, L_0xaaaad18db1c0;  1 drivers
v0xaaaad18ae310_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18ae3b0_0 .net "valid_in", 0 0, v0xaaaad18ae6f0_0;  alias, 1 drivers
v0xaaaad18ae450_0 .net "valid_out", 0 0, L_0xaaaad18db230;  1 drivers
S_0xaaaad18ade80 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18ad8e0;
 .timescale 0 0;
L_0xaaaad18db1c0 .functor BUFZ 128, L_0xaaaad18db2a0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18db230 .functor BUFZ 1, v0xaaaad18ae6f0_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18af810 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18a7170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaaad18adb10 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaaad18adb50 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18adb90 .param/l "N" 0 9 5, +C4<00000000000000000000000000000100>;
P_0xaaaad18adbd0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000010>;
v0xaaaad18b6f20_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b6fe0_0 .net "pairs_in_flat", 511 0, L_0xaaaad18db120;  1 drivers
v0xaaaad18b70c0_0 .net "pairs_out_flat", 511 0, L_0xaaaad18daec0;  1 drivers
v0xaaaad18b71b0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b7250_0 .net "valid_in", 0 0, v0xaaaad18b75a0_0;  alias, 1 drivers
v0xaaaad18b7340_0 .net "valid_out", 0 0, L_0xaaaad18db000;  1 drivers
L_0xaaaad18daec0 .concat8 [ 256 256 0 0], L_0xaaaad18daa30, L_0xaaaad18da100;
S_0xaaaad18afdb0 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18af810;
 .timescale 0 0;
v0xaaaad18b6bb0_0 .var "intermed_stage", 511 0;
v0xaaaad18b6cb0_0 .var "intermed_valid", 0 0;
v0xaaaad18b6dc0_0 .net "merge_sub_N", 1 0, L_0xaaaad18dad80;  1 drivers
v0xaaaad18b6e60 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaaad18affb0 .event edge, v0xaaaad18b6fe0_0;
L_0xaaaad18da360 .part v0xaaaad18b6bb0_0, 256, 256;
L_0xaaaad18dac90 .part v0xaaaad18b6bb0_0, 0, 256;
L_0xaaaad18dad80 .concat8 [ 1 1 0 0], L_0xaaaad18da240, L_0xaaaad18dab70;
L_0xaaaad18db000 .reduce/and L_0xaaaad18dad80;
S_0xaaaad18b0030 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18afdb0;
 .timescale 0 0;
v0xaaaad18b0230_0 .var/2s "i", 31 0;
S_0xaaaad18b0330 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18afdb0;
 .timescale 0 0;
v0xaaaad18b0530_0 .var/2s "i", 31 0;
S_0xaaaad18b0610 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18afdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18afa40 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18afa80 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18afac0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18afb00 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18b3380_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b3440_0 .net "pairs_in_flat", 255 0, L_0xaaaad18dac90;  1 drivers
v0xaaaad18b3520_0 .net "pairs_out_flat", 255 0, L_0xaaaad18daa30;  1 drivers
v0xaaaad18b3610_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b36b0_0 .net "valid_in", 0 0, v0xaaaad18b6cb0_0;  1 drivers
v0xaaaad18b37c0_0 .net "valid_out", 0 0, L_0xaaaad18dab70;  1 drivers
L_0xaaaad18daa30 .concat8 [ 128 128 0 0], L_0xaaaad18da600, L_0xaaaad18da400;
S_0xaaaad18b0c50 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18b0610;
 .timescale 0 0;
v0xaaaad18b3010_0 .var "intermed_stage", 255 0;
v0xaaaad18b3110_0 .var "intermed_valid", 0 0;
v0xaaaad18b3220_0 .net "merge_sub_N", 1 0, L_0xaaaad18da8f0;  1 drivers
v0xaaaad18b32c0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18b0e30 .event edge, v0xaaaad18b3440_0;
L_0xaaaad18da510 .part v0xaaaad18b3010_0, 128, 128;
L_0xaaaad18da800 .part v0xaaaad18b3010_0, 0, 128;
L_0xaaaad18da8f0 .concat8 [ 1 1 0 0], L_0xaaaad18da470, L_0xaaaad18da6d0;
L_0xaaaad18dab70 .reduce/and L_0xaaaad18da8f0;
S_0xaaaad18b0eb0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18b0c50;
 .timescale 0 0;
v0xaaaad18b10b0_0 .var/2s "i", 31 0;
S_0xaaaad18b11b0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18b0c50;
 .timescale 0 0;
v0xaaaad18b13b0_0 .var/2s "i", 31 0;
S_0xaaaad18b1490 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18b0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18b0870 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b08b0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18b08f0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18b0930 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18b1cb0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b1d70_0 .net "pairs_in_flat", 127 0, L_0xaaaad18da800;  1 drivers
v0xaaaad18b1e50_0 .net "pairs_out_flat", 127 0, L_0xaaaad18da600;  1 drivers
v0xaaaad18b1f40_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b1fe0_0 .net "valid_in", 0 0, v0xaaaad18b3110_0;  1 drivers
v0xaaaad18b20f0_0 .net "valid_out", 0 0, L_0xaaaad18da6d0;  1 drivers
S_0xaaaad18b1ad0 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18b1490;
 .timescale 0 0;
L_0xaaaad18da600 .functor BUFZ 128, L_0xaaaad18da800, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18da6d0 .functor BUFZ 1, v0xaaaad18b3110_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18b22b0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18b0c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18b16f0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b1730 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18b1770 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18b17b0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18b2a50_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b2b10_0 .net "pairs_in_flat", 127 0, L_0xaaaad18da510;  1 drivers
v0xaaaad18b2bf0_0 .net "pairs_out_flat", 127 0, L_0xaaaad18da400;  1 drivers
v0xaaaad18b2ce0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b2d80_0 .net "valid_in", 0 0, v0xaaaad18b3110_0;  alias, 1 drivers
v0xaaaad18b2e70_0 .net "valid_out", 0 0, L_0xaaaad18da470;  1 drivers
S_0xaaaad18b2850 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18b22b0;
 .timescale 0 0;
L_0xaaaad18da400 .functor BUFZ 128, L_0xaaaad18da510, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18da470 .functor BUFZ 1, v0xaaaad18b3110_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18b3940 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18afdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18b3b20 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18b3b60 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b3ba0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18b3be0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18b6630_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b66f0_0 .net "pairs_in_flat", 255 0, L_0xaaaad18da360;  1 drivers
v0xaaaad18b67d0_0 .net "pairs_out_flat", 255 0, L_0xaaaad18da100;  1 drivers
v0xaaaad18b68c0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b6960_0 .net "valid_in", 0 0, v0xaaaad18b6cb0_0;  alias, 1 drivers
v0xaaaad18b6a50_0 .net "valid_out", 0 0, L_0xaaaad18da240;  1 drivers
L_0xaaaad18da100 .concat8 [ 128 128 0 0], L_0xaaaad18d9d30, L_0xaaaad18d9b60;
S_0xaaaad18b3ff0 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18b3940;
 .timescale 0 0;
v0xaaaad18b62c0_0 .var "intermed_stage", 255 0;
v0xaaaad18b63c0_0 .var "intermed_valid", 0 0;
v0xaaaad18b64d0_0 .net "merge_sub_N", 1 0, L_0xaaaad18d9fc0;  1 drivers
v0xaaaad18b6570 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18b41f0 .event edge, v0xaaaad18b66f0_0;
L_0xaaaad18d9c40 .part v0xaaaad18b62c0_0, 128, 128;
L_0xaaaad18d9ed0 .part v0xaaaad18b62c0_0, 0, 128;
L_0xaaaad18d9fc0 .concat8 [ 1 1 0 0], L_0xaaaad18d9bd0, L_0xaaaad18d9da0;
L_0xaaaad18da240 .reduce/and L_0xaaaad18d9fc0;
S_0xaaaad18b4270 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18b3ff0;
 .timescale 0 0;
v0xaaaad18b4470_0 .var/2s "i", 31 0;
S_0xaaaad18b4570 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18b3ff0;
 .timescale 0 0;
v0xaaaad18b4770_0 .var/2s "i", 31 0;
S_0xaaaad18b4850 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18b3ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18b3c80 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b3cc0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18b3d00 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18b3d40 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18b5070_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b5130_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d9ed0;  1 drivers
v0xaaaad18b5210_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d9d30;  1 drivers
v0xaaaad18b5300_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b53a0_0 .net "valid_in", 0 0, v0xaaaad18b63c0_0;  1 drivers
v0xaaaad18b54b0_0 .net "valid_out", 0 0, L_0xaaaad18d9da0;  1 drivers
S_0xaaaad18b4e90 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18b4850;
 .timescale 0 0;
L_0xaaaad18d9d30 .functor BUFZ 128, L_0xaaaad18d9ed0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d9da0 .functor BUFZ 1, v0xaaaad18b63c0_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18b5670 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18b3ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18aa720 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18aa760 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18aa7a0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18aa7e0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18b5d00_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18b5dc0_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d9c40;  1 drivers
v0xaaaad18b5ea0_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d9b60;  1 drivers
v0xaaaad18b5f90_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18b6030_0 .net "valid_in", 0 0, v0xaaaad18b63c0_0;  alias, 1 drivers
v0xaaaad18b6120_0 .net "valid_out", 0 0, L_0xaaaad18d9bd0;  1 drivers
S_0xaaaad18b5b00 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18b5670;
 .timescale 0 0;
L_0xaaaad18d9b60 .functor BUFZ 128, L_0xaaaad18d9c40, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d9bd0 .functor BUFZ 1, v0xaaaad18b63c0_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18b7dd0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18a62d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1024 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 1024 "pairs_out_flat";
P_0xaaaad18b4ab0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0xaaaad18b4af0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaaad18b4b30 .param/l "N" 0 9 5, +C4<00000000000000000000000000001000>;
P_0xaaaad18b4b70 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000100>;
v0xaaaad18c8a20_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c8ae0_0 .net "pairs_in_flat", 1023 0, L_0xaaaad18d9ac0;  1 drivers
v0xaaaad18c8bc0_0 .net "pairs_out_flat", 1023 0, L_0xaaaad18d9890;  1 drivers
v0xaaaad18c8cb0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c8d50_0 .net "valid_in", 0 0, v0xaaaad18c90a0_0;  alias, 1 drivers
v0xaaaad18c8e40_0 .net "valid_out", 0 0, L_0xaaaad18d99d0;  1 drivers
L_0xaaaad18d9890 .concat8 [ 512 512 0 0], L_0xaaaad18d9400, L_0xaaaad18d7d70;
S_0xaaaad18b8370 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18b7dd0;
 .timescale 0 0;
v0xaaaad18c86b0_0 .var "intermed_stage", 1023 0;
v0xaaaad18c87b0_0 .var "intermed_valid", 0 0;
v0xaaaad18c88c0_0 .net "merge_sub_N", 1 0, L_0xaaaad18d9750;  1 drivers
v0xaaaad18c8960 .array "pairs_in_unpack", 0 7, 127 0;
E_0xaaaad18b8570 .event edge, v0xaaaad18c8ae0_0;
L_0xaaaad18d7fd0 .part v0xaaaad18c86b0_0, 512, 512;
L_0xaaaad18d9660 .part v0xaaaad18c86b0_0, 0, 512;
L_0xaaaad18d9750 .concat8 [ 1 1 0 0], L_0xaaaad18d7eb0, L_0xaaaad18d9540;
L_0xaaaad18d99d0 .reduce/and L_0xaaaad18d9750;
S_0xaaaad18b85f0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18b8370;
 .timescale 0 0;
v0xaaaad18b87f0_0 .var/2s "i", 31 0;
S_0xaaaad18b88f0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18b8370;
 .timescale 0 0;
v0xaaaad18b8af0_0 .var/2s "i", 31 0;
S_0xaaaad18b8bd0 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18b8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaaad18b8000 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaaad18b8040 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18b8080 .param/l "N" 0 9 5, +C4<00000000000000000000000000000100>;
P_0xaaaad18b80c0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000010>;
v0xaaaad18c0460_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c0520_0 .net "pairs_in_flat", 511 0, L_0xaaaad18d9660;  1 drivers
v0xaaaad18c0600_0 .net "pairs_out_flat", 511 0, L_0xaaaad18d9400;  1 drivers
v0xaaaad18c06f0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c0790_0 .net "valid_in", 0 0, v0xaaaad18c87b0_0;  1 drivers
v0xaaaad18c08a0_0 .net "valid_out", 0 0, L_0xaaaad18d9540;  1 drivers
L_0xaaaad18d9400 .concat8 [ 256 256 0 0], L_0xaaaad18d8f70, L_0xaaaad18d8640;
S_0xaaaad18b9210 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18b8bd0;
 .timescale 0 0;
v0xaaaad18c00f0_0 .var "intermed_stage", 511 0;
v0xaaaad18c01f0_0 .var "intermed_valid", 0 0;
v0xaaaad18c0300_0 .net "merge_sub_N", 1 0, L_0xaaaad18d92c0;  1 drivers
v0xaaaad18c03a0 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaaad18b93f0 .event edge, v0xaaaad18c0520_0;
L_0xaaaad18d88a0 .part v0xaaaad18c00f0_0, 256, 256;
L_0xaaaad18d91d0 .part v0xaaaad18c00f0_0, 0, 256;
L_0xaaaad18d92c0 .concat8 [ 1 1 0 0], L_0xaaaad18d8780, L_0xaaaad18d90b0;
L_0xaaaad18d9540 .reduce/and L_0xaaaad18d92c0;
S_0xaaaad18b9470 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18b9210;
 .timescale 0 0;
v0xaaaad18b9670_0 .var/2s "i", 31 0;
S_0xaaaad18b9770 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18b9210;
 .timescale 0 0;
v0xaaaad18b9970_0 .var/2s "i", 31 0;
S_0xaaaad18b9a50 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18b9210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18b8e30 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18b8e70 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b8eb0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18b8ef0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18bc9d0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18bca90_0 .net "pairs_in_flat", 255 0, L_0xaaaad18d91d0;  1 drivers
v0xaaaad18bcb70_0 .net "pairs_out_flat", 255 0, L_0xaaaad18d8f70;  1 drivers
v0xaaaad18bcc60_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18bcd00_0 .net "valid_in", 0 0, v0xaaaad18c01f0_0;  1 drivers
v0xaaaad18bce10_0 .net "valid_out", 0 0, L_0xaaaad18d90b0;  1 drivers
L_0xaaaad18d8f70 .concat8 [ 128 128 0 0], L_0xaaaad18d8b40, L_0xaaaad18d8940;
S_0xaaaad18ba090 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18b9a50;
 .timescale 0 0;
v0xaaaad18bc660_0 .var "intermed_stage", 255 0;
v0xaaaad18bc760_0 .var "intermed_valid", 0 0;
v0xaaaad18bc870_0 .net "merge_sub_N", 1 0, L_0xaaaad18d8e30;  1 drivers
v0xaaaad18bc910 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18ba270 .event edge, v0xaaaad18bca90_0;
L_0xaaaad18d8a50 .part v0xaaaad18bc660_0, 128, 128;
L_0xaaaad18d8d40 .part v0xaaaad18bc660_0, 0, 128;
L_0xaaaad18d8e30 .concat8 [ 1 1 0 0], L_0xaaaad18d89b0, L_0xaaaad18d8c10;
L_0xaaaad18d90b0 .reduce/and L_0xaaaad18d8e30;
S_0xaaaad18ba2f0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18ba090;
 .timescale 0 0;
v0xaaaad18ba4f0_0 .var/2s "i", 31 0;
S_0xaaaad18ba5f0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18ba090;
 .timescale 0 0;
v0xaaaad18ba7f0_0 .var/2s "i", 31 0;
S_0xaaaad18ba8d0 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18ba090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18b9cb0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b9cf0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18b9d30 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18b9d70 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18bb0f0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18bb1b0_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d8d40;  1 drivers
v0xaaaad18bb290_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d8b40;  1 drivers
v0xaaaad18bb380_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18bb420_0 .net "valid_in", 0 0, v0xaaaad18bc760_0;  1 drivers
v0xaaaad18bb530_0 .net "valid_out", 0 0, L_0xaaaad18d8c10;  1 drivers
S_0xaaaad18baf10 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18ba8d0;
 .timescale 0 0;
L_0xaaaad18d8b40 .functor BUFZ 128, L_0xaaaad18d8d40, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d8c10 .functor BUFZ 1, v0xaaaad18bc760_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18bb6f0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18ba090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18bab30 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18bab70 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18babb0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18babf0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18bbe90_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18bbf50_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d8a50;  1 drivers
v0xaaaad18bc030_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d8940;  1 drivers
v0xaaaad18bc120_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18bc3d0_0 .net "valid_in", 0 0, v0xaaaad18bc760_0;  alias, 1 drivers
v0xaaaad18bc4c0_0 .net "valid_out", 0 0, L_0xaaaad18d89b0;  1 drivers
S_0xaaaad18bbc90 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18bb6f0;
 .timescale 0 0;
L_0xaaaad18d8940 .functor BUFZ 128, L_0xaaaad18d8a50, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d89b0 .functor BUFZ 1, v0xaaaad18bc760_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18bcf90 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18b9210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18b24e0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18b2520 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18b2560 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18b25a0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18bfb70_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18bfc30_0 .net "pairs_in_flat", 255 0, L_0xaaaad18d88a0;  1 drivers
v0xaaaad18bfd10_0 .net "pairs_out_flat", 255 0, L_0xaaaad18d8640;  1 drivers
v0xaaaad18bfe00_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18bfea0_0 .net "valid_in", 0 0, v0xaaaad18c01f0_0;  alias, 1 drivers
v0xaaaad18bff90_0 .net "valid_out", 0 0, L_0xaaaad18d8780;  1 drivers
L_0xaaaad18d8640 .concat8 [ 128 128 0 0], L_0xaaaad18d8240, L_0xaaaad18d8070;
S_0xaaaad18bd420 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18bcf90;
 .timescale 0 0;
v0xaaaad18bf800_0 .var "intermed_stage", 255 0;
v0xaaaad18bf900_0 .var "intermed_valid", 0 0;
v0xaaaad18bfa10_0 .net "merge_sub_N", 1 0, L_0xaaaad18d8500;  1 drivers
v0xaaaad18bfab0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18bd620 .event edge, v0xaaaad18bfc30_0;
L_0xaaaad18d8150 .part v0xaaaad18bf800_0, 128, 128;
L_0xaaaad18d8410 .part v0xaaaad18bf800_0, 0, 128;
L_0xaaaad18d8500 .concat8 [ 1 1 0 0], L_0xaaaad18d80e0, L_0xaaaad18d82e0;
L_0xaaaad18d8780 .reduce/and L_0xaaaad18d8500;
S_0xaaaad18bd6a0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18bd420;
 .timescale 0 0;
v0xaaaad18bd8a0_0 .var/2s "i", 31 0;
S_0xaaaad18bd9a0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18bd420;
 .timescale 0 0;
v0xaaaad18bdba0_0 .var/2s "i", 31 0;
S_0xaaaad18bdc80 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18bd420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18bb920 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18bb960 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18bb9a0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18bb9e0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18be4a0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18be560_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d8410;  1 drivers
v0xaaaad18be640_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d8240;  1 drivers
v0xaaaad18be730_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18be7d0_0 .net "valid_in", 0 0, v0xaaaad18bf900_0;  1 drivers
v0xaaaad18be8e0_0 .net "valid_out", 0 0, L_0xaaaad18d82e0;  1 drivers
S_0xaaaad18be2c0 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18bdc80;
 .timescale 0 0;
L_0xaaaad18d8240 .functor BUFZ 128, L_0xaaaad18d8410, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d82e0 .functor BUFZ 1, v0xaaaad18bf900_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18beaa0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18bd420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18bdee0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18bdf20 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18bdf60 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18bdfa0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18bf240_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18bf300_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d8150;  1 drivers
v0xaaaad18bf3e0_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d8070;  1 drivers
v0xaaaad18bf4d0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18bf570_0 .net "valid_in", 0 0, v0xaaaad18bf900_0;  alias, 1 drivers
v0xaaaad18bf660_0 .net "valid_out", 0 0, L_0xaaaad18d80e0;  1 drivers
S_0xaaaad18bf040 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18beaa0;
 .timescale 0 0;
L_0xaaaad18d8070 .functor BUFZ 128, L_0xaaaad18d8150, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d80e0 .functor BUFZ 1, v0xaaaad18bf900_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18c0a20 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18b8370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 512 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 512 "pairs_out_flat";
P_0xaaaad18becd0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000001000000000>;
P_0xaaaad18bed10 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18bed50 .param/l "N" 0 9 5, +C4<00000000000000000000000000000100>;
P_0xaaaad18bed90 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000010>;
v0xaaaad18c8130_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c81f0_0 .net "pairs_in_flat", 511 0, L_0xaaaad18d7fd0;  1 drivers
v0xaaaad18c82d0_0 .net "pairs_out_flat", 511 0, L_0xaaaad18d7d70;  1 drivers
v0xaaaad18c83c0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c8460_0 .net "valid_in", 0 0, v0xaaaad18c87b0_0;  alias, 1 drivers
v0xaaaad18c8550_0 .net "valid_out", 0 0, L_0xaaaad18d7eb0;  1 drivers
L_0xaaaad18d7d70 .concat8 [ 256 256 0 0], L_0xaaaad18d78e0, L_0xaaaad18d7040;
S_0xaaaad18c0fc0 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18c0a20;
 .timescale 0 0;
v0xaaaad18c7dc0_0 .var "intermed_stage", 511 0;
v0xaaaad18c7ec0_0 .var "intermed_valid", 0 0;
v0xaaaad18c7fd0_0 .net "merge_sub_N", 1 0, L_0xaaaad18d7c30;  1 drivers
v0xaaaad18c8070 .array "pairs_in_unpack", 0 3, 127 0;
E_0xaaaad18c11c0 .event edge, v0xaaaad18c81f0_0;
L_0xaaaad18d7270 .part v0xaaaad18c7dc0_0, 256, 256;
L_0xaaaad18d7b40 .part v0xaaaad18c7dc0_0, 0, 256;
L_0xaaaad18d7c30 .concat8 [ 1 1 0 0], L_0xaaaad18d7180, L_0xaaaad18d7a20;
L_0xaaaad18d7eb0 .reduce/and L_0xaaaad18d7c30;
S_0xaaaad18c1240 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18c0fc0;
 .timescale 0 0;
v0xaaaad18c1440_0 .var/2s "i", 31 0;
S_0xaaaad18c1540 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18c0fc0;
 .timescale 0 0;
v0xaaaad18c1740_0 .var/2s "i", 31 0;
S_0xaaaad18c1820 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18c0fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18c0c50 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18c0c90 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18c0cd0 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18c0d10 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18c4590_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c4650_0 .net "pairs_in_flat", 255 0, L_0xaaaad18d7b40;  1 drivers
v0xaaaad18c4730_0 .net "pairs_out_flat", 255 0, L_0xaaaad18d78e0;  1 drivers
v0xaaaad18c4820_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c48c0_0 .net "valid_in", 0 0, v0xaaaad18c7ec0_0;  1 drivers
v0xaaaad18c49d0_0 .net "valid_out", 0 0, L_0xaaaad18d7a20;  1 drivers
L_0xaaaad18d78e0 .concat8 [ 128 128 0 0], L_0xaaaad18d74e0, L_0xaaaad18d7310;
S_0xaaaad18c1e60 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18c1820;
 .timescale 0 0;
v0xaaaad18c4220_0 .var "intermed_stage", 255 0;
v0xaaaad18c4320_0 .var "intermed_valid", 0 0;
v0xaaaad18c4430_0 .net "merge_sub_N", 1 0, L_0xaaaad18d77a0;  1 drivers
v0xaaaad18c44d0 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18c2040 .event edge, v0xaaaad18c4650_0;
L_0xaaaad18d73f0 .part v0xaaaad18c4220_0, 128, 128;
L_0xaaaad18d76b0 .part v0xaaaad18c4220_0, 0, 128;
L_0xaaaad18d77a0 .concat8 [ 1 1 0 0], L_0xaaaad18d7380, L_0xaaaad18d7580;
L_0xaaaad18d7a20 .reduce/and L_0xaaaad18d77a0;
S_0xaaaad18c20c0 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18c1e60;
 .timescale 0 0;
v0xaaaad18c22c0_0 .var/2s "i", 31 0;
S_0xaaaad18c23c0 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18c1e60;
 .timescale 0 0;
v0xaaaad18c25c0_0 .var/2s "i", 31 0;
S_0xaaaad18c26a0 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18c1e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18c1a80 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18c1ac0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18c1b00 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18c1b40 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18c2ec0_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c2f80_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d76b0;  1 drivers
v0xaaaad18c3060_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d74e0;  1 drivers
v0xaaaad18c3150_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c31f0_0 .net "valid_in", 0 0, v0xaaaad18c4320_0;  1 drivers
v0xaaaad18c3300_0 .net "valid_out", 0 0, L_0xaaaad18d7580;  1 drivers
S_0xaaaad18c2ce0 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18c26a0;
 .timescale 0 0;
L_0xaaaad18d74e0 .functor BUFZ 128, L_0xaaaad18d76b0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d7580 .functor BUFZ 1, v0xaaaad18c4320_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18c34c0 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18c1e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18c2900 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18c2940 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18c2980 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18c29c0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18c3c60_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c3d20_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d73f0;  1 drivers
v0xaaaad18c3e00_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d7310;  1 drivers
v0xaaaad18c3ef0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c3f90_0 .net "valid_in", 0 0, v0xaaaad18c4320_0;  alias, 1 drivers
v0xaaaad18c4080_0 .net "valid_out", 0 0, L_0xaaaad18d7380;  1 drivers
S_0xaaaad18c3a60 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18c34c0;
 .timescale 0 0;
L_0xaaaad18d7310 .functor BUFZ 128, L_0xaaaad18d73f0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d7380 .functor BUFZ 1, v0xaaaad18c4320_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18c4b50 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18c0fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 256 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 256 "pairs_out_flat";
P_0xaaaad18c36f0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_0xaaaad18c3730 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18c3770 .param/l "N" 0 9 5, +C4<00000000000000000000000000000010>;
P_0xaaaad18c37b0 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000001>;
v0xaaaad18c7840_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c7900_0 .net "pairs_in_flat", 255 0, L_0xaaaad18d7270;  1 drivers
v0xaaaad18c79e0_0 .net "pairs_out_flat", 255 0, L_0xaaaad18d7040;  1 drivers
v0xaaaad18c7ad0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c7b70_0 .net "valid_in", 0 0, v0xaaaad18c7ec0_0;  alias, 1 drivers
v0xaaaad18c7c60_0 .net "valid_out", 0 0, L_0xaaaad18d7180;  1 drivers
L_0xaaaad18d7040 .concat8 [ 128 128 0 0], L_0xaaaad18d6d30, L_0xaaaad18d6b60;
S_0xaaaad18c50f0 .scope generate, "recursion" "recursion" 9 18, 9 18 0, S_0xaaaad18c4b50;
 .timescale 0 0;
v0xaaaad18c74d0_0 .var "intermed_stage", 255 0;
v0xaaaad18c75d0_0 .var "intermed_valid", 0 0;
v0xaaaad18c76e0_0 .net "merge_sub_N", 1 0, L_0xaaaad18d6f00;  1 drivers
v0xaaaad18c7780 .array "pairs_in_unpack", 0 1, 127 0;
E_0xaaaad18c52f0 .event edge, v0xaaaad18c7900_0;
L_0xaaaad18d6c40 .part v0xaaaad18c74d0_0, 128, 128;
L_0xaaaad18d6e10 .part v0xaaaad18c74d0_0, 0, 128;
L_0xaaaad18d6f00 .concat8 [ 1 1 0 0], L_0xaaaad18d6bd0, L_0xaaaad18d6da0;
L_0xaaaad18d7180 .reduce/and L_0xaaaad18d6f00;
S_0xaaaad18c5370 .scope begin, "$ivl_for_loop21" "$ivl_for_loop21" 9 21, 9 21 0, S_0xaaaad18c50f0;
 .timescale 0 0;
v0xaaaad18c5570_0 .var/2s "i", 31 0;
S_0xaaaad18c5670 .scope begin, "$ivl_for_loop22" "$ivl_for_loop22" 9 35, 9 35 0, S_0xaaaad18c50f0;
 .timescale 0 0;
v0xaaaad18c5870_0 .var/2s "i", 31 0;
S_0xaaaad18c5950 .scope module, "merge_low" "merger_N" 9 46, 9 4 0, S_0xaaaad18c50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18c4d80 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18c4dc0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18c4e00 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18c4e40 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18c6170_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c6230_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d6e10;  1 drivers
v0xaaaad18c6310_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d6d30;  1 drivers
v0xaaaad18c6400_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c64a0_0 .net "valid_in", 0 0, v0xaaaad18c75d0_0;  1 drivers
v0xaaaad18c65b0_0 .net "valid_out", 0 0, L_0xaaaad18d6da0;  1 drivers
S_0xaaaad18c5f90 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18c5950;
 .timescale 0 0;
L_0xaaaad18d6d30 .functor BUFZ 128, L_0xaaaad18d6e10, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d6da0 .functor BUFZ 1, v0xaaaad18c75d0_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18c6770 .scope module, "merge_top" "merger_N" 9 40, 9 4 0, S_0xaaaad18c50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 128 "pairs_in_flat";
    .port_info 4 /OUTPUT 1 "valid_out";
    .port_info 5 /OUTPUT 128 "pairs_out_flat";
P_0xaaaad18c5bb0 .param/l "ARR_N_FLAT_WIDTH" 1 9 14, C4<0000000000000000000000000000000000000000000000000000000010000000>;
P_0xaaaad18c5bf0 .param/l "ARR_N_HALF_FLAT_WIDTH" 1 9 15, C4<0000000000000000000000000000000000000000000000000000000000000000>;
P_0xaaaad18c5c30 .param/l "N" 0 9 5, +C4<00000000000000000000000000000001>;
P_0xaaaad18c5c70 .param/l "reach" 1 9 13, +C4<00000000000000000000000000000000>;
v0xaaaad18c6f10_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18c6fd0_0 .net "pairs_in_flat", 127 0, L_0xaaaad18d6c40;  1 drivers
v0xaaaad18c70b0_0 .net "pairs_out_flat", 127 0, L_0xaaaad18d6b60;  1 drivers
v0xaaaad18c71a0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18c7240_0 .net "valid_in", 0 0, v0xaaaad18c75d0_0;  alias, 1 drivers
v0xaaaad18c7330_0 .net "valid_out", 0 0, L_0xaaaad18d6bd0;  1 drivers
S_0xaaaad18c6d10 .scope generate, "base_case" "base_case" 9 18, 9 18 0, S_0xaaaad18c6770;
 .timescale 0 0;
L_0xaaaad18d6b60 .functor BUFZ 128, L_0xaaaad18d6c40, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaad18d6bd0 .functor BUFZ 1, v0xaaaad18c75d0_0, C4<0>, C4<0>, C4<0>;
S_0xaaaad18c98d0 .scope module, "sort_8" "sorter_8" 9 79, 10 5 0, S_0xaaaad18a5950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "asc_in";
    .port_info 4 /INPUT 1 "stall_in";
    .port_info 5 /INPUT 1024 "pairs_in_flat";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 1 "saturated_out";
    .port_info 8 /OUTPUT 1024 "pairs_out_flat";
L_0xaaaad181da50 .functor AND 1, L_0xaaaad18d5320, L_0xaaaad18d53c0, C4<1>, C4<1>;
L_0xaaaad181ae30 .functor AND 1, L_0xaaaad18d5560, L_0xaaaad18d5650, C4<1>, C4<1>;
L_0xaaaad1819c00 .functor AND 1, L_0xaaaad18d5810, L_0xaaaad18d58b0, C4<1>, C4<1>;
L_0xaaaad18d5ce0 .functor AND 1, L_0xaaaad18d5a30, L_0xaaaad18d5b60, C4<1>, C4<1>;
L_0xaaaad18d5f20 .functor AND 1, L_0xaaaad18d5d80, L_0xaaaad18d5e20, C4<1>, C4<1>;
L_0xffff8dade180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaad18d6350 .functor AND 1, L_0xffff8dade180, L_0xaaaad18d6240, C4<1>, C4<1>;
L_0xaaaad18d62e0 .functor AND 1, L_0xaaaad18d6540, L_0xaaaad18d6660, C4<1>, C4<1>;
v0xaaaad18cd630_0 .net *"_ivl_11", 0 0, L_0xaaaad18d5560;  1 drivers
v0xaaaad18cd730_0 .net *"_ivl_13", 0 0, L_0xaaaad18d5650;  1 drivers
v0xaaaad18cd810_0 .net *"_ivl_15", 0 0, L_0xaaaad181ae30;  1 drivers
v0xaaaad18cd8b0_0 .net *"_ivl_19", 0 0, L_0xaaaad18d5810;  1 drivers
v0xaaaad18cd990_0 .net *"_ivl_21", 0 0, L_0xaaaad18d58b0;  1 drivers
v0xaaaad18cdac0_0 .net *"_ivl_23", 0 0, L_0xaaaad1819c00;  1 drivers
v0xaaaad18cdb80_0 .net *"_ivl_27", 0 0, L_0xaaaad18d5a30;  1 drivers
v0xaaaad18cdc60_0 .net *"_ivl_29", 0 0, L_0xaaaad18d5b60;  1 drivers
v0xaaaad18cdd40_0 .net *"_ivl_3", 0 0, L_0xaaaad18d5320;  1 drivers
v0xaaaad18cde20_0 .net *"_ivl_31", 0 0, L_0xaaaad18d5ce0;  1 drivers
v0xaaaad18cdee0_0 .net *"_ivl_35", 0 0, L_0xaaaad18d5d80;  1 drivers
v0xaaaad18cdfc0_0 .net *"_ivl_37", 0 0, L_0xaaaad18d5e20;  1 drivers
v0xaaaad18ce0a0_0 .net *"_ivl_39", 0 0, L_0xaaaad18d5f20;  1 drivers
v0xaaaad18ce160_0 .net *"_ivl_44", 0 0, L_0xaaaad18d6240;  1 drivers
v0xaaaad18ce240_0 .net *"_ivl_46", 0 0, L_0xaaaad18d6350;  1 drivers
v0xaaaad18ce300_0 .net *"_ivl_5", 0 0, L_0xaaaad18d53c0;  1 drivers
v0xaaaad18ce3e0_0 .net *"_ivl_50", 0 0, L_0xaaaad18d6540;  1 drivers
v0xaaaad18ce5d0_0 .net *"_ivl_52", 0 0, L_0xaaaad18d6660;  1 drivers
v0xaaaad18ce690_0 .net *"_ivl_7", 0 0, L_0xaaaad181da50;  1 drivers
v0xaaaad18ce750_0 .net "asc_in", 0 0, v0xaaaad18d05f0_0;  1 drivers
v0xaaaad18ce810_0 .net "clock", 0 0, v0xaaaad18d3e50_0;  alias, 1 drivers
v0xaaaad18ce8b0_0 .net "pairs_in_flat", 1023 0, L_0xaaaad18d69d0;  1 drivers
v0xaaaad18ce990 .array "pairs_in_unpack", 0 7, 127 0;
v0xaaaad18cea50_0 .var "pairs_out_flat", 1023 0;
v0xaaaad18ceb30 .array "pairs_out_unpack", 0 7, 127 0;
v0xaaaad18cecf0_0 .net "reset", 0 0, v0xaaaad18d44e0_0;  alias, 1 drivers
v0xaaaad18ced90_0 .net "saturated_out", 0 0, L_0xaaaad18d64a0;  1 drivers
v0xaaaad18cee50_0 .var "sort_dir", 6 1;
v0xaaaad18cef30 .array "stage_1", 0 7, 127 0;
v0xaaaad18ceff0 .array "stage_2", 0 7, 127 0;
v0xaaaad18cf0b0 .array "stage_3", 0 7, 127 0;
v0xaaaad18cf170 .array "stage_4", 0 7, 127 0;
v0xaaaad18cf230 .array "stage_5", 0 7, 127 0;
v0xaaaad18cf2f0_0 .net "stage_stall", 6 1, L_0xaaaad18d6010;  1 drivers
v0xaaaad18cf3d0_0 .var "stage_valid", 6 1;
v0xaaaad18cf4b0_0 .net "stall_in", 0 0, L_0xffff8dade180;  1 drivers
v0xaaaad18cf570_0 .net "valid_in", 0 0, v0xaaaad18d2b40_0;  alias, 1 drivers
v0xaaaad18cf630_0 .net "valid_out", 0 0, L_0xaaaad18d62e0;  alias, 1 drivers
v0xaaaad18ceb30_0 .array/port v0xaaaad18ceb30, 0;
v0xaaaad18ceb30_1 .array/port v0xaaaad18ceb30, 1;
v0xaaaad18ceb30_2 .array/port v0xaaaad18ceb30, 2;
v0xaaaad18ceb30_3 .array/port v0xaaaad18ceb30, 3;
E_0xaaaad18a61f0/0 .event edge, v0xaaaad18ceb30_0, v0xaaaad18ceb30_1, v0xaaaad18ceb30_2, v0xaaaad18ceb30_3;
v0xaaaad18ceb30_4 .array/port v0xaaaad18ceb30, 4;
v0xaaaad18ceb30_5 .array/port v0xaaaad18ceb30, 5;
v0xaaaad18ceb30_6 .array/port v0xaaaad18ceb30, 6;
v0xaaaad18ceb30_7 .array/port v0xaaaad18ceb30, 7;
E_0xaaaad18a61f0/1 .event edge, v0xaaaad18ceb30_4, v0xaaaad18ceb30_5, v0xaaaad18ceb30_6, v0xaaaad18ceb30_7;
E_0xaaaad18a61f0 .event/or E_0xaaaad18a61f0/0, E_0xaaaad18a61f0/1;
E_0xaaaad18c9c50 .event edge, v0xaaaad18ce8b0_0;
L_0xaaaad18d5320 .part L_0xaaaad18d6010, 1, 1;
L_0xaaaad18d53c0 .part v0xaaaad18cf3d0_0, 0, 1;
L_0xaaaad18d5560 .part L_0xaaaad18d6010, 2, 1;
L_0xaaaad18d5650 .part v0xaaaad18cf3d0_0, 1, 1;
L_0xaaaad18d5810 .part L_0xaaaad18d6010, 3, 1;
L_0xaaaad18d58b0 .part v0xaaaad18cf3d0_0, 2, 1;
L_0xaaaad18d5a30 .part L_0xaaaad18d6010, 4, 1;
L_0xaaaad18d5b60 .part v0xaaaad18cf3d0_0, 3, 1;
L_0xaaaad18d5d80 .part L_0xaaaad18d6010, 5, 1;
L_0xaaaad18d5e20 .part v0xaaaad18cf3d0_0, 4, 1;
LS_0xaaaad18d6010_0_0 .concat8 [ 1 1 1 1], L_0xaaaad181da50, L_0xaaaad181ae30, L_0xaaaad1819c00, L_0xaaaad18d5ce0;
LS_0xaaaad18d6010_0_4 .concat8 [ 1 1 0 0], L_0xaaaad18d5f20, L_0xaaaad18d6350;
L_0xaaaad18d6010 .concat8 [ 4 2 0 0], LS_0xaaaad18d6010_0_0, LS_0xaaaad18d6010_0_4;
L_0xaaaad18d6240 .part v0xaaaad18cf3d0_0, 5, 1;
L_0xaaaad18d64a0 .reduce/and v0xaaaad18cf3d0_0;
L_0xaaaad18d6540 .part v0xaaaad18cf3d0_0, 5, 1;
L_0xaaaad18d6660 .reduce/nor L_0xffff8dade180;
S_0xaaaad18c9cb0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 28, 10 28 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18c9eb0_0 .var/2s "i", 31 0;
S_0xaaaad18c9fb0 .scope begin, "$ivl_for_loop10" "$ivl_for_loop10" 10 74, 10 74 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18ca1b0_0 .var/2s "i", 31 0;
S_0xaaaad18ca290 .scope begin, "$ivl_for_loop11" "$ivl_for_loop11" 10 85, 10 85 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18ca470_0 .var/2s "i", 31 0;
S_0xaaaad18ca550 .scope begin, "$ivl_for_loop12" "$ivl_for_loop12" 10 89, 10 89 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18ca730_0 .var/2s "i", 31 0;
S_0xaaaad18ca830 .scope begin, "$ivl_for_loop13" "$ivl_for_loop13" 10 90, 10 90 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18caa60_0 .var/2s "i", 31 0;
S_0xaaaad18cab60 .scope begin, "$ivl_for_loop14" "$ivl_for_loop14" 10 101, 10 101 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cad40_0 .var/2s "i", 31 0;
S_0xaaaad18cae40 .scope begin, "$ivl_for_loop15" "$ivl_for_loop15" 10 105, 10 105 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cb020_0 .var/2s "i", 31 0;
S_0xaaaad18cb120 .scope begin, "$ivl_for_loop16" "$ivl_for_loop16" 10 106, 10 106 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cb300_0 .var/2s "i", 31 0;
S_0xaaaad18cb400 .scope begin, "$ivl_for_loop17" "$ivl_for_loop17" 10 117, 10 117 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cb5e0_0 .var/2s "i", 31 0;
S_0xaaaad18cb6e0 .scope begin, "$ivl_for_loop18" "$ivl_for_loop18" 10 121, 10 121 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cb870_0 .var/2s "i", 31 0;
S_0xaaaad18cb970 .scope begin, "$ivl_for_loop19" "$ivl_for_loop19" 10 122, 10 122 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cbb50_0 .var/2s "i", 31 0;
S_0xaaaad18cbc50 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 35, 10 35 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cbe30_0 .var/2s "i", 31 0;
S_0xaaaad18cbf30 .scope begin, "$ivl_for_loop20" "$ivl_for_loop20" 10 130, 10 130 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cc110_0 .var/2s "i", 31 0;
S_0xaaaad18cc210 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 10 39, 10 39 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cc3f0_0 .var/2s "i", 31 0;
S_0xaaaad18cc4f0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 10 40, 10 40 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cc6d0_0 .var/2s "i", 31 0;
S_0xaaaad18cc7d0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 10 53, 10 53 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cc9b0_0 .var/2s "i", 31 0;
S_0xaaaad18ccab0 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 10 57, 10 57 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18ccc90_0 .var/2s "i", 31 0;
S_0xaaaad18ccd90 .scope begin, "$ivl_for_loop7" "$ivl_for_loop7" 10 58, 10 58 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18ccf70_0 .var/2s "i", 31 0;
S_0xaaaad18cd070 .scope begin, "$ivl_for_loop8" "$ivl_for_loop8" 10 69, 10 69 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cd250_0 .var/2s "i", 31 0;
S_0xaaaad18cd350 .scope begin, "$ivl_for_loop9" "$ivl_for_loop9" 10 73, 10 73 0, S_0xaaaad18c98d0;
 .timescale 0 0;
v0xaaaad18cd530_0 .var/2s "i", 31 0;
S_0xaaaad18d32d0 .scope task, "print_merge_regs" "print_merge_regs" 5 71, 5 71 0, S_0xaaaad183ac20;
 .timescale 0 0;
v0xaaaad18d34d0_0 .var "pair", 127 0;
TD_aoc5_tb.print_merge_regs ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d2ff0, 4;
    %store/vec4 v0xaaaad18d34d0_0, 0, 128;
    %vpi_call/w 5 74 "$display", "reg[0]: %0d-%0d", &PV<v0xaaaad18d34d0_0, 64, 64>, &PV<v0xaaaad18d34d0_0, 0, 64> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d2ff0, 4;
    %store/vec4 v0xaaaad18d34d0_0, 0, 128;
    %vpi_call/w 5 76 "$display", "reg[1]: %0d-%0d\012", &PV<v0xaaaad18d34d0_0, 64, 64>, &PV<v0xaaaad18d34d0_0, 0, 64> {0 0 0};
    %end;
S_0xaaaad18d35b0 .scope task, "print_ping" "print_ping" 5 51, 5 51 0, S_0xaaaad183ac20;
 .timescale 0 0;
TD_aoc5_tb.print_ping ;
    %end;
S_0xaaaad18d3790 .scope task, "print_pong" "print_pong" 5 61, 5 61 0, S_0xaaaad183ac20;
 .timescale 0 0;
v0xaaaad18d3c50_0 .var "pair", 127 0;
TD_aoc5_tb.print_pong ;
    %fork t_1, S_0xaaaad18d3970;
    %jmp t_0;
    .scope S_0xaaaad18d3970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18d3b50_0, 0, 32;
T_4.15 ;
    %load/vec4 v0xaaaad18d3b50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.16, 5;
    %ix/getv/s 4, v0xaaaad18d3b50_0;
    %load/vec4a v0xaaaad18a3e90, 4;
    %store/vec4 v0xaaaad18d3c50_0, 0, 128;
    %vpi_call/w 5 65 "$display", "%3d: %0d-%0d", v0xaaaad18d3b50_0, &PV<v0xaaaad18d3c50_0, 64, 64>, &PV<v0xaaaad18d3c50_0, 0, 64> {0 0 0};
    %ix/getv/s 4, v0xaaaad18d3b50_0;
    %load/vec4a v0xaaaad18a4a30, 4;
    %store/vec4 v0xaaaad18d3c50_0, 0, 128;
    %load/vec4 v0xaaaad18d3b50_0;
    %addi 1, 0, 32;
    %vpi_call/w 5 67 "$display", "%3d: %0d-%0d", S<0,vec4,s32>, &PV<v0xaaaad18d3c50_0, 64, 64>, &PV<v0xaaaad18d3c50_0, 0, 64> {1 0 0};
    %load/vec4 v0xaaaad18d3b50_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaaad18d3b50_0, 0, 32;
    %jmp T_4.15;
T_4.16 ;
    %end;
    .scope S_0xaaaad18d3790;
t_0 %join;
    %end;
S_0xaaaad18d3970 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 63, 5 63 0, S_0xaaaad18d3790;
 .timescale 0 0;
v0xaaaad18d3b50_0 .var/2s "i", 31 0;
    .scope S_0xaaaad183c1e0;
T_5 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18a1ba0_0;
    %load/vec4 v0xaaaad18a1fd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xaaaad18a1ef0_0;
    %load/vec4 v0xaaaad18a1aa0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18a1d00, 0, 4;
T_5.0 ;
    %load/vec4 v0xaaaad18a1ba0_0;
    %load/vec4 v0xaaaad18a1fd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaaad18a1aa0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xaaaad18a1d00, 4;
    %assign/vec4 v0xaaaad18a1dc0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaad183c550;
T_6 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18a2530_0;
    %load/vec4 v0xaaaad18a2980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xaaaad18a28a0_0;
    %load/vec4 v0xaaaad18a2450_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18a26f0, 0, 4;
T_6.0 ;
    %load/vec4 v0xaaaad18a2530_0;
    %load/vec4 v0xaaaad18a2980_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0xaaaad18a2450_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xaaaad18a26f0, 4;
    %assign/vec4 v0xaaaad18a2790_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaad18a3760;
T_7 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18a3d00_0;
    %load/vec4 v0xaaaad18a4140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xaaaad18a4060_0;
    %load/vec4 v0xaaaad18a3c00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18a3e90, 0, 4;
T_7.0 ;
    %load/vec4 v0xaaaad18a3d00_0;
    %load/vec4 v0xaaaad18a4140_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xaaaad18a3c00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xaaaad18a3e90, 4;
    %assign/vec4 v0xaaaad18a3f30_0, 0;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaad18a4300;
T_8 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18a48a0_0;
    %load/vec4 v0xaaaad18a4c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xaaaad18a4bb0_0;
    %load/vec4 v0xaaaad18a47c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18a4a30, 0, 4;
T_8.0 ;
    %load/vec4 v0xaaaad18a48a0_0;
    %load/vec4 v0xaaaad18a4c90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0xaaaad18a47c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xaaaad18a4a30, 4;
    %assign/vec4 v0xaaaad18a4ad0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaad18c98d0;
T_9 ;
Ewait_0 .event/or E_0xaaaad18c9c50, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_0xaaaad18c9cb0;
    %jmp t_2;
    .scope S_0xaaaad18c9cb0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c9eb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0xaaaad18c9eb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0xaaaad18ce8b0_0;
    %load/vec4 v0xaaaad18c9eb0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18c9eb0_0;
    %store/vec4a v0xaaaad18ce990, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c9eb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c9eb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_2 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaad18c98d0;
T_10 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %fork t_5, S_0xaaaad18cbc50;
    %jmp t_4;
    .scope S_0xaaaad18cbc50;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cbe30_0, 0, 32;
T_10.2 ;
    %load/vec4 v0xaaaad18cbe30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaaad18cbe30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cef30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cbe30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cbe30_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_4 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaad18cf2f0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %fork t_7, S_0xaaaad18cc210;
    %jmp t_6;
    .scope S_0xaaaad18cc210;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cc3f0_0, 0, 32;
T_10.6 ;
    %load/vec4 v0xaaaad18cc3f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.7, 5;
    %ix/getv/s 4, v0xaaaad18cc3f0_0;
    %load/vec4a v0xaaaad18ce990, 4;
    %ix/getv/s 3, v0xaaaad18cc3f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cef30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cc3f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cc3f0_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_6 %join;
    %fork t_9, S_0xaaaad18cc4f0;
    %jmp t_8;
    .scope S_0xaaaad18cc4f0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cc6d0_0, 0, 32;
T_10.8 ;
    %load/vec4 v0xaaaad18cc6d0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_10.9, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18cc6d0_0;
    %load/vec4a v0xaaaad18ce990, 4;
    %load/vec4 v0xaaaad18cc6d0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18ce990, 4;
    %load/vec4 v0xaaaad18ce750_0;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18cc6d0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cef30, 0, 4;
    %ix/getv/s 3, v0xaaaad18cc6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cef30, 0, 4;
    %alloc S_0xaaaad1842130;
    %load/vec4 v0xaaaad18cc6d0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18ce990, 4;
    %load/vec4 v0xaaaad18cc6d0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18ce990, 4;
    %load/vec4 v0xaaaad18ce750_0;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18cc6d0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cef30, 0, 4;
    %load/vec4 v0xaaaad18cc6d0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cef30, 0, 4;
    %load/vec4 v0xaaaad18cc6d0_0;
    %addi 4, 0, 32;
    %cast2;
    %store/vec4 v0xaaaad18cc6d0_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_8 %join;
    %load/vec4 v0xaaaad18ce750_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cee50_0, 4, 5;
    %load/vec4 v0xaaaad18cf570_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaad18c98d0;
T_11 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %fork t_11, S_0xaaaad18cc7d0;
    %jmp t_10;
    .scope S_0xaaaad18cc7d0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cc9b0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0xaaaad18cc9b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaaad18cc9b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceff0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cc9b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cc9b0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_10 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0xaaaad18cf2f0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %fork t_13, S_0xaaaad18ccab0;
    %jmp t_12;
    .scope S_0xaaaad18ccab0;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ccc90_0, 0, 32;
T_11.6 ;
    %load/vec4 v0xaaaad18ccc90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.7, 5;
    %ix/getv/s 4, v0xaaaad18ccc90_0;
    %load/vec4a v0xaaaad18cef30, 4;
    %ix/getv/s 3, v0xaaaad18ccc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceff0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ccc90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ccc90_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_12 %join;
    %fork t_15, S_0xaaaad18ccd90;
    %jmp t_14;
    .scope S_0xaaaad18ccd90;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ccf70_0, 0, 32;
T_11.8 ;
    %load/vec4 v0xaaaad18ccf70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.9, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18ccf70_0;
    %load/vec4a v0xaaaad18cef30, 4;
    %load/vec4 v0xaaaad18ccf70_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18cef30, 4;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18ccf70_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceff0, 0, 4;
    %ix/getv/s 3, v0xaaaad18ccf70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceff0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ccf70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ccf70_0, 0, 32;
    %jmp T_11.8;
T_11.9 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_14 %join;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cee50_0, 4, 5;
    %load/vec4 v0xaaaad18cf3d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xaaaad18c98d0;
T_12 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %fork t_17, S_0xaaaad18cd070;
    %jmp t_16;
    .scope S_0xaaaad18cd070;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cd250_0, 0, 32;
T_12.2 ;
    %load/vec4 v0xaaaad18cd250_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaaad18cd250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf0b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cd250_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cd250_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_16 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaad18cf2f0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %fork t_19, S_0xaaaad18cd350;
    %jmp t_18;
    .scope S_0xaaaad18cd350;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cd530_0, 0, 32;
T_12.6 ;
    %load/vec4 v0xaaaad18cd530_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.7, 5;
    %ix/getv/s 4, v0xaaaad18cd530_0;
    %load/vec4a v0xaaaad18ceff0, 4;
    %ix/getv/s 3, v0xaaaad18cd530_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf0b0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cd530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cd530_0, 0, 32;
    %jmp T_12.6;
T_12.7 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_18 %join;
    %fork t_21, S_0xaaaad18c9fb0;
    %jmp t_20;
    .scope S_0xaaaad18c9fb0;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ca1b0_0, 0, 32;
T_12.8 ;
    %load/vec4 v0xaaaad18ca1b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.9, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18ca1b0_0;
    %load/vec4a v0xaaaad18ceff0, 4;
    %load/vec4 v0xaaaad18ca1b0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18ceff0, 4;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18ca1b0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf0b0, 0, 4;
    %ix/getv/s 3, v0xaaaad18ca1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf0b0, 0, 4;
    %load/vec4 v0xaaaad18ca1b0_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaaad18ca1b0_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_20 %join;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cee50_0, 4, 5;
    %load/vec4 v0xaaaad18cf3d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaad18c98d0;
T_13 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %fork t_23, S_0xaaaad18ca290;
    %jmp t_22;
    .scope S_0xaaaad18ca290;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ca470_0, 0, 32;
T_13.2 ;
    %load/vec4 v0xaaaad18ca470_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaaad18ca470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf170, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ca470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ca470_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_22 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaad18cf2f0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %fork t_25, S_0xaaaad18ca550;
    %jmp t_24;
    .scope S_0xaaaad18ca550;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ca730_0, 0, 32;
T_13.6 ;
    %load/vec4 v0xaaaad18ca730_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.7, 5;
    %ix/getv/s 4, v0xaaaad18ca730_0;
    %load/vec4a v0xaaaad18cf0b0, 4;
    %ix/getv/s 3, v0xaaaad18ca730_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf170, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ca730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ca730_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_24 %join;
    %fork t_27, S_0xaaaad18ca830;
    %jmp t_26;
    .scope S_0xaaaad18ca830;
t_27 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xaaaad18caa60_0, 0, 32;
T_13.8 ;
    %load/vec4 v0xaaaad18caa60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.9, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18caa60_0;
    %load/vec4a v0xaaaad18cf0b0, 4;
    %load/vec4 v0xaaaad18caa60_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18cf0b0, 4;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18caa60_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf170, 0, 4;
    %ix/getv/s 3, v0xaaaad18caa60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf170, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18caa60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18caa60_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_26 %join;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cee50_0, 4, 5;
    %load/vec4 v0xaaaad18cf3d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaad18c98d0;
T_14 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_29, S_0xaaaad18cab60;
    %jmp t_28;
    .scope S_0xaaaad18cab60;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cad40_0, 0, 32;
T_14.2 ;
    %load/vec4 v0xaaaad18cad40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaaad18cad40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf230, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cad40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cad40_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_28 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0xaaaad18cf2f0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %fork t_31, S_0xaaaad18cae40;
    %jmp t_30;
    .scope S_0xaaaad18cae40;
t_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cb020_0, 0, 32;
T_14.6 ;
    %load/vec4 v0xaaaad18cb020_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.7, 5;
    %ix/getv/s 4, v0xaaaad18cb020_0;
    %load/vec4a v0xaaaad18cf170, 4;
    %ix/getv/s 3, v0xaaaad18cb020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf230, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cb020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cb020_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_30 %join;
    %fork t_33, S_0xaaaad18cb120;
    %jmp t_32;
    .scope S_0xaaaad18cb120;
t_33 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad18cb300_0, 0, 32;
T_14.8 ;
    %load/vec4 v0xaaaad18cb300_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.9, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18cb300_0;
    %load/vec4a v0xaaaad18cf170, 4;
    %load/vec4 v0xaaaad18cb300_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18cf170, 4;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18cb300_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf230, 0, 4;
    %ix/getv/s 3, v0xaaaad18cb300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18cf230, 0, 4;
    %load/vec4 v0xaaaad18cb300_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaaad18cb300_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_32 %join;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cee50_0, 4, 5;
    %load/vec4 v0xaaaad18cf3d0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0xaaaad18c98d0;
T_15 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cecf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %fork t_35, S_0xaaaad18cb400;
    %jmp t_34;
    .scope S_0xaaaad18cb400;
t_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cb5e0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0xaaaad18cb5e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0xaaaad18cb5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceb30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cb5e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cb5e0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_34 %join;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0xaaaad18cf2f0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %fork t_37, S_0xaaaad18cb6e0;
    %jmp t_36;
    .scope S_0xaaaad18cb6e0;
t_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cb870_0, 0, 32;
T_15.6 ;
    %load/vec4 v0xaaaad18cb870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_15.7, 5;
    %ix/getv/s 4, v0xaaaad18cb870_0;
    %load/vec4a v0xaaaad18cf230, 4;
    %ix/getv/s 3, v0xaaaad18cb870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceb30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cb870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cb870_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_36 %join;
    %fork t_39, S_0xaaaad18cb970;
    %jmp t_38;
    .scope S_0xaaaad18cb970;
t_39 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad18cbb50_0, 0, 32;
T_15.8 ;
    %load/vec4 v0xaaaad18cbb50_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_15.9, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18cbb50_0;
    %load/vec4a v0xaaaad18cf230, 4;
    %load/vec4 v0xaaaad18cbb50_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18cf230, 4;
    %load/vec4 v0xaaaad18cee50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %load/vec4 v0xaaaad18cbb50_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceb30, 0, 4;
    %ix/getv/s 3, v0xaaaad18cbb50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18ceb30, 0, 4;
    %load/vec4 v0xaaaad18cbb50_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v0xaaaad18cbb50_0, 0, 32;
    %jmp T_15.8;
T_15.9 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_38 %join;
    %load/vec4 v0xaaaad18cf3d0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaad18cf3d0_0, 4, 5;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0xaaaad18c98d0;
T_16 ;
Ewait_1 .event/or E_0xaaaad18a61f0, E_0x0;
    %wait Ewait_1;
    %fork t_41, S_0xaaaad18cbf30;
    %jmp t_40;
    .scope S_0xaaaad18cbf30;
t_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18cc110_0, 0, 32;
T_16.0 ;
    %load/vec4 v0xaaaad18cc110_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.1, 5;
    %ix/getv/s 4, v0xaaaad18cc110_0;
    %load/vec4a v0xaaaad18ceb30, 4;
    %load/vec4 v0xaaaad18cc110_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v0xaaaad18cea50_0, 4, 128;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18cc110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18cc110_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0xaaaad18c98d0;
t_40 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0xaaaad18c50f0;
T_17 ;
Ewait_2 .event/or E_0xaaaad18c52f0, E_0x0;
    %wait Ewait_2;
    %fork t_43, S_0xaaaad18c5370;
    %jmp t_42;
    .scope S_0xaaaad18c5370;
t_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c5570_0, 0, 32;
T_17.0 ;
    %load/vec4 v0xaaaad18c5570_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0xaaaad18c7900_0;
    %load/vec4 v0xaaaad18c5570_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18c5570_0;
    %store/vec4a v0xaaaad18c7780, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c5570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c5570_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .scope S_0xaaaad18c50f0;
t_42 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0xaaaad18c50f0;
T_18 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18c7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18c75d0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0xaaaad18c7b70_0;
    %assign/vec4 v0xaaaad18c75d0_0, 0;
    %fork t_45, S_0xaaaad18c5670;
    %jmp t_44;
    .scope S_0xaaaad18c5670;
t_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c5870_0, 0, 32;
T_18.2 ;
    %load/vec4 v0xaaaad18c5870_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_18.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18c5870_0;
    %load/vec4a v0xaaaad18c7780, 4;
    %load/vec4 v0xaaaad18c5870_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18c7780, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18c5870_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c74d0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18c5870_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c74d0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c5870_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c5870_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %end;
    .scope S_0xaaaad18c50f0;
t_44 %join;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0xaaaad18c1e60;
T_19 ;
Ewait_3 .event/or E_0xaaaad18c2040, E_0x0;
    %wait Ewait_3;
    %fork t_47, S_0xaaaad18c20c0;
    %jmp t_46;
    .scope S_0xaaaad18c20c0;
t_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c22c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0xaaaad18c22c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0xaaaad18c4650_0;
    %load/vec4 v0xaaaad18c22c0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18c22c0_0;
    %store/vec4a v0xaaaad18c44d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c22c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c22c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_0xaaaad18c1e60;
t_46 %join;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0xaaaad18c1e60;
T_20 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18c4820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18c4320_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0xaaaad18c48c0_0;
    %assign/vec4 v0xaaaad18c4320_0, 0;
    %fork t_49, S_0xaaaad18c23c0;
    %jmp t_48;
    .scope S_0xaaaad18c23c0;
t_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c25c0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0xaaaad18c25c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_20.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18c25c0_0;
    %load/vec4a v0xaaaad18c44d0, 4;
    %load/vec4 v0xaaaad18c25c0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18c44d0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18c25c0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c4220_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18c25c0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c4220_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c25c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c25c0_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %end;
    .scope S_0xaaaad18c1e60;
t_48 %join;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0xaaaad18c0fc0;
T_21 ;
Ewait_4 .event/or E_0xaaaad18c11c0, E_0x0;
    %wait Ewait_4;
    %fork t_51, S_0xaaaad18c1240;
    %jmp t_50;
    .scope S_0xaaaad18c1240;
t_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c1440_0, 0, 32;
T_21.0 ;
    %load/vec4 v0xaaaad18c1440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_21.1, 5;
    %load/vec4 v0xaaaad18c81f0_0;
    %load/vec4 v0xaaaad18c1440_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18c1440_0;
    %store/vec4a v0xaaaad18c8070, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c1440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c1440_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .scope S_0xaaaad18c0fc0;
t_50 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0xaaaad18c0fc0;
T_22 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18c83c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18c7ec0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0xaaaad18c8460_0;
    %assign/vec4 v0xaaaad18c7ec0_0, 0;
    %fork t_53, S_0xaaaad18c1540;
    %jmp t_52;
    .scope S_0xaaaad18c1540;
t_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18c1740_0, 0, 32;
T_22.2 ;
    %load/vec4 v0xaaaad18c1740_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18c1740_0;
    %load/vec4a v0xaaaad18c8070, 4;
    %load/vec4 v0xaaaad18c1740_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18c8070, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18c1740_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c7dc0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18c1740_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c7dc0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18c1740_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18c1740_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %end;
    .scope S_0xaaaad18c0fc0;
t_52 %join;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0xaaaad18bd420;
T_23 ;
Ewait_5 .event/or E_0xaaaad18bd620, E_0x0;
    %wait Ewait_5;
    %fork t_55, S_0xaaaad18bd6a0;
    %jmp t_54;
    .scope S_0xaaaad18bd6a0;
t_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18bd8a0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0xaaaad18bd8a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0xaaaad18bfc30_0;
    %load/vec4 v0xaaaad18bd8a0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18bd8a0_0;
    %store/vec4a v0xaaaad18bfab0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18bd8a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18bd8a0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0xaaaad18bd420;
t_54 %join;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0xaaaad18bd420;
T_24 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18bfe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18bf900_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0xaaaad18bfea0_0;
    %assign/vec4 v0xaaaad18bf900_0, 0;
    %fork t_57, S_0xaaaad18bd9a0;
    %jmp t_56;
    .scope S_0xaaaad18bd9a0;
t_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18bdba0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0xaaaad18bdba0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_24.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18bdba0_0;
    %load/vec4a v0xaaaad18bfab0, 4;
    %load/vec4 v0xaaaad18bdba0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18bfab0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18bdba0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18bf800_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18bdba0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18bf800_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18bdba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18bdba0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0xaaaad18bd420;
t_56 %join;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0xaaaad18ba090;
T_25 ;
Ewait_6 .event/or E_0xaaaad18ba270, E_0x0;
    %wait Ewait_6;
    %fork t_59, S_0xaaaad18ba2f0;
    %jmp t_58;
    .scope S_0xaaaad18ba2f0;
t_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ba4f0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0xaaaad18ba4f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_25.1, 5;
    %load/vec4 v0xaaaad18bca90_0;
    %load/vec4 v0xaaaad18ba4f0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18ba4f0_0;
    %store/vec4a v0xaaaad18bc910, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ba4f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ba4f0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .scope S_0xaaaad18ba090;
t_58 %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0xaaaad18ba090;
T_26 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18bcc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18bc760_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0xaaaad18bcd00_0;
    %assign/vec4 v0xaaaad18bc760_0, 0;
    %fork t_61, S_0xaaaad18ba5f0;
    %jmp t_60;
    .scope S_0xaaaad18ba5f0;
t_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ba7f0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0xaaaad18ba7f0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_26.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18ba7f0_0;
    %load/vec4a v0xaaaad18bc910, 4;
    %load/vec4 v0xaaaad18ba7f0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18bc910, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18ba7f0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18bc660_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18ba7f0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18bc660_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ba7f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ba7f0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %end;
    .scope S_0xaaaad18ba090;
t_60 %join;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0xaaaad18b9210;
T_27 ;
Ewait_7 .event/or E_0xaaaad18b93f0, E_0x0;
    %wait Ewait_7;
    %fork t_63, S_0xaaaad18b9470;
    %jmp t_62;
    .scope S_0xaaaad18b9470;
t_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b9670_0, 0, 32;
T_27.0 ;
    %load/vec4 v0xaaaad18b9670_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.1, 5;
    %load/vec4 v0xaaaad18c0520_0;
    %load/vec4 v0xaaaad18b9670_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18b9670_0;
    %store/vec4a v0xaaaad18c03a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b9670_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b9670_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %end;
    .scope S_0xaaaad18b9210;
t_62 %join;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0xaaaad18b9210;
T_28 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18c06f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18c01f0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0xaaaad18c0790_0;
    %assign/vec4 v0xaaaad18c01f0_0, 0;
    %fork t_65, S_0xaaaad18b9770;
    %jmp t_64;
    .scope S_0xaaaad18b9770;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b9970_0, 0, 32;
T_28.2 ;
    %load/vec4 v0xaaaad18b9970_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18b9970_0;
    %load/vec4a v0xaaaad18c03a0, 4;
    %load/vec4 v0xaaaad18b9970_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18c03a0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b9970_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c00f0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b9970_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c00f0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b9970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b9970_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %end;
    .scope S_0xaaaad18b9210;
t_64 %join;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0xaaaad18b8370;
T_29 ;
Ewait_8 .event/or E_0xaaaad18b8570, E_0x0;
    %wait Ewait_8;
    %fork t_67, S_0xaaaad18b85f0;
    %jmp t_66;
    .scope S_0xaaaad18b85f0;
t_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b87f0_0, 0, 32;
T_29.0 ;
    %load/vec4 v0xaaaad18b87f0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.1, 5;
    %load/vec4 v0xaaaad18c8ae0_0;
    %load/vec4 v0xaaaad18b87f0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18b87f0_0;
    %store/vec4a v0xaaaad18c8960, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b87f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b87f0_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %end;
    .scope S_0xaaaad18b8370;
t_66 %join;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0xaaaad18b8370;
T_30 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18c8cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18c87b0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0xaaaad18c8d50_0;
    %assign/vec4 v0xaaaad18c87b0_0, 0;
    %fork t_69, S_0xaaaad18b88f0;
    %jmp t_68;
    .scope S_0xaaaad18b88f0;
t_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b8af0_0, 0, 32;
T_30.2 ;
    %load/vec4 v0xaaaad18b8af0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_30.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18b8af0_0;
    %load/vec4a v0xaaaad18c8960, 4;
    %load/vec4 v0xaaaad18b8af0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18c8960, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b8af0_0;
    %addi 5, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c86b0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b8af0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c86b0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b8af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b8af0_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %end;
    .scope S_0xaaaad18b8370;
t_68 %join;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0xaaaad18b3ff0;
T_31 ;
Ewait_9 .event/or E_0xaaaad18b41f0, E_0x0;
    %wait Ewait_9;
    %fork t_71, S_0xaaaad18b4270;
    %jmp t_70;
    .scope S_0xaaaad18b4270;
t_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b4470_0, 0, 32;
T_31.0 ;
    %load/vec4 v0xaaaad18b4470_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.1, 5;
    %load/vec4 v0xaaaad18b66f0_0;
    %load/vec4 v0xaaaad18b4470_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18b4470_0;
    %store/vec4a v0xaaaad18b6570, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b4470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b4470_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %end;
    .scope S_0xaaaad18b3ff0;
t_70 %join;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0xaaaad18b3ff0;
T_32 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18b68c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18b63c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0xaaaad18b6960_0;
    %assign/vec4 v0xaaaad18b63c0_0, 0;
    %fork t_73, S_0xaaaad18b4570;
    %jmp t_72;
    .scope S_0xaaaad18b4570;
t_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b4770_0, 0, 32;
T_32.2 ;
    %load/vec4 v0xaaaad18b4770_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_32.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18b4770_0;
    %load/vec4a v0xaaaad18b6570, 4;
    %load/vec4 v0xaaaad18b4770_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18b6570, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b4770_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b62c0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b4770_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b62c0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b4770_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b4770_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %end;
    .scope S_0xaaaad18b3ff0;
t_72 %join;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0xaaaad18b0c50;
T_33 ;
Ewait_10 .event/or E_0xaaaad18b0e30, E_0x0;
    %wait Ewait_10;
    %fork t_75, S_0xaaaad18b0eb0;
    %jmp t_74;
    .scope S_0xaaaad18b0eb0;
t_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b10b0_0, 0, 32;
T_33.0 ;
    %load/vec4 v0xaaaad18b10b0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0xaaaad18b3440_0;
    %load/vec4 v0xaaaad18b10b0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18b10b0_0;
    %store/vec4a v0xaaaad18b32c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b10b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b10b0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .scope S_0xaaaad18b0c50;
t_74 %join;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0xaaaad18b0c50;
T_34 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18b3610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18b3110_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0xaaaad18b36b0_0;
    %assign/vec4 v0xaaaad18b3110_0, 0;
    %fork t_77, S_0xaaaad18b11b0;
    %jmp t_76;
    .scope S_0xaaaad18b11b0;
t_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b13b0_0, 0, 32;
T_34.2 ;
    %load/vec4 v0xaaaad18b13b0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_34.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18b13b0_0;
    %load/vec4a v0xaaaad18b32c0, 4;
    %load/vec4 v0xaaaad18b13b0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18b32c0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b13b0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b3010_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b13b0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b3010_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b13b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b13b0_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %end;
    .scope S_0xaaaad18b0c50;
t_76 %join;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0xaaaad18afdb0;
T_35 ;
Ewait_11 .event/or E_0xaaaad18affb0, E_0x0;
    %wait Ewait_11;
    %fork t_79, S_0xaaaad18b0030;
    %jmp t_78;
    .scope S_0xaaaad18b0030;
t_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b0230_0, 0, 32;
T_35.0 ;
    %load/vec4 v0xaaaad18b0230_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.1, 5;
    %load/vec4 v0xaaaad18b6fe0_0;
    %load/vec4 v0xaaaad18b0230_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18b0230_0;
    %store/vec4a v0xaaaad18b6e60, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b0230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b0230_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %end;
    .scope S_0xaaaad18afdb0;
t_78 %join;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0xaaaad18afdb0;
T_36 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18b71b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18b6cb0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0xaaaad18b7250_0;
    %assign/vec4 v0xaaaad18b6cb0_0, 0;
    %fork t_81, S_0xaaaad18b0330;
    %jmp t_80;
    .scope S_0xaaaad18b0330;
t_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18b0530_0, 0, 32;
T_36.2 ;
    %load/vec4 v0xaaaad18b0530_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18b0530_0;
    %load/vec4a v0xaaaad18b6e60, 4;
    %load/vec4 v0xaaaad18b0530_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18b6e60, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b0530_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b6bb0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18b0530_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b6bb0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18b0530_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18b0530_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %end;
    .scope S_0xaaaad18afdb0;
t_80 %join;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0xaaaad18ac260;
T_37 ;
Ewait_12 .event/or E_0xaaaad18ac460, E_0x0;
    %wait Ewait_12;
    %fork t_83, S_0xaaaad18ac4e0;
    %jmp t_82;
    .scope S_0xaaaad18ac4e0;
t_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ac6e0_0, 0, 32;
T_37.0 ;
    %load/vec4 v0xaaaad18ac6e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_37.1, 5;
    %load/vec4 v0xaaaad18aea20_0;
    %load/vec4 v0xaaaad18ac6e0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18ac6e0_0;
    %store/vec4a v0xaaaad18ae8a0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ac6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ac6e0_0, 0, 32;
    %jmp T_37.0;
T_37.1 ;
    %end;
    .scope S_0xaaaad18ac260;
t_82 %join;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0xaaaad18ac260;
T_38 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18aebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18ae6f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0xaaaad18aec90_0;
    %assign/vec4 v0xaaaad18ae6f0_0, 0;
    %fork t_85, S_0xaaaad18ac7e0;
    %jmp t_84;
    .scope S_0xaaaad18ac7e0;
t_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18ac9e0_0, 0, 32;
T_38.2 ;
    %load/vec4 v0xaaaad18ac9e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_38.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18ac9e0_0;
    %load/vec4a v0xaaaad18ae8a0, 4;
    %load/vec4 v0xaaaad18ac9e0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18ae8a0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18ac9e0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18ae5f0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18ac9e0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18ae5f0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18ac9e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18ac9e0_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %end;
    .scope S_0xaaaad18ac260;
t_84 %join;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaaad18a8e70;
T_39 ;
Ewait_13 .event/or E_0xaaaad18a9050, E_0x0;
    %wait Ewait_13;
    %fork t_87, S_0xaaaad18a90d0;
    %jmp t_86;
    .scope S_0xaaaad18a90d0;
t_87 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a92d0_0, 0, 32;
T_39.0 ;
    %load/vec4 v0xaaaad18a92d0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_39.1, 5;
    %load/vec4 v0xaaaad18ab690_0;
    %load/vec4 v0xaaaad18a92d0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18a92d0_0;
    %store/vec4a v0xaaaad18ab510, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a92d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a92d0_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %end;
    .scope S_0xaaaad18a8e70;
t_86 %join;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xaaaad18a8e70;
T_40 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18ab860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18ab360_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0xaaaad18ab950_0;
    %assign/vec4 v0xaaaad18ab360_0, 0;
    %fork t_89, S_0xaaaad18a93d0;
    %jmp t_88;
    .scope S_0xaaaad18a93d0;
t_89 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a95d0_0, 0, 32;
T_40.2 ;
    %load/vec4 v0xaaaad18a95d0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_40.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18a95d0_0;
    %load/vec4a v0xaaaad18ab510, 4;
    %load/vec4 v0xaaaad18a95d0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18ab510, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a95d0_0;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18ab260_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a95d0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18ab260_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a95d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a95d0_0, 0, 32;
    %jmp T_40.2;
T_40.3 ;
    %end;
    .scope S_0xaaaad18a8e70;
t_88 %join;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0xaaaad18a7ff0;
T_41 ;
Ewait_14 .event/or E_0xaaaad18a81d0, E_0x0;
    %wait Ewait_14;
    %fork t_91, S_0xaaaad18a8250;
    %jmp t_90;
    .scope S_0xaaaad18a8250;
t_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a8450_0, 0, 32;
T_41.0 ;
    %load/vec4 v0xaaaad18a8450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_41.1, 5;
    %load/vec4 v0xaaaad18af310_0;
    %load/vec4 v0xaaaad18a8450_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18a8450_0;
    %store/vec4a v0xaaaad18af190, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a8450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a8450_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %end;
    .scope S_0xaaaad18a7ff0;
t_90 %join;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0xaaaad18a7ff0;
T_42 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18af4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18aefe0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0xaaaad18af580_0;
    %assign/vec4 v0xaaaad18aefe0_0, 0;
    %fork t_93, S_0xaaaad18a8550;
    %jmp t_92;
    .scope S_0xaaaad18a8550;
t_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a8750_0, 0, 32;
T_42.2 ;
    %load/vec4 v0xaaaad18a8750_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_42.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18a8750_0;
    %load/vec4a v0xaaaad18af190, 4;
    %load/vec4 v0xaaaad18a8750_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18af190, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a8750_0;
    %addi 3, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18aeee0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a8750_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18aeee0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a8750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a8750_0, 0, 32;
    %jmp T_42.2;
T_42.3 ;
    %end;
    .scope S_0xaaaad18a7ff0;
t_92 %join;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xaaaad18a7170;
T_43 ;
Ewait_15 .event/or E_0xaaaad18a7350, E_0x0;
    %wait Ewait_15;
    %fork t_95, S_0xaaaad18a73d0;
    %jmp t_94;
    .scope S_0xaaaad18a73d0;
t_95 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a75d0_0, 0, 32;
T_43.0 ;
    %load/vec4 v0xaaaad18a75d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_43.1, 5;
    %load/vec4 v0xaaaad18b78d0_0;
    %load/vec4 v0xaaaad18a75d0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18a75d0_0;
    %store/vec4a v0xaaaad18b7750, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a75d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a75d0_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %end;
    .scope S_0xaaaad18a7170;
t_94 %join;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0xaaaad18a7170;
T_44 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18b7aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18b75a0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0xaaaad18b7b40_0;
    %assign/vec4 v0xaaaad18b75a0_0, 0;
    %fork t_97, S_0xaaaad18a76d0;
    %jmp t_96;
    .scope S_0xaaaad18a76d0;
t_97 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a78d0_0, 0, 32;
T_44.2 ;
    %load/vec4 v0xaaaad18a78d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_44.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18a78d0_0;
    %load/vec4a v0xaaaad18b7750, 4;
    %load/vec4 v0xaaaad18a78d0_0;
    %pad/s 33;
    %addi 4, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18b7750, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a78d0_0;
    %addi 5, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b74a0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a78d0_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18b74a0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a78d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a78d0_0, 0, 32;
    %jmp T_44.2;
T_44.3 ;
    %end;
    .scope S_0xaaaad18a7170;
t_96 %join;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xaaaad18a62d0;
T_45 ;
Ewait_16 .event/or E_0xaaaad18a64d0, E_0x0;
    %wait Ewait_16;
    %fork t_99, S_0xaaaad18a6550;
    %jmp t_98;
    .scope S_0xaaaad18a6550;
t_99 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a6750_0, 0, 32;
T_45.0 ;
    %load/vec4 v0xaaaad18a6750_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0xaaaad18c93d0_0;
    %load/vec4 v0xaaaad18a6750_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %part/s 128;
    %ix/getv/s 4, v0xaaaad18a6750_0;
    %store/vec4a v0xaaaad18c9250, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a6750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a6750_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .scope S_0xaaaad18a62d0;
t_98 %join;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0xaaaad18a62d0;
T_46 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18c95a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18c90a0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0xaaaad18c9640_0;
    %assign/vec4 v0xaaaad18c90a0_0, 0;
    %fork t_101, S_0xaaaad18a6850;
    %jmp t_100;
    .scope S_0xaaaad18a6850;
t_101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18a6a50_0, 0, 32;
T_46.2 ;
    %load/vec4 v0xaaaad18a6a50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_46.3, 5;
    %alloc S_0xaaaad1842130;
    %ix/getv/s 4, v0xaaaad18a6a50_0;
    %load/vec4a v0xaaaad18c9250, 4;
    %load/vec4 v0xaaaad18a6a50_0;
    %pad/s 33;
    %addi 8, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0xaaaad18c9250, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad1877df0_0, 0, 1;
    %store/vec4 v0xaaaad186e830_0, 0, 128;
    %store/vec4 v0xaaaad18651b0_0, 0, 128;
    %callf/vec4 TD_$unit.cmp_swp, S_0xaaaad1842130;
    %free S_0xaaaad1842130;
    %split/vec4 128;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a6a50_0;
    %addi 9, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c8fa0_0, 4, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18a6a50_0;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18c8fa0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaaaad18a6a50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaaaad18a6a50_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %end;
    .scope S_0xaaaad18a62d0;
t_100 %join;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xaaaad18a5950;
T_47 ;
Ewait_17 .event/or E_0xaaaad18a5b90, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0xaaaad18cfa40_0;
    %store/vec4 v0xaaaad18cfd40_0, 0, 2;
    %load/vec4 v0xaaaad18d0520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0xaaaad18cfa40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %jmp T_47.5;
T_47.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaad18cfd40_0, 0, 2;
    %jmp T_47.5;
T_47.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaad18cfd40_0, 0, 2;
    %jmp T_47.5;
T_47.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaad18cfd40_0, 0, 2;
    %jmp T_47.5;
T_47.5 ;
    %pop/vec4 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0xaaaad18cfa40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_47.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaad18cfd40_0, 0, 2;
T_47.6 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xaaaad18a5950;
T_48 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18cffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad18cfa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18d05f0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0xaaaad18cfd40_0;
    %assign/vec4 v0xaaaad18cfa40_0, 0;
    %load/vec4 v0xaaaad18cfd40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_48.2, 4;
    %load/vec4 v0xaaaad18cfc80_0;
    %assign/vec4 v0xaaaad18d06c0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0xaaaad18cfd40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_48.4, 4;
    %load/vec4 v0xaaaad18cfc80_0;
    %assign/vec4 v0xaaaad18cfba0_0, 0;
T_48.4 ;
T_48.3 ;
    %load/vec4 v0xaaaad18d0760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %load/vec4 v0xaaaad18d05f0_0;
    %inv;
    %assign/vec4 v0xaaaad18d05f0_0, 0;
T_48.6 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0xaaaad1840d10;
T_49 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18d2830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18d2770_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0xaaaad18d2770_0;
    %inv;
    %assign/vec4 v0xaaaad18d2770_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0xaaaad1840d10;
T_50 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18d2830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad18d1e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18d2b40_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0xaaaad18d2c30_0;
    %load/vec4 v0xaaaad18d1e40_0;
    %load/vec4 v0xaaaad18d2cd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0xaaaad18d2b40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0xaaaad18d1e40_0;
    %addi 2, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad18d1e40_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d1c10, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18d1d60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18d25c0_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d2470, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0xaaaad18d1d60_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %muli 128, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 127, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0xaaaad18d25c0_0, 4, 5;
    %load/vec4 v0xaaaad18d1e40_0;
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad18d1e40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad18d2b40_0, 0;
    %load/vec4 v0xaaaad18d2770_0;
    %assign/vec4 v0xaaaad18d2a80_0, 0;
T_50.4 ;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0xaaaad18d2770_0;
    %load/vec4 v0xaaaad18d2a80_0;
    %cmp/e;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18d2b40_0, 0;
T_50.6 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0xaaaad1840d10;
T_51 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18d2830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xaaaad18d2280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaad18d2e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xaaaad18d2f30_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0xaaaad18d2990_0;
    %load/vec4 v0xaaaad18d2280_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0xaaaad18d2680_0;
    %load/vec4 v0xaaaad18d2280_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18d21c0, 0, 4;
    %load/vec4 v0xaaaad18d2280_0;
    %parti/s 1, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0xaaaad18d2280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad18d1f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad18d2000_0, 0;
T_51.2 ;
T_51.1 ;
    %load/vec4 v0xaaaad18d2280_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_51.4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d21c0, 4;
    %parti/s 128, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d21c0, 4;
    %parti/s 128, 0, 2;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0xaaaad18d1f20_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d21c0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18d21c0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d21c0, 4;
    %parti/s 128, 0, 2;
    %load/vec4 v0xaaaad18d2e70_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18d2ff0, 0, 4;
    %load/vec4 v0xaaaad18d1f20_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad18d1f20_0, 0;
    %jmp T_51.7;
T_51.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d21c0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18d21c0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d21c0, 4;
    %parti/s 128, 0, 2;
    %load/vec4 v0xaaaad18d2e70_0;
    %pad/u 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaad18d2ff0, 0, 4;
    %load/vec4 v0xaaaad18d2000_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad18d2000_0, 0;
T_51.7 ;
    %load/vec4 v0xaaaad18d2e70_0;
    %inv;
    %assign/vec4 v0xaaaad18d2e70_0, 0;
    %load/vec4 v0xaaaad18d3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %load/vec4 v0xaaaad18d2f30_0;
    %addi 2, 0, 8;
    %assign/vec4 v0xaaaad18d2f30_0, 0;
T_51.8 ;
T_51.4 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0xaaaad1840d10;
T_52 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18d2830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaad18d2cd0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0xaaaad18d2c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xaaaad18d2cd0_0;
    %addi 2, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaad18d2cd0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xaaaad183ac20;
T_53 ;
T_53.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaad18d3e50_0;
    %inv;
    %store/vec4 v0xaaaad18d3e50_0, 0, 1;
    %jmp T_53.0;
    %end;
    .thread T_53;
    .scope S_0xaaaad183ac20;
T_54 ;
    %vpi_call/w 5 14 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 5 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaad183ac20 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0xaaaad183ac20;
T_55 ;
    %wait E_0xaaaad1899510;
    %load/vec4 v0xaaaad18d3150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %fork TD_aoc5_tb.print_merge_regs, S_0xaaaad18d32d0;
    %join;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xaaaad183ac20;
T_56 ;
    %vpi_func 5 92 "$fopen" 32, "input5.txt", "r" {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d4110_0, 0, 32;
    %load/vec4 v0xaaaad18d4110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.0, 4;
    %vpi_call/w 5 93 "$fatal", 32'sb00000000000000000000000000000001, "ERROR: Could not open input5.txt" {0 0 0};
T_56.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad18d3e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad18d44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad18d3f10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaaad18d4620_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad18d4580_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_56.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.3, 5;
    %jmp/1 T_56.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad1761190;
    %jmp T_56.2;
T_56.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad18d44e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18d3fb0_0, 0, 32;
T_56.4 ;
    %load/vec4 v0xaaaad18d3fb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_56.5, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaad18d41f0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %vpi_func 5 112 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
T_56.6 ;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0xaaaad18d3d50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 57, 0, 32; draw_string_vec4
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_56.7, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaad18d3d50_0;
    %pad/u 64;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %vpi_func 5 115 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %jmp T_56.6;
T_56.7 ;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_56.8, 4;
    %vpi_func 5 119 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
T_56.8 ;
T_56.10 ;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0xaaaad18d3d50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 57, 0, 32; draw_string_vec4
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_56.11, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaad18d3d50_0;
    %pad/u 64;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %vpi_func 5 124 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %jmp T_56.10;
T_56.11 ;
T_56.12 ;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 10, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_56.13, 8;
    %vpi_func 5 128 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %jmp T_56.12;
T_56.13 ;
    %vpi_func 5 131 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %load/vec4 v0xaaaad18d3d50_0;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0xaaaad18d3d50_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_56.14, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaad18d3fb0_0, 0, 32;
    %jmp T_56.15;
T_56.14 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
T_56.16 ;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0xaaaad18d3d50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 57, 0, 32; draw_string_vec4
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_56.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaad18d3d50_0;
    %pad/u 64;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %vpi_func 5 143 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %jmp T_56.16;
T_56.17 ;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 45, 0, 32; draw_string_vec4
    %cmp/e;
    %jmp/0xz  T_56.18, 4;
    %vpi_func 5 147 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
T_56.18 ;
T_56.20 ;
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %load/vec4 v0xaaaad18d3d50_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 57, 0, 32; draw_string_vec4
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_56.21, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %muli 10, 0, 64;
    %load/vec4 v0xaaaad18d3d50_0;
    %pad/u 64;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %sub;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaad18d42d0, 4, 0;
    %vpi_func 5 152 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %jmp T_56.20;
T_56.21 ;
T_56.22 ;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 10, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaad18d3d50_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_56.23, 8;
    %vpi_func 5 156 "$fgetc" 32, v0xaaaad18d4110_0 {0 0 0};
    %cast2;
    %store/vec4 v0xaaaad18d3d50_0, 0, 32;
    %jmp T_56.22;
T_56.23 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad18d4050_0, 4, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad18d4050_0, 4, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad18d4390_0, 4, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0xaaaad18d42d0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaaaad18d4390_0, 4, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad18d3f10_0, 0, 1;
    %wait E_0xaaaad1761190;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaad18d3f10_0, 0, 1;
    %load/vec4 v0xaaaad18d4620_0;
    %addi 2, 0, 8;
    %store/vec4 v0xaaaad18d4620_0, 0, 8;
T_56.15 ;
    %jmp T_56.4;
T_56.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaad18d4580_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_56.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_56.25, 5;
    %jmp/1 T_56.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaad1761190;
    %jmp T_56.24;
T_56.25 ;
    %pop/vec4 1;
    %fork TD_aoc5_tb.print_pong, S_0xaaaad18d3790;
    %join;
    %vpi_call/w 5 180 "$display", "Done loading data" {0 0 0};
    %vpi_call/w 5 181 "$fclose", v0xaaaad18d4110_0 {0 0 0};
    %vpi_call/w 5 182 "$finish" {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/aoc5.svh";
    "./rtl/common.svh";
    "rtl/tb/aoc5_tb.sv";
    "rtl/src/aoc5.sv";
    "rtl/src/aoc5_mem.sv";
    "rtl/src/single_port_ram.sv";
    "rtl/src/aoc5_bitonic.sv";
    "rtl/src/aoc5_sorter_8.sv";
