m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VLSI FIRST/Combitional_Circuit/ADDER/Half_adder
T_opt
!s110 1750058417
VBZVmi2B8UW>7F662=KEoA0
Z1 04 13 4 work tb_full_adder fast 0
=1-10683832300d-684fc5b1-26d-6300
Z2 o-quiet -auto_acc_if_foreign -work work
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.7c;67
R0
T_opt1
!s110 1750058682
V8o9RQI:NI@mc2W888`12V1
R1
=1-10683832300d-684fc6ba-180-5d80
o-quiet -auto_acc_if_foreign -work work +acc
R3
n@_opt1
R4
T_opt2
!s110 1750058397
VONf<1eZ@=C]]9`OGH^O1N3
04 10 4 work full_adder fast 0
=1-10683832300d-684fc59d-d4-4a34
R2
R3
n@_opt2
R4
R0
vfull_adder
!s110 1750058671
!i10b 1
!s100 Ajl0hcgeOeZm_NbOIl13R1
IJFR1YBaH[jL<>;aChUnC=3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder
w1749800086
8D:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/full_adder.v
FD:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/full_adder.v
L0 1
Z7 OL;L;10.7c;67
r1
!s85 0
31
!s108 1750058671.000000
!s107 D:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/full_adder.v|
!s90 -reportprogress|300|-work|work|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/full_adder.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vtb_full_adder
!s110 1750058673
!i10b 1
!s100 5UU_JJ3>JWH0O6E4j5i2I2
IYS`feMHWkPWLngS^1[oSN0
R5
R6
w1750058239
8D:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/tb_full_adder.v
FD:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/tb_full_adder.v
L0 1
R7
r1
!s85 0
31
!s108 1750058673.000000
!s107 D:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/tb_full_adder.v|
!s90 -reportprogress|300|-work|work|-L|mtiAvm|-L|mtiRnm|-L|mtiOvm|-L|mtiUvm|-L|mtiUPF|-L|infact|D:/VLSI FIRST/Combitional_Circuit/ADDER/Full_adder/tb_full_adder.v|
!i113 0
R8
R3
