{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 22:24:18 2013 " "Info: Processing started: Thu Apr 18 22:24:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercicio_1 -c Exercicio_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exercicio_1 -c Exercicio_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file exercicio_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio_1-XXX " "Info: Found design unit 1: exercicio_1-XXX" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Exercicio_1 " "Info: Found entity 1: Exercicio_1" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercicio_1 " "Info: Elaborating entity \"Exercicio_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_Reitor Exercicio_1.vhd(11) " "Warning (10631): VHDL Process Statement warning at Exercicio_1.vhd(11): inferring latch(es) for signal or variable \"S_Reitor\", which holds its previous value in one or more paths through the process" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_VReitor Exercicio_1.vhd(11) " "Warning (10631): VHDL Process Statement warning at Exercicio_1.vhd(11): inferring latch(es) for signal or variable \"S_VReitor\", which holds its previous value in one or more paths through the process" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_Assessor Exercicio_1.vhd(11) " "Warning (10631): VHDL Process Statement warning at Exercicio_1.vhd(11): inferring latch(es) for signal or variable \"S_Assessor\", which holds its previous value in one or more paths through the process" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S_Secretaria Exercicio_1.vhd(11) " "Warning (10631): VHDL Process Statement warning at Exercicio_1.vhd(11): inferring latch(es) for signal or variable \"S_Secretaria\", which holds its previous value in one or more paths through the process" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Secretaria Exercicio_1.vhd(11) " "Info (10041): Inferred latch for \"S_Secretaria\" at Exercicio_1.vhd(11)" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Assessor Exercicio_1.vhd(11) " "Info (10041): Inferred latch for \"S_Assessor\" at Exercicio_1.vhd(11)" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_VReitor Exercicio_1.vhd(11) " "Info (10041): Inferred latch for \"S_VReitor\" at Exercicio_1.vhd(11)" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S_Reitor Exercicio_1.vhd(11) " "Info (10041): Inferred latch for \"S_Reitor\" at Exercicio_1.vhd(11)" {  } { { "Exercicio_1.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Listas de Exercicios/Lista 5/Exercicio_1/Exercicio_1.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "7 " "Info: Implemented 7 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 22:24:19 2013 " "Info: Processing ended: Thu Apr 18 22:24:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
