<!-- Autogenerated by mlir-tblgen; don't manually edit -->
# 'aievec' Dialect

Types and operations for AIE vector dialect
[TOC]

## Type constraint definition

### scalar or vector 48/80 bit accumulator type

## Operation definition

### `aievec.add` (::xilinx::aievec::AddOp)

AIE vector add

Xilinx-specific advanced add operation that adds two 1-D vectors 
with lane selection. The vector sizes are at least 256 bits.
`$result = `$lhs + $rhs`.

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `xstart` | ::mlir::StringAttr | string attribute
| `xoffsets` | ::mlir::StringAttr | string attribute
| `xoffsets_hi` | ::mlir::StringAttr | string attribute
| `xsquare` | ::mlir::StringAttr | string attribute
| `zstart` | ::mlir::StringAttr | string attribute
| `zoffsets` | ::mlir::StringAttr | string attribute
| `zoffsets_hi` | ::mlir::StringAttr | string attribute
| `zsquare` | ::mlir::StringAttr | string attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `lhs` | vector of any type values
| `rhs` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.concat` (::xilinx::aievec::ConcatOp)

AIE concat

Xilinx-specific concat intrinsic. Concatenates two or more smaller
vectors into a bigger vector. The verifier confirms that all the
input vectors have the same number of lanes.
`$result = concat($sources[0], $sources[1], ...)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `sources` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.ext` (::xilinx::aievec::ExtOp)

AIE ext

Xilinx-specific vector extract intrinsic. Selects contiguous lanes from 
the source vector, and transfers the data from those lanes to the 
result. The lane selection is controlled by index.
`$result = ext($source, $index)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `index` | ::mlir::IntegerAttr | 8-bit signless integer attribute whose minimum value is 0 whose maximum value is 8

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.mac` (::xilinx::aievec::FMAOp)

AIE vector fused multiply-add

Xilinx-specific multiply-add operation. It multiplies two 1-D vectors,
and adds the result to an accumulator. The vector sizes are at least 
256 bits, and the left operand vector is at least twice the size of 
right operand vector. The lhs and rhs are 8/16/32 bits; the result
and acc are 48-bit or 80-bit accumulator. 
`$result = `$lhs * $rhs + $acc`.
Note: the same operator can be used as fmsub operator by setting the 
'fmsub' bool to true.

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `xstart` | ::mlir::StringAttr | string attribute
| `xoffsets` | ::mlir::StringAttr | string attribute
| `xoffsets_hi` | ::mlir::StringAttr | string attribute
| `xstep` | ::mlir::StringAttr | string attribute
| `xsquare` | ::mlir::StringAttr | string attribute
| `zstart` | ::mlir::StringAttr | string attribute
| `zoffsets` | ::mlir::StringAttr | string attribute
| `zoffsets_hi` | ::mlir::StringAttr | string attribute
| `zstep` | ::mlir::StringAttr | string attribute
| `zsquare` | ::mlir::StringAttr | string attribute
| `fmsub` | ::mlir::BoolAttr | bool attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `lhs` | vector of any type values
| `rhs` | vector of any type values
| `acc` | scalar or vector 48/80 bit accumulator type

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | scalar or vector 48/80 bit accumulator type

### `aievec.mul` (::xilinx::aievec::MulOp)

AIE vector multiply

Xilinx-specific multiply operation that multiplies two 1-D vectors.
The vector sizes are at least 256 bits, and the left operand vector 
is at least twice the size of right operand vector. The lhs and rhs 
are 8/16/32 bits, and result is a 48-bit or 80-bit accumulator. 
`$result = `$lhs * $rhs`.

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `xstart` | ::mlir::StringAttr | string attribute
| `xoffsets` | ::mlir::StringAttr | string attribute
| `xoffsets_hi` | ::mlir::StringAttr | string attribute
| `xstep` | ::mlir::StringAttr | string attribute
| `xsquare` | ::mlir::StringAttr | string attribute
| `zstart` | ::mlir::StringAttr | string attribute
| `zoffsets` | ::mlir::StringAttr | string attribute
| `zoffsets_hi` | ::mlir::StringAttr | string attribute
| `zstep` | ::mlir::StringAttr | string attribute
| `zsquare` | ::mlir::StringAttr | string attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `lhs` | vector of any type values
| `rhs` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | scalar or vector 48/80 bit accumulator type

### `aievec.pack` (::xilinx::aievec::PackOp)

AIE pack

Xilinx-specific pack intrinsic. Pack a vector of 16-bit values into
a vector of 8-bit values.
`$result = pack($source)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.srs` (::xilinx::aievec::SRSOp)

AIE srs

Xilinx-specific shift-round-saturate intrinsic. Moves values from 
accumulator data type to AIE vector data types. The adjustment in 
precision is controlled by the shift parameter.
`$result = srs($source, $shift)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `shift` | ::mlir::IntegerAttr | 8-bit signless integer attribute whose value is non-negative

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | scalar or vector 48/80 bit accumulator type

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.select` (::xilinx::aievec::SelectOp)

AIE vector lane selection

Xilinx-specific vector lane selection operation. It selects between the
first set of lanes or the second one according to the value in 'select'. 
If the bit in select is 0(1), it returns the value in the first(second) 
set of lanes.
`$result = `select32($select, $xbuff, $xstart, $xoffsets, $ystart, $yoffsets)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `select` | ::mlir::StringAttr | string attribute
| `xstart` | ::mlir::StringAttr | string attribute
| `xoffsets` | ::mlir::StringAttr | string attribute
| `xoffsets_hi` | ::mlir::StringAttr | string attribute
| `xsquare` | ::mlir::StringAttr | string attribute
| `ystart` | ::mlir::StringAttr | string attribute
| `yoffsets` | ::mlir::StringAttr | string attribute
| `yoffsets_hi` | ::mlir::StringAttr | string attribute
| `ysquare` | ::mlir::StringAttr | string attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `xbuff` | vector of any type values
| `ybuff` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.sub` (::xilinx::aievec::SubOp)

AIE vector subtract

Xilinx-specific advanced sub operation that subtracts two 1-D vectors 
with lane selection. The vector sizes are at least 256 bits.
`$result = `$lhs - $rhs`.

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `xstart` | ::mlir::StringAttr | string attribute
| `xoffsets` | ::mlir::StringAttr | string attribute
| `xoffsets_hi` | ::mlir::StringAttr | string attribute
| `xsquare` | ::mlir::StringAttr | string attribute
| `zstart` | ::mlir::StringAttr | string attribute
| `zoffsets` | ::mlir::StringAttr | string attribute
| `zoffsets_hi` | ::mlir::StringAttr | string attribute
| `zsquare` | ::mlir::StringAttr | string attribute

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `lhs` | vector of any type values
| `rhs` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.upd` (::xilinx::aievec::UPDOp)

AIE upd

Xilinx-specific update intrinsic. General upd intrinsic updates contiguous
lanes of the result vector from a smaller source vector. This form of 
upd intrinsic combines the load of data from memory into a vector 
register, and then updating the lanes of the result vector using it. 
`$result = upd($source[$indices], $offset, $index)`

Traits: AttrSizedOperandSegments

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `offset` | ::mlir::IntegerAttr | 32-bit signed integer attribute
| `index` | ::mlir::IntegerAttr | 8-bit signless integer attribute whose minimum value is 0 whose maximum value is 1

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | shaped of any type values
| `indices` | index
| `vector` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

### `aievec.ups` (::xilinx::aievec::UPSOp)

AIE ups

Xilinx-specific upshift intrinsic. Moves data from AIE vector data type
to accumulator data type. The adjustment in precision is controlled by
the shift parameter.
`$result = ups($source, $shift)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Attributes:

| Attribute | MLIR Type | Description |
| :-------: | :-------: | ----------- |
| `shift` | ::mlir::IntegerAttr | 8-bit signless integer attribute whose value is non-negative

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | scalar or vector 48/80 bit accumulator type

### `aievec.unpack` (::xilinx::aievec::UnpackOp)

AIE unpack

Xilinx-specific unpack intrinsic. Unpack a vector of 8-bit values into
a vector of 16-bit values.
`$result = unpack($source)`

Interfaces: NoSideEffect (MemoryEffectOpInterface)

Effects: MemoryEffects::Effect{}

#### Operands:

| Operand | Description |
| :-----: | ----------- |
| `source` | vector of any type values

#### Results:

| Result | Description |
| :----: | ----------- |
| `result` | vector of any type values

## Type definition

### AccType

scalar or vector 48/80 bit accumulator type


#### Parameters:

| Parameter | C++ type | Description |
| :-------: | :-------: | ----------- |
| lanes | `int32_t` |  |
| valueType | `Type` |  |

