# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CSR - Lab3 - Part42.srcs/sources_1/new/controllerVHDL.vhd" \
"../../../../CSR - Lab3 - Part42.srcs/sim_1/new/sim.vhd" \

# Do not sort compile order
nosort
