

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Fri May 10 14:39:35 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D3
    * Solution:       comb_13 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |            Modules            | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |             |     |
    |            & Loops            | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT     | URAM|
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+
    |+ test                         |     -|  0.00|       85|  850.000|         -|       86|     -|        no|  4 (~0%)|  940 (37%)|  13289 (2%)|  33055 (12%)|    -|
    | + test_Pipeline_ARRAY_1_READ  |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_1_READ               |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ  |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|   524 (~0%)|     74 (~0%)|    -|
    |  o ARRAY_2_READ               |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE   |     -|  0.00|       18|  180.000|         -|       18|     -|        no|        -|          -|    37 (~0%)|    139 (~0%)|    -|
    |  o ARRAY_WRITE                |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|        -|          -|           -|            -|    -|
    +-------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
| arg2     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 16     | 32    | ARRAY_1_READ | d3.cpp:24:2   |
| m_axi_mem    | read      | 16     | 32    | ARRAY_2_READ | d3.cpp:31:2   |
| m_axi_mem    | write     | 16     | 32    | ARRAY_WRITE  | d3.cpp:126:2  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d3.cpp:26:15    | read      | Widen Fail   |        | ARRAY_1_READ | d3.cpp:24:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d3.cpp:26:15    | read      | Inferred     | 16     | ARRAY_1_READ | d3.cpp:24:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d3.cpp:33:15    | read      | Widen Fail   |        | ARRAY_2_READ | d3.cpp:31:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d3.cpp:33:15    | read      | Inferred     | 16     | ARRAY_2_READ | d3.cpp:31:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d3.cpp:128:11   | write     | Widen Fail   |        | ARRAY_WRITE  | d3.cpp:126:2  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d3.cpp:128:11   | write     | Inferred     | 16     | ARRAY_WRITE  | d3.cpp:126:2  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                          | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-------------------------------+-----+--------+--------------+-----+--------+---------+
| + test                        | 940 |        |              |     |        |         |
|   mul_32ns_32ns_64_1_1_U68    | 4   |        | mul_ln53     | mul | auto   | 0       |
|   add_ln53_fu_1492_p2         | -   |        | add_ln53     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U261   | 4   |        | mul_ln53_1   | mul | auto   | 0       |
|   add_ln73_fu_1557_p2         | -   |        | add_ln73     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U262   | 4   |        | mul_ln73     | mul | auto   | 0       |
|   add_ln78_fu_1575_p2         | -   |        | add_ln78     | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U284   | 4   |        | mul_ln78     | mul | auto   | 0       |
|   add_ln73_1_fu_1643_p2       | -   |        | add_ln73_1   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U263   | 4   |        | mul_ln73_1   | mul | auto   | 0       |
|   add_ln78_1_fu_1659_p2       | -   |        | add_ln78_1   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U285   | 4   |        | mul_ln78_1   | mul | auto   | 0       |
|   add_ln73_2_fu_1723_p2       | -   |        | add_ln73_2   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U264   | 4   |        | mul_ln73_2   | mul | auto   | 0       |
|   add_ln78_2_fu_1739_p2       | -   |        | add_ln78_2   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U286   | 4   |        | mul_ln78_2   | mul | auto   | 0       |
|   add_ln73_3_fu_1801_p2       | -   |        | add_ln73_3   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U265   | 4   |        | mul_ln73_3   | mul | auto   | 0       |
|   add_ln78_3_fu_1817_p2       | -   |        | add_ln78_3   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U287   | 4   |        | mul_ln78_3   | mul | auto   | 0       |
|   add_ln73_4_fu_1873_p2       | -   |        | add_ln73_4   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U266   | 4   |        | mul_ln73_4   | mul | auto   | 0       |
|   add_ln78_4_fu_1889_p2       | -   |        | add_ln78_4   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U288   | 4   |        | mul_ln78_4   | mul | auto   | 0       |
|   add_ln73_5_fu_1942_p2       | -   |        | add_ln73_5   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U267   | 4   |        | mul_ln73_5   | mul | auto   | 0       |
|   add_ln78_5_fu_1958_p2       | -   |        | add_ln78_5   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U289   | 4   |        | mul_ln78_5   | mul | auto   | 0       |
|   add_ln73_6_fu_2009_p2       | -   |        | add_ln73_6   | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U268   | 4   |        | mul_ln73_6   | mul | auto   | 0       |
|   add_ln78_6_fu_2025_p2       | -   |        | add_ln78_6   | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U290   | 4   |        | mul_ln78_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U69    | 4   |        | mul_ln84     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U70    | 4   |        | mul_ln53_2   | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U269   | 4   |        | mul_ln53_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U71    | 4   |        | mul_ln72     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U72    | 4   |        | mul_ln72_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U73    | 4   |        | mul_ln72_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U74    | 4   |        | mul_ln73_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U75    | 4   |        | mul_ln72_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U76    | 4   |        | mul_ln73_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U77    | 4   |        | mul_ln72_4   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U57    | 4   |        | mul_ln73_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U78    | 4   |        | mul_ln72_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U79    | 4   |        | mul_ln73_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U80    | 4   |        | mul_ln72_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U81    | 4   |        | mul_ln73_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U82    | 4   |        | mul_ln84_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U83    | 4   |        | mul_ln84_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U84    | 4   |        | mul_ln84_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U85    | 4   |        | mul_ln84_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U86    | 4   |        | mul_ln84_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U87    | 4   |        | mul_ln53_4   | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U270   | 4   |        | mul_ln53_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U88    | 4   |        | mul_ln72_7   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U58    | 4   |        | mul_ln73_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U89    | 4   |        | mul_ln72_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U90    | 4   |        | mul_ln72_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U91    | 4   |        | mul_ln72_10  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U59    | 4   |        | mul_ln73_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U92    | 4   |        | mul_ln72_11  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U60    | 4   |        | mul_ln73_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U93    | 4   |        | mul_ln72_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U94    | 4   |        | mul_ln73_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U95    | 4   |        | mul_ln72_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U96    | 4   |        | mul_ln73_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U97    | 4   |        | mul_ln84_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U98    | 4   |        | mul_ln84_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U99    | 4   |        | mul_ln84_8   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U100   | 4   |        | mul_ln84_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U101   | 4   |        | mul_ln53_6   | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U271   | 4   |        | mul_ln53_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U102   | 4   |        | mul_ln72_14  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U61    | 4   |        | mul_ln73_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U103   | 4   |        | mul_ln72_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U104   | 4   |        | mul_ln72_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U105   | 4   |        | mul_ln72_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U106   | 4   |        | mul_ln72_18  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U62    | 4   |        | mul_ln73_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U107   | 4   |        | mul_ln72_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U108   | 4   |        | mul_ln73_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U109   | 4   |        | mul_ln72_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U110   | 4   |        | mul_ln73_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U111   | 4   |        | mul_ln84_10  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U112   | 4   |        | mul_ln84_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U113   | 4   |        | mul_ln84_12  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U114   | 4   |        | mul_ln53_8   | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U272   | 4   |        | mul_ln53_9   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U115   | 4   |        | mul_ln72_21  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U63    | 4   |        | mul_ln73_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U116   | 4   |        | mul_ln72_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U117   | 4   |        | mul_ln72_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U118   | 4   |        | mul_ln72_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U119   | 4   |        | mul_ln72_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U120   | 4   |        | mul_ln72_26  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U64    | 4   |        | mul_ln73_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U121   | 4   |        | mul_ln72_27  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U122   | 4   |        | mul_ln73_23  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U123   | 4   |        | mul_ln84_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U124   | 4   |        | mul_ln84_14  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U125   | 4   |        | mul_ln84_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U126   | 4   |        | mul_ln53_10  | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U273   | 4   |        | mul_ln53_11  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127   | 4   |        | mul_ln72_28  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U65    | 4   |        | mul_ln73_24  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128   | 4   |        | mul_ln72_29  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129   | 4   |        | mul_ln72_30  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130   | 4   |        | mul_ln72_31  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U131   | 4   |        | mul_ln72_32  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132   | 4   |        | mul_ln72_33  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133   | 4   |        | mul_ln72_34  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U66    | 4   |        | mul_ln73_25  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134   | 4   |        | mul_ln84_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U135   | 4   |        | mul_ln84_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U136   | 4   |        | mul_ln53_12  | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U274   | 4   |        | mul_ln53_13  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U137   | 4   |        | mul_ln72_35  | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U67    | 4   |        | mul_ln73_26  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U138   | 4   |        | mul_ln72_36  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U139   | 4   |        | mul_ln72_37  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U140   | 4   |        | mul_ln72_38  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U141   | 4   |        | mul_ln72_39  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U142   | 4   |        | mul_ln72_40  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U143   | 4   |        | mul_ln72_41  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U144   | 4   |        | mul_ln84_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U145   | 4   |        | mul_ln53_14  | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U275   | 4   |        | mul_ln53_15  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U146   | 4   |        | mul_ln72_42  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U147   | 4   |        | mul_ln72_43  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U148   | 4   |        | mul_ln72_44  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U149   | 4   |        | mul_ln72_45  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U150   | 4   |        | mul_ln72_46  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U151   | 4   |        | mul_ln72_47  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U152   | 4   |        | mul_ln72_48  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U153   | 4   |        | mul_ln84_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U154   | 4   |        | mul_ln53_16  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U155   | 4   |        | mul_ln72_49  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U156   | 4   |        | mul_ln72_50  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U157   | 4   |        | mul_ln72_51  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U158   | 4   |        | mul_ln72_52  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U159   | 4   |        | mul_ln72_53  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U160   | 4   |        | mul_ln72_54  | mul | auto   | 0       |
|   tmp2_fu_2412_p2             | -   |        | tmp2         | add | fabric | 0       |
|   add_ln72_2_fu_2454_p2       | -   |        | add_ln72_2   | add | fabric | 0       |
|   add_ln72_4_fu_2460_p2       | -   |        | add_ln72_4   | add | fabric | 0       |
|   add_ln72_6_fu_4598_p2       | -   |        | add_ln72_6   | add | fabric | 0       |
|   add_ln72_8_fu_2478_p2       | -   |        | add_ln72_8   | add | fabric | 0       |
|   add_ln72_9_fu_2484_p2       | -   |        | add_ln72_9   | add | fabric | 0       |
|   add_ln72_11_fu_2498_p2      | -   |        | add_ln72_11  | add | fabric | 0       |
|   add_ln72_12_fu_2504_p2      | -   |        | add_ln72_12  | add | fabric | 0       |
|   add_ln72_13_fu_2518_p2      | -   |        | add_ln72_13  | add | fabric | 0       |
|   add_ln72_15_fu_2524_p2      | -   |        | add_ln72_15  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U161   | 4   |        | mul_ln53_17  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U162   | 4   |        | mul_ln53_18  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U163   | 4   |        | mul_ln53_19  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U164   | 4   |        | mul_ln53_20  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U165   | 4   |        | mul_ln53_21  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U166   | 4   |        | mul_ln53_22  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U167   | 4   |        | mul_ln91     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U168   | 4   |        | mul_ln91_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U68    | 4   |        | mul_ln91_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U169   | 4   |        | mul_ln91_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U170   | 4   |        | mul_ln92     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U171   | 4   |        | mul_ln92_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U172   | 4   |        | mul_ln92_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U173   | 4   |        | mul_ln92_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U174   | 4   |        | mul_ln92_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U175   | 4   |        | mul_ln92_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U176   | 4   |        | mul_ln92_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U177   | 4   |        | mul_ln92_7   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U178   | 4   |        | mul_ln93     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U179   | 4   |        | mul_ln93_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U180   | 4   |        | mul_ln93_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U181   | 4   |        | mul_ln93_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U182   | 4   |        | mul_ln93_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U183   | 4   |        | mul_ln93_5   | mul | auto   | 0       |
|   tmp367_fu_2546_p2           | -   |        | tmp367       | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U276   | 4   |        | tmp69        | mul | auto   | 0       |
|   add_ln93_fu_2560_p2         | -   |        | add_ln93     | add | fabric | 0       |
|   add_ln93_1_fu_4655_p2       | -   |        | add_ln93_1   | add | fabric | 0       |
|   add_ln93_2_fu_4663_p2       | -   |        | add_ln93_2   | add | fabric | 0       |
|   add_ln93_3_fu_2570_p2       | -   |        | add_ln93_3   | add | fabric | 0       |
|   add_ln93_4_fu_2576_p2       | -   |        | add_ln93_4   | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U245   | 4   |        | mul_ln93_6   | mul | auto   | 0       |
|   add_ln93_5_fu_2589_p2       | -   |        | add_ln93_5   | add | fabric | 0       |
|   add_ln93_6_fu_2603_p2       | -   |        | add_ln93_6   | add | fabric | 0       |
|   add_ln93_8_fu_2609_p2       | -   |        | add_ln93_8   | add | fabric | 0       |
|   add_ln93_10_fu_2615_p2      | -   |        | add_ln93_10  | add | fabric | 0       |
|   add_ln93_14_fu_2641_p2      | -   |        | add_ln93_14  | add | fabric | 0       |
|   add_ln93_17_fu_2667_p2      | -   |        | add_ln93_17  | add | fabric | 0       |
|   add_ln93_19_fu_2673_p2      | -   |        | add_ln93_19  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U184   | 4   |        | mul_ln94     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U185   | 4   |        | mul_ln94_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U186   | 4   |        | mul_ln94_2   | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U277   | 4   |        | tmp71        | mul | auto   | 0       |
|   add_ln94_fu_2699_p2         | -   |        | add_ln94     | add | fabric | 0       |
|   add_ln94_1_fu_2705_p2       | -   |        | add_ln94_1   | add | fabric | 0       |
|   add_ln94_2_fu_4707_p2       | -   |        | add_ln94_2   | add | fabric | 0       |
|   add_ln94_3_fu_2719_p2       | -   |        | add_ln94_3   | add | fabric | 0       |
|   add_ln94_6_fu_2745_p2       | -   |        | add_ln94_6   | add | fabric | 0       |
|   add_ln94_7_fu_4711_p2       | -   |        | add_ln94_7   | add | fabric | 0       |
|   add_ln94_8_fu_2751_p2       | -   |        | add_ln94_8   | add | fabric | 0       |
|   add_ln94_11_fu_2763_p2      | -   |        | add_ln94_11  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U246   | 4   |        | mul_ln94_3   | mul | auto   | 0       |
|   add_ln94_13_fu_2784_p2      | -   |        | add_ln94_13  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U247   | 4   |        | mul_ln94_4   | mul | auto   | 0       |
|   add_ln94_14_fu_2799_p2      | -   |        | add_ln94_14  | add | fabric | 0       |
|   add_ln94_17_fu_4720_p2      | -   |        | add_ln94_17  | add | fabric | 0       |
|   add_ln94_19_fu_4729_p2      | -   |        | add_ln94_19  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U187   | 4   |        | mul_ln95     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U188   | 4   |        | mul_ln95_1   | mul | auto   | 0       |
|   tmp119_fu_2831_p2           | -   |        | tmp119       | add | fabric | 0       |
|   add_ln95_fu_2843_p2         | -   |        | add_ln95     | add | fabric | 0       |
|   add_ln95_1_fu_2849_p2       | -   |        | add_ln95_1   | add | fabric | 0       |
|   add_ln95_4_fu_2863_p2       | -   |        | add_ln95_4   | add | fabric | 0       |
|   add_ln95_5_fu_2869_p2       | -   |        | add_ln95_5   | add | fabric | 0       |
|   add_ln95_6_fu_2883_p2       | -   |        | add_ln95_6   | add | fabric | 0       |
|   add_ln95_8_fu_2889_p2       | -   |        | add_ln95_8   | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U248   | 4   |        | mul_ln95_2   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U249   | 4   |        | mul_ln95_3   | mul | auto   | 0       |
|   add_ln95_12_fu_2907_p2      | -   |        | add_ln95_12  | add | fabric | 0       |
|   add_ln95_15_fu_4759_p2      | -   |        | add_ln95_15  | add | fabric | 0       |
|   add_ln95_17_fu_4768_p2      | -   |        | add_ln95_17  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U189   | 4   |        | mul_ln96     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U190   | 4   |        | mul_ln96_1   | mul | auto   | 0       |
|   add_ln96_1_fu_2961_p2       | -   |        | add_ln96_1   | add | fabric | 0       |
|   add_ln96_2_fu_2967_p2       | -   |        | add_ln96_2   | add | fabric | 0       |
|   add_ln96_4_fu_2981_p2       | -   |        | add_ln96_4   | add | fabric | 0       |
|   add_ln96_5_fu_2987_p2       | -   |        | add_ln96_5   | add | fabric | 0       |
|   add_ln96_6_fu_3001_p2       | -   |        | add_ln96_6   | add | fabric | 0       |
|   add_ln96_7_fu_4795_p2       | -   |        | add_ln96_7   | add | fabric | 0       |
|   add_ln96_8_fu_3007_p2       | -   |        | add_ln96_8   | add | fabric | 0       |
|   add_ln96_10_fu_3013_p2      | -   |        | add_ln96_10  | add | fabric | 0       |
|   add_ln96_11_fu_3019_p2      | -   |        | add_ln96_11  | add | fabric | 0       |
|   add_ln96_13_fu_3033_p2      | -   |        | add_ln96_13  | add | fabric | 0       |
|   add_ln96_14_fu_3039_p2      | -   |        | add_ln96_14  | add | fabric | 0       |
|   add_ln96_15_fu_3053_p2      | -   |        | add_ln96_15  | add | fabric | 0       |
|   add_ln96_17_fu_3059_p2      | -   |        | add_ln96_17  | add | fabric | 0       |
|   add_ln97_fu_3069_p2         | -   |        | add_ln97     | add | fabric | 0       |
|   add_ln97_1_fu_3075_p2       | -   |        | add_ln97_1   | add | fabric | 0       |
|   add_ln97_2_fu_3089_p2       | -   |        | add_ln97_2   | add | fabric | 0       |
|   add_ln97_3_fu_3095_p2       | -   |        | add_ln97_3   | add | fabric | 0       |
|   add_ln97_4_fu_3101_p2       | -   |        | add_ln97_4   | add | fabric | 0       |
|   add_ln97_5_fu_3115_p2       | -   |        | add_ln97_5   | add | fabric | 0       |
|   add_ln97_6_fu_3121_p2       | -   |        | add_ln97_6   | add | fabric | 0       |
|   add_ln97_7_fu_3127_p2       | -   |        | add_ln97_7   | add | fabric | 0       |
|   add_ln97_9_fu_3133_p2       | -   |        | add_ln97_9   | add | fabric | 0       |
|   add_ln97_10_fu_3139_p2      | -   |        | add_ln97_10  | add | fabric | 0       |
|   add_ln97_12_fu_3153_p2      | -   |        | add_ln97_12  | add | fabric | 0       |
|   add_ln97_13_fu_3159_p2      | -   |        | add_ln97_13  | add | fabric | 0       |
|   add_ln97_14_fu_3173_p2      | -   |        | add_ln97_14  | add | fabric | 0       |
|   add_ln97_16_fu_3179_p2      | -   |        | add_ln97_16  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U191   | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U192   | 4   |        | mul_ln98_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U193   | 4   |        | mul_ln98_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U194   | 4   |        | mul_ln98_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U195   | 4   |        | mul_ln98_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U196   | 4   |        | mul_ln98_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U197   | 4   |        | mul_ln98_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U198   | 4   |        | mul_ln98_7   | mul | auto   | 0       |
|   add_ln98_fu_3185_p2         | -   |        | add_ln98     | add | fabric | 0       |
|   add_ln98_1_fu_3191_p2       | -   |        | add_ln98_1   | add | fabric | 0       |
|   add_ln98_2_fu_3205_p2       | -   |        | add_ln98_2   | add | fabric | 0       |
|   add_ln98_3_fu_3211_p2       | -   |        | add_ln98_3   | add | fabric | 0       |
|   add_ln98_4_fu_3217_p2       | -   |        | add_ln98_4   | add | fabric | 0       |
|   add_ln98_5_fu_3231_p2       | -   |        | add_ln98_5   | add | fabric | 0       |
|   add_ln98_6_fu_3237_p2       | -   |        | add_ln98_6   | add | fabric | 0       |
|   add_ln98_7_fu_3243_p2       | -   |        | add_ln98_7   | add | fabric | 0       |
|   add_ln98_9_fu_3249_p2       | -   |        | add_ln98_9   | add | fabric | 0       |
|   add_ln98_10_fu_3255_p2      | -   |        | add_ln98_10  | add | fabric | 0       |
|   add_ln98_12_fu_3269_p2      | -   |        | add_ln98_12  | add | fabric | 0       |
|   add_ln98_13_fu_3275_p2      | -   |        | add_ln98_13  | add | fabric | 0       |
|   add_ln98_14_fu_3289_p2      | -   |        | add_ln98_14  | add | fabric | 0       |
|   add_ln98_16_fu_3295_p2      | -   |        | add_ln98_16  | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U199   | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U200   | 4   |        | mul_ln99_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U201   | 4   |        | mul_ln99_2   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U202   | 4   |        | mul_ln99_3   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U203   | 4   |        | mul_ln99_4   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U204   | 4   |        | mul_ln99_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U205   | 4   |        | mul_ln99_6   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U206   | 4   |        | mul_ln100    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U207   | 4   |        | mul_ln100_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U208   | 4   |        | mul_ln100_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U209   | 4   |        | mul_ln100_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U210   | 4   |        | mul_ln100_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U211   | 4   |        | mul_ln100_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U212   | 4   |        | mul_ln101    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U213   | 4   |        | mul_ln101_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U214   | 4   |        | mul_ln101_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U215   | 4   |        | mul_ln101_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U216   | 4   |        | mul_ln101_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U217   | 4   |        | mul_ln102    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U218   | 4   |        | mul_ln102_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U219   | 4   |        | mul_ln102_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U220   | 4   |        | mul_ln102_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U221   | 4   |        | mul_ln103    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U222   | 4   |        | mul_ln103_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U223   | 4   |        | mul_ln103_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U224   | 4   |        | mul_ln104    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U225   | 4   |        | mul_ln104_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U226   | 4   |        | mul_ln105    | mul | auto   | 0       |
|   mul_33ns_32ns_64_1_1_U278   | 4   |        | mul_ln73_27  | mul | auto   | 0       |
|   add_ln105_fu_3301_p2        | -   |        | add_ln105    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U250   | 4   |        | mul_ln105_1  | mul | auto   | 0       |
|   add_ln105_1_fu_3314_p2      | -   |        | add_ln105_1  | add | fabric | 0       |
|   add_ln105_4_fu_3332_p2      | -   |        | add_ln105_4  | add | fabric | 0       |
|   add_ln105_10_fu_3362_p2     | -   |        | add_ln105_10 | add | fabric | 0       |
|   add_ln105_18_fu_3420_p2     | -   |        | add_ln105_18 | add | fabric | 0       |
|   add_ln105_20_fu_3432_p2     | -   |        | add_ln105_20 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U227   | 4   |        | mul_ln107    | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U228   | 4   |        | mul_ln107_1  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U229   | 4   |        | mul_ln107_2  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U230   | 4   |        | mul_ln107_3  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U231   | 4   |        | mul_ln107_4  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U232   | 4   |        | mul_ln107_5  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U233   | 4   |        | mul_ln107_6  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U234   | 4   |        | mul_ln107_7  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U235   | 4   |        | mul_ln107_8  | mul | auto   | 0       |
|   add_ln107_3_fu_3516_p2      | -   |        | add_ln107_3  | add | fabric | 0       |
|   add_ln107_4_fu_3526_p2      | -   |        | add_ln107_4  | add | fabric | 0       |
|   add_ln107_5_fu_3532_p2      | -   |        | add_ln107_5  | add | fabric | 0       |
|   add_ln107_6_fu_3542_p2      | -   |        | add_ln107_6  | add | fabric | 0       |
|   add_ln107_44_fu_5028_p2     | -   |        | add_ln107_44 | add | fabric | 0       |
|   add_ln107_7_fu_5032_p2      | -   |        | add_ln107_7  | add | fabric | 0       |
|   add_ln107_8_fu_3548_p2      | -   |        | add_ln107_8  | add | fabric | 0       |
|   add_ln107_9_fu_3558_p2      | -   |        | add_ln107_9  | add | fabric | 0       |
|   add_ln107_13_fu_5065_p2     | -   |        | add_ln107_13 | add | fabric | 0       |
|   add_ln107_35_fu_5079_p2     | -   |        | add_ln107_35 | add | fabric | 0       |
|   add_ln107_11_fu_5085_p2     | -   |        | add_ln107_11 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U69    | 4   |        | mul_ln107_9  | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U236   | 4   |        | mul_ln107_10 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U237   | 4   |        | mul_ln107_11 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U238   | 4   |        | mul_ln107_12 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U239   | 4   |        | mul_ln107_13 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U240   | 4   |        | mul_ln107_14 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U241   | 4   |        | mul_ln107_15 | mul | auto   | 0       |
|   add_ln107_14_fu_3612_p2     | -   |        | add_ln107_14 | add | fabric | 0       |
|   add_ln107_15_fu_3622_p2     | -   |        | add_ln107_15 | add | fabric | 0       |
|   add_ln107_16_fu_3632_p2     | -   |        | add_ln107_16 | add | fabric | 0       |
|   add_ln107_17_fu_3638_p2     | -   |        | add_ln107_17 | add | fabric | 0       |
|   add_ln107_18_fu_5127_p2     | -   |        | add_ln107_18 | add | fabric | 0       |
|   add_ln107_20_fu_5137_p2     | -   |        | add_ln107_20 | add | fabric | 0       |
|   add_ln107_21_fu_5838_p2     | -   |        | add_ln107_21 | add | fabric | 0       |
|   add_ln107_19_fu_5848_p2     | -   |        | add_ln107_19 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U70    | 4   |        | mul_ln107_16 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U71    | 4   |        | mul_ln107_17 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U242   | 4   |        | mul_ln107_18 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U243   | 4   |        | mul_ln107_19 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U244   | 4   |        | mul_ln107_20 | mul | auto   | 0       |
|   add_ln107_22_fu_3668_p2     | -   |        | add_ln107_22 | add | fabric | 0       |
|   add_ln107_23_fu_3678_p2     | -   |        | add_ln107_23 | add | fabric | 0       |
|   add_ln107_24_fu_5159_p2     | -   |        | add_ln107_24 | add | fabric | 0       |
|   add_ln107_26_fu_5887_p2     | -   |        | add_ln107_26 | add | fabric | 0       |
|   add_ln107_45_fu_5897_p2     | -   |        | add_ln107_45 | add | fabric | 0       |
|   add_ln107_27_fu_5902_p2     | -   |        | add_ln107_27 | add | fabric | 0       |
|   add_ln107_43_fu_5916_p2     | -   |        | add_ln107_43 | add | fabric | 0       |
|   add_ln107_25_fu_5921_p2     | -   |        | add_ln107_25 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U72    | 4   |        | mul_ln107_21 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U73    | 4   |        | mul_ln107_22 | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U74    | 4   |        | mul_ln107_23 | mul | auto   | 0       |
|   add_ln107_30_fu_5191_p2     | -   |        | add_ln107_30 | add | fabric | 0       |
|   add_ln107_36_fu_5954_p2     | -   |        | add_ln107_36 | add | fabric | 0       |
|   add_ln107_37_fu_6077_p2     | -   |        | add_ln107_37 | add | fabric | 0       |
|   add_ln107_29_fu_6087_p2     | -   |        | add_ln107_29 | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U75    | 4   |        | mul_ln107_24 | mul | auto   | 0       |
|   add_ln107_39_fu_6127_p2     | -   |        | add_ln107_39 | add | fabric | 0       |
|   add_ln107_31_fu_6137_p2     | -   |        | add_ln107_31 | add | fabric | 0       |
|   tmp72_fu_3688_p2            | -   |        | tmp72        | add | fabric | 0       |
|   mul_34ns_32ns_64_1_1_U291   | 4   |        | tmp73        | mul | auto   | 0       |
|   add_ln92_1_fu_3705_p2       | -   |        | add_ln92_1   | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U251   | 4   |        | mul_ln92_8   | mul | auto   | 0       |
|   add_ln92_3_fu_3722_p2       | -   |        | add_ln92_3   | add | fabric | 0       |
|   add_ln92_9_fu_3770_p2       | -   |        | add_ln92_9   | add | fabric | 0       |
|   add_ln92_13_fu_3796_p2      | -   |        | add_ln92_13  | add | fabric | 0       |
|   add_ln92_16_fu_3822_p2      | -   |        | add_ln92_16  | add | fabric | 0       |
|   add_ln92_18_fu_3828_p2      | -   |        | add_ln92_18  | add | fabric | 0       |
|   add_ln72_21_fu_3840_p2      | -   |        | add_ln72_21  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U252   | 4   |        | mul_ln91_4   | mul | auto   | 0       |
|   add_ln91_2_fu_3858_p2       | -   |        | add_ln91_2   | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U253   | 4   |        | mul_ln91_5   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U254   | 4   |        | mul_ln91_6   | mul | auto   | 0       |
|   add_ln91_3_fu_3871_p2       | -   |        | add_ln91_3   | add | fabric | 0       |
|   add_ln91_4_fu_5219_p2       | -   |        | add_ln91_4   | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U255   | 4   |        | mul_ln91_7   | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U245   | 4   |        | mul_ln91_8   | mul | auto   | 0       |
|   add_ln91_7_fu_3897_p2       | -   |        | add_ln91_7   | add | fabric | 0       |
|   add_ln91_10_fu_5238_p2      | -   |        | add_ln91_10  | add | fabric | 0       |
|   add_ln91_11_fu_5243_p2      | -   |        | add_ln91_11  | add | fabric | 0       |
|   add_ln91_12_fu_5247_p2      | -   |        | add_ln91_12  | add | fabric | 0       |
|   add_ln107_34_fu_6236_p2     | -   |        | add_ln107_34 | add | fabric | 0       |
|   out1_w_fu_6306_p2           | -   |        | out1_w       | add | fabric | 0       |
|   add_ln108_fu_6315_p2        | -   |        | add_ln108    | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U279   | 4   |        | mul_ln73_28  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U256   | 4   |        | mul_ln104_2  | mul | auto   | 0       |
|   add_ln104_fu_3907_p2        | -   |        | add_ln104    | add | fabric | 0       |
|   add_ln104_3_fu_3925_p2      | -   |        | add_ln104_3  | add | fabric | 0       |
|   add_ln104_9_fu_3955_p2      | -   |        | add_ln104_9  | add | fabric | 0       |
|   add_ln104_13_fu_3981_p2     | -   |        | add_ln104_13 | add | fabric | 0       |
|   add_ln104_16_fu_4007_p2     | -   |        | add_ln104_16 | add | fabric | 0       |
|   add_ln104_18_fu_4013_p2     | -   |        | add_ln104_18 | add | fabric | 0       |
|   out1_w_1_fu_6336_p2         | -   |        | out1_w_1     | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U280   | 4   |        | mul_ln73_29  | mul | auto   | 0       |
|   add_ln103_fu_4019_p2        | -   |        | add_ln103    | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U257   | 4   |        | mul_ln103_3  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U258   | 4   |        | mul_ln103_4  | mul | auto   | 0       |
|   add_ln103_1_fu_4031_p2      | -   |        | add_ln103_1  | add | fabric | 0       |
|   add_ln103_2_fu_4037_p2      | -   |        | add_ln103_2  | add | fabric | 0       |
|   mul_32ns_33ns_64_1_1_U259   | 4   |        | mul_ln103_5  | mul | auto   | 0       |
|   add_ln103_3_fu_4043_p2      | -   |        | add_ln103_3  | add | fabric | 0       |
|   add_ln103_7_fu_4079_p2      | -   |        | add_ln103_7  | add | fabric | 0       |
|   add_ln103_11_fu_4105_p2     | -   |        | add_ln103_11 | add | fabric | 0       |
|   add_ln103_14_fu_4131_p2     | -   |        | add_ln103_14 | add | fabric | 0       |
|   add_ln103_16_fu_4137_p2     | -   |        | add_ln103_16 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U281   | 4   |        | mul_ln73_30  | mul | auto   | 0       |
|   mul_32ns_33ns_64_1_1_U260   | 4   |        | mul_ln102_4  | mul | auto   | 0       |
|   add_ln102_2_fu_4161_p2      | -   |        | add_ln102_2  | add | fabric | 0       |
|   add_ln102_8_fu_4209_p2      | -   |        | add_ln102_8  | add | fabric | 0       |
|   add_ln102_9_fu_4215_p2      | -   |        | add_ln102_9  | add | fabric | 0       |
|   add_ln102_11_fu_4229_p2     | -   |        | add_ln102_11 | add | fabric | 0       |
|   add_ln102_14_fu_4255_p2     | -   |        | add_ln102_14 | add | fabric | 0       |
|   add_ln102_16_fu_4261_p2     | -   |        | add_ln102_16 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U282   | 4   |        | mul_ln73_31  | mul | auto   | 0       |
|   add_ln101_fu_5484_p2        | -   |        | add_ln101    | add | fabric | 0       |
|   add_ln101_1_fu_5488_p2      | -   |        | add_ln101_1  | add | fabric | 0       |
|   add_ln101_3_fu_4273_p2      | -   |        | add_ln101_3  | add | fabric | 0       |
|   add_ln101_4_fu_4279_p2      | -   |        | add_ln101_4  | add | fabric | 0       |
|   add_ln101_5_fu_4293_p2      | -   |        | add_ln101_5  | add | fabric | 0       |
|   add_ln101_7_fu_4299_p2      | -   |        | add_ln101_7  | add | fabric | 0       |
|   add_ln101_9_fu_4305_p2      | -   |        | add_ln101_9  | add | fabric | 0       |
|   add_ln101_10_fu_4311_p2     | -   |        | add_ln101_10 | add | fabric | 0       |
|   add_ln101_12_fu_4325_p2     | -   |        | add_ln101_12 | add | fabric | 0       |
|   add_ln101_15_fu_4351_p2     | -   |        | add_ln101_15 | add | fabric | 0       |
|   add_ln101_17_fu_4357_p2     | -   |        | add_ln101_17 | add | fabric | 0       |
|   mul_33ns_32ns_64_1_1_U283   | 4   |        | mul_ln73_32  | mul | auto   | 0       |
|   add_ln100_fu_4363_p2        | -   |        | add_ln100    | add | fabric | 0       |
|   add_ln100_1_fu_4369_p2      | -   |        | add_ln100_1  | add | fabric | 0       |
|   add_ln100_3_fu_4383_p2      | -   |        | add_ln100_3  | add | fabric | 0       |
|   add_ln100_4_fu_4393_p2      | -   |        | add_ln100_4  | add | fabric | 0       |
|   add_ln100_6_fu_4399_p2      | -   |        | add_ln100_6  | add | fabric | 0       |
|   add_ln100_8_fu_4405_p2      | -   |        | add_ln100_8  | add | fabric | 0       |
|   add_ln100_9_fu_4411_p2      | -   |        | add_ln100_9  | add | fabric | 0       |
|   add_ln100_11_fu_4425_p2     | -   |        | add_ln100_11 | add | fabric | 0       |
|   add_ln100_12_fu_4431_p2     | -   |        | add_ln100_12 | add | fabric | 0       |
|   add_ln100_13_fu_4445_p2     | -   |        | add_ln100_13 | add | fabric | 0       |
|   add_ln100_15_fu_4451_p2     | -   |        | add_ln100_15 | add | fabric | 0       |
|   add_ln99_2_fu_4469_p2       | -   |        | add_ln99_2   | add | fabric | 0       |
|   add_ln99_3_fu_4475_p2       | -   |        | add_ln99_3   | add | fabric | 0       |
|   add_ln99_7_fu_4493_p2       | -   |        | add_ln99_7   | add | fabric | 0       |
|   add_ln99_8_fu_4499_p2       | -   |        | add_ln99_8   | add | fabric | 0       |
|   add_ln99_10_fu_4513_p2      | -   |        | add_ln99_10  | add | fabric | 0       |
|   add_ln99_11_fu_4519_p2      | -   |        | add_ln99_11  | add | fabric | 0       |
|   add_ln99_12_fu_4533_p2      | -   |        | add_ln99_12  | add | fabric | 0       |
|   add_ln99_14_fu_4539_p2      | -   |        | add_ln99_14  | add | fabric | 0       |
|   out1_w_7_fu_5997_p2         | -   |        | out1_w_7     | add | fabric | 0       |
|   add_ln115_fu_6005_p2        | -   |        | add_ln115    | add | fabric | 0       |
|   add_ln115_7_fu_4557_p2      | -   |        | add_ln115_7  | add | fabric | 0       |
|   add_ln115_10_fu_5757_p2     | -   |        | add_ln115_10 | add | fabric | 0       |
|   add_ln116_3_fu_4563_p2      | -   |        | add_ln116_3  | add | fabric | 0       |
|   out1_w_9_fu_6391_p2         | -   |        | out1_w_9     | add | fabric | 0       |
|   add_ln117_fu_4581_p2        | -   |        | add_ln117    | add | fabric | 0       |
|   add_ln117_1_fu_5813_p2      | -   |        | add_ln117_1  | add | fabric | 0       |
|   add_ln119_fu_6252_p2        | -   |        | add_ln119    | add | fabric | 0       |
|   out1_w_15_fu_6285_p2        | -   |        | out1_w_15    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ | 0   |        |              |     |        |         |
|    add_ln24_fu_325_p2         | -   |        | add_ln24     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ | 0   |        |              |     |        |         |
|    add_ln31_fu_325_p2         | -   |        | add_ln31     | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE  | 0   |        |              |     |        |         |
|    add_ln126_fu_280_p2        | -   |        | add_ln126    | add | fabric | 0       |
+-------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------+
| Type            | Options                                          | Location                  |
+-----------------+--------------------------------------------------+---------------------------+
| interface       | m_axi depth=16 port=out1 offset=slave bundle=mem | d3.cpp:5 in test, out1    |
| interface       | m_axi depth=16 port=arg1 offset=slave bundle=mem | d3.cpp:6 in test, arg1    |
| interface       | m_axi depth=16 port=arg2 offset=slave bundle=mem | d3.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                       | d3.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                    | d3.cpp:17 in test, out1_w |
| array_partition | variable=arg1_r type=complete                    | d3.cpp:18 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                    | d3.cpp:19 in test, arg2_r |
| array_partition | variable=arr type=complete                       | d3.cpp:20 in test, arr    |
| pipeline        | II = 1                                           | d3.cpp:44 in test         |
| unroll          |                                                  | d3.cpp:48 in test         |
| pipeline        | II = 1                                           | d3.cpp:57 in test         |
| unroll          |                                                  | d3.cpp:60 in test         |
+-----------------+--------------------------------------------------+---------------------------+


