#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May  4 19:39:08 2025
# Process ID         : 11592
# Current directory  : C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/sim/verilog
# Command line       : xsim.exe -mode tcl -source {xsim.dir/processor/xsim_script.tcl}
# Log file           : C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/sim/verilog/xsim.log
# Journal file       : C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/sim/verilog\xsim.jou
# Running On         : XPSi9-Desk
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 34066 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36214 MB
# Available Virtual  : 15828 MB
#-----------------------------------------------------------
source xsim.dir/processor/xsim_script.tcl
# xsim {processor} -autoloadwcfg -tclbatch {processor.tcl}
Time resolution is 1 ps
source processor.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "125000"
// RTL Simulation : 1 / 8 [100.00%] @ "205000"
// RTL Simulation : 2 / 8 [100.00%] @ "275000"
// RTL Simulation : 3 / 8 [100.00%] @ "345000"
// RTL Simulation : 4 / 8 [100.00%] @ "415000"
// RTL Simulation : 5 / 8 [100.00%] @ "485000"
// RTL Simulation : 6 / 8 [100.00%] @ "555000"
// RTL Simulation : 7 / 8 [100.00%] @ "635000"
// RTL Simulation : 8 / 8 [100.00%] @ "715000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 775 ns : File "C:/Users/Saroj/Vivado/HLS5/Master_Project5_RTL/processor/hls/sim/verilog/processor.autotb.v" Line 527
## quit
INFO: [Common 17-206] Exiting xsim at Sun May  4 19:39:10 2025...
