/usr/local/XFAB/xh018/diglibs/D_CELLS_3V/v2_1/verilog/v2_1_0