
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Dec  7 20:03:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Allen/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 561.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 696.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 729.965 ; gain = 29.023

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25cd610db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1288.727 ; gain = 558.762

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 1 Initialization | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1692.414 ; gain = 0.000
Retarget | Checksum: 25cd610db
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25cd610db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1692.414 ; gain = 0.000
Constant propagation | Checksum: 25cd610db
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 5 Sweep | Checksum: 1b80ae58e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1692.414 ; gain = 0.000
Sweep | Checksum: 1b80ae58e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b80ae58e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1692.414 ; gain = 0.000
BUFG optimization | Checksum: 1b80ae58e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b80ae58e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1692.414 ; gain = 0.000
Shift Register Optimization | Checksum: 1b80ae58e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b80ae58e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1692.414 ; gain = 0.000
Post Processing Netlist | Checksum: 1b80ae58e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 9 Finalization | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1692.414 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1692.414 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1692.414 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f0c901a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1692.414 ; gain = 991.473
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1692.414 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1692.414 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1692.414 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1692.414 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1692.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1594875f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1692.414 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 172c1992f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.164 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1df9f508c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1df9f508c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1df9f508c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 198625654

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20983678d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20983678d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 26a7ac96f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 215753692

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 15, total 17, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 22 nets or LUTs. Breaked 17 LUTs, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1692.414 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |              5  |                    22  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |              5  |                    22  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22fccde0e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 199b5d03a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 2 Global Placement | Checksum: 199b5d03a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 25d11dd25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2662e80b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2596c35e1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 233309e86

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20f13136b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f4a97a11

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f8c6e28c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1eda2df3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 203ac9f19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.414 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 203ac9f19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.414 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e55796c4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.238 | TNS=-42.087 |
Phase 1 Physical Synthesis Initialization | Checksum: 123d3f9f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1696.238 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2395bb04b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1696.238 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e55796c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1696.238 ; gain = 3.824

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.068. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21d0b4e77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824
Phase 4.1 Post Commit Optimization | Checksum: 21d0b4e77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21d0b4e77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21d0b4e77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824
Phase 4.3 Placer Reporting | Checksum: 21d0b4e77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.238 ; gain = 0.000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 248abda3e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824
Ending Placer Task | Checksum: 195dbf9b5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.238 ; gain = 3.824
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1696.238 ; gain = 3.824
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1696.238 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1696.238 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1696.418 ; gain = 0.031
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1696.418 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1696.418 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1696.418 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1696.418 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1696.418 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1696.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1710.949 ; gain = 14.531
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.04s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.949 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.068 | TNS=-26.919 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d9fd77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1710.949 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.068 | TNS=-26.919 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20d9fd77a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1710.949 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.068 | TNS=-26.919 |
INFO: [Physopt 32-702] Processed net dealer/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net rng/lfsr_reg_n_0_[10]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.033 | TNS=-26.394 |
INFO: [Physopt 32-663] Processed net rng/lfsr_reg_n_0_[10].  Re-placed instance rng/lfsr_reg[10]
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.975 | TNS=-25.524 |
INFO: [Physopt 32-702] Processed net rng/lfsr_reg_n_0_[10]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dealer/score[4]_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dealer/score[4]_i_4__0_n_0. Critical path length was reduced through logic transformation on cell dealer/score[4]_i_4__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.930 | TNS=-25.358 |
INFO: [Physopt 32-702] Processed net player/ace_count_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net player/ace_count[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell player/ace_count[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net player/ace_count. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.909 | TNS=-24.763 |
INFO: [Physopt 32-702] Processed net dealer/ace_count_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dealer/ace_count[2]_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dealer/ace_count[2]_i_2__0_n_0. Critical path length was reduced through logic transformation on cell dealer/ace_count[2]_i_2__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.873 | TNS=-22.594 |
INFO: [Physopt 32-702] Processed net player/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/score[3]_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net player/score[3]_i_3__0_n_0. Critical path length was reduced through logic transformation on cell player/score[3]_i_3__0_comp.
INFO: [Physopt 32-735] Processed net player/ace_count_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.860 | TNS=-22.483 |
INFO: [Physopt 32-702] Processed net player/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/ace_count_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net player/ace_count_reg[2]_0. Critical path length was reduced through logic transformation on cell player/score[4]_i_8__0_comp_2.
INFO: [Physopt 32-735] Processed net rng/score_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.796 | TNS=-21.671 |
INFO: [Physopt 32-702] Processed net dealer/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dealer/score[4]_i_6__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dealer/score[4]_i_6__0_n_0. Critical path length was reduced through logic transformation on cell dealer/score[4]_i_6__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.772 | TNS=-21.624 |
INFO: [Physopt 32-710] Processed net dealer/score[4]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell dealer/score[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[4]_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.754 | TNS=-21.408 |
INFO: [Physopt 32-702] Processed net dealer/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dealer/score[2]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell dealer/score[2]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.746 | TNS=-21.114 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rng/score[4]_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.739 | TNS=-20.927 |
INFO: [Physopt 32-702] Processed net dealer/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net dealer/score[1]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell dealer/score[1]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[1]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.727 | TNS=-20.642 |
INFO: [Physopt 32-702] Processed net player/ace_count_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net rng/card_val[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.718 | TNS=-20.444 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rng/score[4]_i_12__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.700 | TNS=-19.964 |
INFO: [Physopt 32-702] Processed net rng/card_val[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.632 | TNS=-19.012 |
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.590 | TNS=-18.382 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.516 | TNS=-17.272 |
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.507 | TNS=-17.137 |
INFO: [Physopt 32-663] Processed net rng/lfsr_reg_n_0_[12].  Re-placed instance rng/lfsr_reg[12]
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.500 | TNS=-17.025 |
INFO: [Physopt 32-81] Processed net rng/lfsr_reg_n_0_[12]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.499 | TNS=-17.017 |
INFO: [Physopt 32-81] Processed net rng/lfsr_reg_n_0_[15]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.499 | TNS=-17.017 |
INFO: [Physopt 32-81] Processed net rng/lfsr_reg_n_0_[12]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[12]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.486 | TNS=-16.822 |
INFO: [Physopt 32-702] Processed net rng/lfsr_reg_n_0_[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.441 | TNS=-16.147 |
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rng/saved_card[3]_i_36_n_0. Critical path length was reduced through logic transformation on cell rng/saved_card[3]_i_36_comp.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.435 | TNS=-16.008 |
INFO: [Physopt 32-81] Processed net rng/lfsr_reg_n_0_[15]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net rng/lfsr_reg_n_0_[15]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.433 | TNS=-16.027 |
INFO: [Physopt 32-702] Processed net rng/lfsr_reg_n_0_[15]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_39_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net player/p_0_in[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.418 | TNS=-15.966 |
INFO: [Physopt 32-710] Processed net dealer/score[3]_i_1__0_n_0. Critical path length was reduced through logic transformation on cell dealer/score[3]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net dealer/score[4]_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.372 | TNS=-15.787 |
INFO: [Physopt 32-663] Processed net player/score[4]_i_3_n_0.  Re-placed instance player/score[4]_i_3
INFO: [Physopt 32-735] Processed net player/score[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.367 | TNS=-15.782 |
INFO: [Physopt 32-702] Processed net player/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/lfsr_reg_n_0_[15]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/ace_count_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/card_val[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net rng/saved_card[3]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-14.905 |
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_39_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-14.905 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1719.992 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 28a8c901a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1719.992 ; gain = 9.043

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-14.905 |
INFO: [Physopt 32-702] Processed net player/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/lfsr_reg_n_0_[15]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/ace_count_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/card_val[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_39_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/lfsr_reg_n_0_[15]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/ace_count_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/score[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/card_val[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rng/saved_card[3]_i_39_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net player/p_0_in[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net sys_clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-14.905 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.996 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 28a8c901a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1719.996 ; gain = 9.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1719.996 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.301 | TNS=-14.905 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.767  |         12.014  |            5  |              0  |                    29  |           0  |           2  |  00:00:04  |
|  Total          |          0.767  |         12.014  |            5  |              0  |                    29  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1719.996 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1eb3f905e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1719.996 ; gain = 9.047
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1728.824 ; gain = 0.008
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1728.824 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.824 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1728.824 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1728.824 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1728.824 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1728.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1768460e ConstDB: 0 ShapeSum: 3c0f7c2c RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 9aef315e | NumContArr: 8881fe3d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a8c324d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.785 ; gain = 112.609

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a8c324d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.785 ; gain = 112.609

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a8c324d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1852.785 ; gain = 112.609
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cda06bab

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.465 ; gain = 152.289
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.081 | TNS=-11.307| WHS=-0.144 | THS=-4.782 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 493
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 493
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c8b965c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.465 ; gain = 152.289

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c8b965c7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.465 ; gain = 152.289

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e5d8e493

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.465 ; gain = 152.289
Phase 4 Initial Routing | Checksum: 1e5d8e493

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1892.465 ; gain = 152.289
INFO: [Route 35-580] Design has 10 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===========================+
| Launch Setup Clock | Launch Hold Clock | Pin                       |
+====================+===================+===========================+
| sys_clk_pin        | sys_clk_pin       | player/score_reg[1]/D     |
| sys_clk_pin        | sys_clk_pin       | dealer/score_reg[1]/D     |
| sys_clk_pin        | sys_clk_pin       | player/ace_count_reg[1]/D |
| sys_clk_pin        | sys_clk_pin       | player/ace_count_reg[2]/D |
| sys_clk_pin        | sys_clk_pin       | dealer/score_reg[2]/D     |
+--------------------+-------------------+---------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.535 | TNS=-30.610| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 257999097

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.691 | TNS=-30.646| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 22b0a5061

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195
Phase 5 Rip-up And Reroute | Checksum: 22b0a5061

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a4ecc258

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.456 | TNS=-29.267| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1b3136db7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b3136db7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195
Phase 6 Delay and Skew Optimization | Checksum: 1b3136db7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.456 | TNS=-29.267| WHS=0.152  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2553a1497

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195
Phase 7 Post Hold Fix | Checksum: 2553a1497

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0857814 %
  Global Horizontal Routing Utilization  = 0.089443 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 22.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 33.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2553a1497

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2553a1497

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a712ff4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a712ff4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.456 | TNS=-29.267| WHS=0.152  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2a712ff4e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195
Total Elapsed time in route_design: 20.828 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 138c07d20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 138c07d20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 183.195

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
288 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.371 ; gain = 194.547
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
305 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1954.219 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1954.219 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1954.219 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1954.219 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1954.219 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1954.219 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1954.219 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Allen/Vivado Projects/FPGA-Blackjack/FPGA_Blackjack.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
320 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2458.297 ; gain = 504.078
INFO: [Common 17-206] Exiting Vivado at Sun Dec  7 20:04:22 2025...
