{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395921125525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395921125526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 11:52:05 2014 " "Processing started: Thu Mar 27 11:52:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395921125526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395921125526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embertrail_ctrl -c Embertrail_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embertrail_ctrl -c Embertrail_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395921125526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1395921125820 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embertrail_ctrl.v(164) " "Verilog HDL warning at Embertrail_ctrl.v(164): extended using \"x\" or \"z\"" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395921125867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embertrail_ctrl.v(165) " "Verilog HDL warning at Embertrail_ctrl.v(165): extended using \"x\" or \"z\"" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395921125867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embertrail_ctrl.v(166) " "Verilog HDL warning at Embertrail_ctrl.v(166): extended using \"x\" or \"z\"" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395921125867 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Embertrail_ctrl.v(167) " "Verilog HDL warning at Embertrail_ctrl.v(167): extended using \"x\" or \"z\"" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395921125867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embertrail_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file embertrail_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embertrail_ctrl " "Found entity 1: Embertrail_ctrl" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395921125870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395921125870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/documents/github/embertrail2/embertrail/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../RegisterFile/registerFile.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/RegisterFile/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395921125873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395921125873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/documents/github/embertrail2/embertrail/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/ALU/alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395921125875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395921125875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/documents/github/embertrail2/embertrail/embtertrail_top/embertrail_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/embtertrail_top/embertrail_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embertrail_top " "Found entity 1: Embertrail_top" {  } { { "../Embtertrail_Top/Embertrail_top.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Embtertrail_Top/Embertrail_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395921125878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395921125878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Embertrail_top " "Elaborating entity \"Embertrail_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1395921125909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embertrail_ctrl Embertrail_ctrl:i1 " "Elaborating entity \"Embertrail_ctrl\" for hierarchy \"Embertrail_ctrl:i1\"" {  } { { "../Embtertrail_Top/Embertrail_top.v" "i1" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Embtertrail_Top/Embertrail_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395921125911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dumbWire Embertrail_ctrl.v(94) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(94): object \"dumbWire\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395921125913 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Embertrail_ctrl:i1\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"Embertrail_ctrl:i1\|register_file:RF\"" {  } { { "Embertrail_ctrl.v" "RF" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395921125967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i registerFile.v(44) " "Verilog HDL or VHDL warning at registerFile.v(44): object \"i\" assigned a value but never read" {  } { { "../RegisterFile/registerFile.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/RegisterFile/registerFile.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1395921125982 "|Embertrail_top|Embertrail_ctrl:i1|register_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Embertrail_ctrl:i1\|alu:A1 " "Elaborating entity \"alu\" for hierarchy \"Embertrail_ctrl:i1\|alu:A1\"" {  } { { "Embertrail_ctrl.v" "A1" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1395921125983 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(36) " "Verilog HDL Case Statement information at alu.v(36): all case item expressions in this case statement are onehot" {  } { { "../ALU/alu.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/ALU/alu.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1395921125985 "|Embertrail_top|Embertrail_ctrl:i1|alu:A1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1395921131646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/output_files/Embertrail_ctrl.map.smsg " "Generated suppressed messages file C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/output_files/Embertrail_ctrl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1395921137394 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1395921137670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395921137670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3466 " "Implemented 3466 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1395921138038 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1395921138038 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3300 " "Implemented 3300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1395921138038 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1395921138038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395921138064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 27 11:52:18 2014 " "Processing ended: Thu Mar 27 11:52:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395921138064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395921138064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395921138064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395921138064 ""}
