
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Fri May 12 01:28:34 2023
| Design       : top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************************************************************
                                                                                                     Clock   Non-clock                                                                                                                                                     
 Clock                                             Period       Waveform       Type                  Loads       Loads  Sources                                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                           20.000       {0 10}         Declared                 66           8  {sys_clk}                                                                                                                                          
   ddrphy_clk_in                                   10.000       {0 5}          Generated (sys_clk)    3590           0  {axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                                                                                          
   ioclk0                                          2.500        {0 1.25}       Generated (sys_clk)       2           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll/CLKOUT0_WL} 
   ioclk1                                          2.500        {0 1.25}       Generated (sys_clk)       1           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT1}                                                                           
   clkout2                                         2.500        {0 1.25}       Generated (sys_clk)      38           0  {axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0 axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL} 
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred  6.730        {0 3.365}      Generated (sys_clk)     324           1  {pll_top_inst/u_pll_e3/goppll/CLKOUT1}                                                                                                             
   sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (sys_clk)     242           0  {pll_top_inst/u_pll_e3/goppll/CLKOUT0}                                                                                                             
 top|pixclk_in                                     1000.000     {0 500}        Declared                  0           0  {pixclk_in}                                                                                                                                        
===========================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 Inferred_clock_group_0        asynchronous               top|pixclk_in                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     237.982 MHz         20.000          4.202         15.798
 ddrphy_clk_in              100.000 MHz     127.146 MHz         10.000          7.865          2.135
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                            148.588 MHz     206.697 MHz          6.730          4.838          1.892
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     191.388 MHz        100.000          5.225         94.775
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.798       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                2.135       0.000              0          12113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               11.070       0.000              0            581
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                4.841       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.892       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.805   -1027.909            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -8.421    -293.772             38             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.775       0.000              0           1136
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.340       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.200      -3.611             50          12113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -5.243   -2429.553            581            581
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -6.190     -36.875              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.340       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.334       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     6.115       0.000              0             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.196       0.000              0           1136
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.025       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                4.302       0.000              0           1709
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               11.763       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -4.587     -92.276             22             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -9.068    -190.651             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    94.339       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.758       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.396       0.000              0           1709
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -4.604     -95.684             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.513       0.000              0             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     7.164       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     3.619       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             66
 ddrphy_clk_in                                       3.100       0.000              0           3590
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.630       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.467       0.000              0            324
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            242
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.004       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in                4.411       0.000              0          12113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.030       0.000              0            581
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in                2.740       0.000              0              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.194       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -2.752    -735.367            314            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -5.377    -186.034             38             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    96.275       0.000              0           1136
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.265       0.000              0            238
 ddrphy_clk_in          ddrphy_clk_in               -0.198      -6.791             88          12113
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -3.211   -1449.391            581            581
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        ddrphy_clk_in               -3.854     -22.944              6              6
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.265       0.000              0            804
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.220       0.000              0            314
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     3.705       0.000              0             38
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.139       0.000              0           1136
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.554       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                5.772       0.000              0           1709
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               10.518       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -3.319     -66.556             22             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                    -5.881    -122.920             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    95.862       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.561       0.000              0             64
 ddrphy_clk_in          ddrphy_clk_in                0.249       0.000              0           1709
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        ddrphy_clk_in               -2.733     -56.502             22             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     1.014       0.000              0             22
 ddrphy_clk_in          sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     4.445       0.000              0             22
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                     2.535       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0             66
 ddrphy_clk_in                                       3.480       0.000              0           3590
 ioclk0                                              0.568       0.000              0              2
 ioclk1                                              0.754       0.000              0              1
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
                                                     2.647       0.000              0            324
 sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
                                                    49.282       0.000              0            242
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_205/Q3                    tco                   0.288       5.715 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       6.116         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_58_205/Y1                    td                    0.460       6.576 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.727       7.303         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63408
 CLMA_62_184/Y2                    td                    0.210       7.513 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.449       7.962         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63411
 CLMS_62_197/Y1                    td                    0.212       8.174 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=12)       0.272       8.446         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_193/CECO                  td                    0.184       8.630 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.630         ntR773           
 CLMA_58_197/CECO                  td                    0.184       8.814 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.814         ntR772           
 CLMA_58_201/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.814         Logic Levels: 5  
                                                                                   Logic: 1.538ns(45.409%), Route: 1.849ns(54.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.729      24.612                          

 Data required time                                                 24.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.612                          
 Data arrival time                                                   8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.798                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_205/Q3                    tco                   0.288       5.715 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       6.116         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_58_205/Y1                    td                    0.460       6.576 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.727       7.303         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63408
 CLMA_62_184/Y2                    td                    0.210       7.513 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.449       7.962         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63411
 CLMS_62_197/Y1                    td                    0.212       8.174 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=12)       0.272       8.446         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_193/CECO                  td                    0.184       8.630 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.630         ntR773           
 CLMA_58_197/CECO                  td                    0.184       8.814 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.814         ntR772           
 CLMA_58_201/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.814         Logic Levels: 5  
                                                                                   Logic: 1.538ns(45.409%), Route: 1.849ns(54.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.729      24.612                          

 Data required time                                                 24.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.612                          
 Data arrival time                                                   8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.798                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_205/Q3                    tco                   0.288       5.715 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.401       6.116         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_58_205/Y1                    td                    0.460       6.576 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.727       7.303         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63408
 CLMA_62_184/Y2                    td                    0.210       7.513 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.449       7.962         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63411
 CLMS_62_197/Y1                    td                    0.212       8.174 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=12)       0.272       8.446         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_193/CECO                  td                    0.184       8.630 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       8.630         ntR773           
 CLMA_58_197/CECO                  td                    0.184       8.814 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       8.814         ntR772           
 CLMA_58_201/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.814         Logic Levels: 5  
                                                                                   Logic: 1.538ns(45.409%), Route: 1.849ns(54.591%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.729      24.612                          

 Data required time                                                 24.612                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.612                          
 Data arrival time                                                   8.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.798                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_196/Q3                    tco                   0.221       5.316 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.085       5.401         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_46_196/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.401         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/S1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_38_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_205/Q0                    tco                   0.222       5.317 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.088       5.405         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMS_38_205/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   5.405         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_38_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.035       5.060                          

 Data required time                                                  5.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.060                          
 Data arrival time                                                   5.405                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.332

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_42_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMS_42_201/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       5.406         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_3
 CLMS_42_201/C4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.406         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_42_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.332       5.095                          
 clock uncertainty                                       0.000       5.095                          

 Hold time                                              -0.034       5.061                          

 Data required time                                                  5.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.061                          
 Data arrival time                                                   5.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_38_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_168/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.497      11.742         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMA_46_160/Y1                    td                    0.468      12.210 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.627      12.837         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMS_22_157/Y2                    td                    0.210      13.047 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.461      13.508         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_22_148/Y0                    td                    0.487      13.995 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.669      14.664         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8315
 CLMS_22_149/Y6CD                  td                    0.270      14.934 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.418      15.352         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMS_22_141/Y3                    td                    0.459      15.811 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.403      16.214         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58209
 CLMS_22_137/Y2                    td                    0.210      16.424 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.665      17.089         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_18_137/Y2                    td                    0.303      17.392 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[3]/gateop/F
                                   net (fanout=1)        0.841      18.233         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9949
 CLMS_18_137/A0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  18.233         Logic Levels: 7  
                                                                                   Logic: 2.698ns(37.066%), Route: 4.581ns(62.934%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMS_18_137/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.200      20.368                          

 Data required time                                                 20.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.368                          
 Data arrival time                                                  18.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.135                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_38_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_168/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.497      11.742         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMA_46_160/Y1                    td                    0.468      12.210 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.627      12.837         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMS_22_157/Y2                    td                    0.210      13.047 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.461      13.508         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_22_148/Y0                    td                    0.487      13.995 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.669      14.664         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8315
 CLMS_22_149/Y6CD                  td                    0.270      14.934 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.418      15.352         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMS_22_141/Y3                    td                    0.459      15.811 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.403      16.214         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58209
 CLMS_22_137/Y2                    td                    0.210      16.424 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.665      17.089         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_18_137/Y1                    td                    0.288      17.377 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.549      17.926         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10059
 CLMA_18_136/AD                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  17.926         Logic Levels: 7  
                                                                                   Logic: 2.683ns(38.483%), Route: 4.289ns(61.517%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMA_18_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.196      20.372                          

 Data required time                                                 20.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.372                          
 Data arrival time                                                  17.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.446                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_42_145/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_145/Q0                    tco                   0.289      11.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403      11.646         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_149/Y1                    td                    0.468      12.114 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.547      12.661         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      13.138 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.138         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_152/Y3                    td                    0.501      13.639 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.267      13.906         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_34_153/COUT                  td                    0.507      14.413 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.413         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5210
 CLMS_34_157/Y0                    td                    0.269      14.682 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.487      15.169         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [4]
 CLMA_22_156/Y2                    td                    0.286      15.455 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.959      16.414         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9897
 CLMA_14_140/Y3                    td                    0.303      16.717 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[6]/gateop/F
                                   net (fanout=1)        1.154      17.871         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9952
 CLMS_10_141/D1                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  17.871         Logic Levels: 6  
                                                                                   Logic: 3.100ns(44.817%), Route: 3.817ns(55.183%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.212      20.356                          

 Data required time                                                 20.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.356                          
 Data arrival time                                                  17.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.485                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_74_164/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.187      10.795         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [24]
 CLMS_74_165/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD

 Data arrival time                                                  10.795         Logic Levels: 0  
                                                                                   Logic: 0.222ns(54.279%), Route: 0.187ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.795                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.200                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_66_156/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.219      10.827         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_66_153/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                  10.827         Logic Levels: 0  
                                                                                   Logic: 0.222ns(50.340%), Route: 0.219ns(49.660%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_66_153/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                               0.380      10.995                          

 Data required time                                                 10.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.995                          
 Data arrival time                                                  10.827                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.168                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_18_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_18_168/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.228      10.836         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_14_169/M0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                  10.836         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.333%), Route: 0.228ns(50.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Hold time                                               0.380      11.002                          

 Data required time                                                 11.002                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.002                          
 Data arrival time                                                  10.836                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.166                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : wr_addr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.979       7.936         N45              
 CLMA_78_184/RSCO                  td                    0.147       8.083 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[17]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.083         ntR309           
 CLMA_78_192/RSCO                  td                    0.147       8.230 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.230         ntR308           
 CLMA_78_196/RSCO                  td                    0.147       8.377 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.377         ntR307           
 CLMA_78_200/RSCO                  td                    0.147       8.524 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.524         ntR306           
 CLMA_78_204/RSCO                  td                    0.147       8.671 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.671         ntR305           
 CLMA_78_208/RSCO                  td                    0.147       8.818 f       wr_addr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.818         ntR304           
 CLMA_78_212/RSCI                                                          f       wr_addr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   8.818         Logic Levels: 8  
                                                                                   Logic: 2.127ns(55.146%), Route: 1.730ns(44.854%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMA_78_212/CLK                                                           r       wr_addr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   8.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.070                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[27]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.774       7.731         N45              
 CLMA_74_192/RSCO                  td                    0.147       7.878 f       hdmi_out_inst/ddr_rd_adr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.878         ntR6             
 CLMA_74_196/RSCO                  td                    0.147       8.025 f       hdmi_out_inst/ddr_rd_adr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.025         ntR5             
 CLMA_74_200/RSCO                  td                    0.147       8.172 f       hdmi_out_inst/ddr_rd_adr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.172         ntR4             
 CLMA_74_204/RSCO                  td                    0.147       8.319 f       hdmi_out_inst/ddr_rd_adr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.319         ntR3             
 CLMA_74_208/RSCO                  td                    0.147       8.466 f       hdmi_out_inst/ddr_rd_adr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.466         ntR2             
 CLMA_74_212/RSCO                  td                    0.147       8.613 f       hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       8.613         ntR1             
 CLMA_74_216/RSCO                  td                    0.147       8.760 f       axi_ctrl_inst/axi_rdctrl_inst/axi_araddr[25]/opit_0/RSOUT
                                   net (fanout=1)        0.000       8.760         ntR0             
 CLMA_74_220/RSCI                                                          f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[27]/opit_0/RS

 Data arrival time                                                   8.760         Logic Levels: 9  
                                                                                   Logic: 2.274ns(59.858%), Route: 1.525ns(40.142%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMA_74_220/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[27]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   8.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.128                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_rdctrl_inst/rd_data[102]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 f       N45/gateop_perm/Z
                                   net (fanout=606)      1.310       8.267         N45              
 CLMS_34_177/RSCO                  td                    0.147       8.414 f       axi_ctrl_inst/axi_rdctrl_inst/rd_data[225]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.414         ntR213           
 CLMS_34_181/RSCO                  td                    0.147       8.561 f       axi_ctrl_inst/axi_rdctrl_inst/rd_data[195]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.561         ntR212           
 CLMS_34_185/RSCO                  td                    0.147       8.708 f       axi_ctrl_inst/axi_rdctrl_inst/rd_data[165]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.708         ntR211           
 CLMS_34_193/RSCI                                                          f       axi_ctrl_inst/axi_rdctrl_inst/rd_data[102]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.708         Logic Levels: 5  
                                                                                   Logic: 1.686ns(44.996%), Route: 2.061ns(55.004%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMS_34_193/CLK                                                           r       axi_ctrl_inst/axi_rdctrl_inst/rd_data[102]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Setup time                                             -0.394      19.888                          

 Data required time                                                 19.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.888                          
 Data arrival time                                                   8.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.180                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.469       5.312         _72xx_init_done  
 CLMS_62_225/Y3                    td                    0.156       5.468 f       hdmi_out_inst/N498_3/gateop_perm/Z
                                   net (fanout=2)        0.313       5.781         hdmi_out_inst/N505 [0]
 CLMA_66_224/D4                                                            f       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.781         Logic Levels: 1  
                                                                                   Logic: 0.382ns(32.818%), Route: 0.782ns(67.182%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_66_224/CLK                                                           r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.034      11.024                          

 Data required time                                                 11.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.024                          
 Data arrival time                                                   5.781                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.243                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.226       4.843 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.469       5.312         _72xx_init_done  
 CLMS_62_225/Y3                    td                    0.156       5.468 f       hdmi_out_inst/N498_3/gateop_perm/Z
                                   net (fanout=2)        0.343       5.811         hdmi_out_inst/N505 [0]
 CLMS_62_233/C4                                                            f       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.811         Logic Levels: 1  
                                                                                   Logic: 0.382ns(31.993%), Route: 0.812ns(68.007%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_62_233/CLK                                                           r       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                              -0.034      11.024                          

 Data required time                                                 11.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.024                          
 Data arrival time                                                   5.811                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.213                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.229       4.846 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.243         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.156       5.399 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.085       5.484         _N61633          
 CLMA_58_216/Y3                    td                    0.221       5.705 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.474       6.179         N45              
 DRM_54_212/RSTA[0]                                                        f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   6.179         Logic Levels: 2  
                                                                                   Logic: 0.606ns(38.796%), Route: 0.956ns(61.204%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 DRM_54_212/CLKA[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Hold time                                               0.037      11.095                          

 Data required time                                                 11.095                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.095                          
 Data arrival time                                                   6.179                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.916                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_34_224/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_34_224/Q2                    tco                   0.289    1775.234 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.119    1775.353         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMS_34_225/M1                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1775.353         Logic Levels: 0  
                                                                                   Logic: 0.289ns(70.833%), Route: 0.119ns(29.167%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531    1780.386         ntclkbufg_0      
 CLMS_34_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.841                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_30_228/Q0                    tco                   0.289    1775.234 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.126    1775.360         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMA_30_229/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                1775.360         Logic Levels: 0  
                                                                                   Logic: 0.289ns(69.639%), Route: 0.126ns(30.361%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531    1780.386         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.079    1780.203                          

 Data required time                                               1780.203                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.203                          
 Data arrival time                                                1775.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.843                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    1771.318 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.318         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    1771.394 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787    1772.181         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101    1772.282 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078    1773.360         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1773.360 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585    1774.945         ntclkbufg_1      
 CLMA_30_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_30_237/Q0                    tco                   0.287    1775.232 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.119    1775.351         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMA_30_236/M0                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                1775.351         Logic Levels: 0  
                                                                                   Logic: 0.287ns(70.690%), Route: 0.119ns(29.310%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    1771.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1771.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    1771.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395    1773.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1773.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665    1775.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123    1775.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102    1776.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249    1776.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1776.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1776.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152    1778.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1778.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531    1780.386         ntclkbufg_0      
 CLMA_30_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.246    1780.632                          
 clock uncertainty                                      -0.350    1780.282                          

 Setup time                                             -0.088    1780.194                          

 Data required time                                               1780.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1780.194                          
 Data arrival time                                                1775.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.843                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_34_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_34_236/Q2                    tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.921         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMS_34_237/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                6734.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    6740.954         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMA_34_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_34_228/Q2                    tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084    6734.921         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMS_34_229/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                6734.921         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    6740.954         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.190                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    6731.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    6731.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    6731.927         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    6732.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    6733.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6733.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    6734.613         ntclkbufg_1      
 CLMS_38_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q/CLK

 CLMS_38_229/Q2                    tco                   0.224    6734.837 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q/Q
                                   net (fanout=1)        0.087    6734.924         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMA_38_228/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6734.924         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    6731.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6731.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    6731.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    6733.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    6733.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    6735.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    6735.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    6736.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    6737.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6737.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6737.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    6739.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6739.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    6740.954         ntclkbufg_0      
 CLMA_38_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.246    6740.708                          
 clock uncertainty                                       0.350    6741.058                          

 Hold time                                               0.053    6741.111                          

 Data required time                                               6741.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6741.111                          
 Data arrival time                                                6734.924                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -6.187                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[170]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q0                    tco                   0.289       5.244 r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.463       5.707         hdmi_out_inst/pix_cnt [1]
 CLMA_62_228/Y2                    td                    0.487       6.194 r       hdmi_out_inst/N251_5/gateop_perm/Z
                                   net (fanout=1)        0.121       6.315         hdmi_out_inst/N251
 CLMA_62_228/Y1                    td                    0.304       6.619 r       hdmi_out_inst/N354_3/gateop_perm/Z
                                   net (fanout=86)       0.787       7.406         hdmi_out_inst/N354
 CLMA_50_200/CECO                  td                    0.184       7.590 r       hdmi_out_inst/buff1[235]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.590         ntR880           
 CLMA_50_204/CECO                  td                    0.184       7.774 r       hdmi_out_inst/buff1[234]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.774         ntR879           
 CLMA_50_208/CECO                  td                    0.184       7.958 r       hdmi_out_inst/buff1[239]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.958         ntR878           
 CLMA_50_212/CECO                  td                    0.184       8.142 r       hdmi_out_inst/buff1[209]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.142         ntR877           
 CLMA_50_216/CECO                  td                    0.184       8.326 r       hdmi_out_inst/buff1[214]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.326         ntR876           
 CLMA_50_220/CECO                  td                    0.184       8.510 r       hdmi_out_inst/buff1[177]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.510         ntR875           
 CLMA_50_224/CECO                  td                    0.184       8.694 r       hdmi_out_inst/buff1[130]/opit_0/CEOUT
                                   net (fanout=2)        0.000       8.694         ntR874           
 CLMA_50_228/CECO                  td                    0.184       8.878 r       hdmi_out_inst/buff1[119]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.878         ntR873           
 CLMA_50_232/CECI                                                          r       hdmi_out_inst/buff1[170]/opit_0/CE

 Data arrival time                                                   8.878         Logic Levels: 10 
                                                                                   Logic: 2.552ns(65.052%), Route: 1.371ns(34.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_50_232/CLK                                                           r       hdmi_out_inst/buff1[170]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[172]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q0                    tco                   0.289       5.244 r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.463       5.707         hdmi_out_inst/pix_cnt [1]
 CLMA_62_228/Y2                    td                    0.487       6.194 r       hdmi_out_inst/N251_5/gateop_perm/Z
                                   net (fanout=1)        0.121       6.315         hdmi_out_inst/N251
 CLMA_62_228/Y1                    td                    0.304       6.619 r       hdmi_out_inst/N354_3/gateop_perm/Z
                                   net (fanout=86)       0.787       7.406         hdmi_out_inst/N354
 CLMA_50_200/CECO                  td                    0.184       7.590 r       hdmi_out_inst/buff1[235]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.590         ntR880           
 CLMA_50_204/CECO                  td                    0.184       7.774 r       hdmi_out_inst/buff1[234]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.774         ntR879           
 CLMA_50_208/CECO                  td                    0.184       7.958 r       hdmi_out_inst/buff1[239]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.958         ntR878           
 CLMA_50_212/CECO                  td                    0.184       8.142 r       hdmi_out_inst/buff1[209]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.142         ntR877           
 CLMA_50_216/CECO                  td                    0.184       8.326 r       hdmi_out_inst/buff1[214]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.326         ntR876           
 CLMA_50_220/CECO                  td                    0.184       8.510 r       hdmi_out_inst/buff1[177]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.510         ntR875           
 CLMA_50_224/CECO                  td                    0.184       8.694 r       hdmi_out_inst/buff1[130]/opit_0/CEOUT
                                   net (fanout=2)        0.000       8.694         ntR874           
 CLMA_50_228/CECO                  td                    0.184       8.878 r       hdmi_out_inst/buff1[119]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.878         ntR873           
 CLMA_50_232/CECI                                                          r       hdmi_out_inst/buff1[172]/opit_0/CE

 Data arrival time                                                   8.878         Logic Levels: 10 
                                                                                   Logic: 2.552ns(65.052%), Route: 1.371ns(34.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_50_232/CLK                                                           r       hdmi_out_inst/buff1[172]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[184]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q0                    tco                   0.289       5.244 r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.463       5.707         hdmi_out_inst/pix_cnt [1]
 CLMA_62_228/Y2                    td                    0.487       6.194 r       hdmi_out_inst/N251_5/gateop_perm/Z
                                   net (fanout=1)        0.121       6.315         hdmi_out_inst/N251
 CLMA_62_228/Y1                    td                    0.304       6.619 r       hdmi_out_inst/N354_3/gateop_perm/Z
                                   net (fanout=86)       0.787       7.406         hdmi_out_inst/N354
 CLMA_50_200/CECO                  td                    0.184       7.590 r       hdmi_out_inst/buff1[235]/opit_0/CEOUT
                                   net (fanout=3)        0.000       7.590         ntR880           
 CLMA_50_204/CECO                  td                    0.184       7.774 r       hdmi_out_inst/buff1[234]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.774         ntR879           
 CLMA_50_208/CECO                  td                    0.184       7.958 r       hdmi_out_inst/buff1[239]/opit_0/CEOUT
                                   net (fanout=6)        0.000       7.958         ntR878           
 CLMA_50_212/CECO                  td                    0.184       8.142 r       hdmi_out_inst/buff1[209]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.142         ntR877           
 CLMA_50_216/CECO                  td                    0.184       8.326 r       hdmi_out_inst/buff1[214]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.326         ntR876           
 CLMA_50_220/CECO                  td                    0.184       8.510 r       hdmi_out_inst/buff1[177]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.510         ntR875           
 CLMA_50_224/CECO                  td                    0.184       8.694 r       hdmi_out_inst/buff1[130]/opit_0/CEOUT
                                   net (fanout=2)        0.000       8.694         ntR874           
 CLMA_50_228/CECO                  td                    0.184       8.878 r       hdmi_out_inst/buff1[119]/opit_0/CEOUT
                                   net (fanout=6)        0.000       8.878         ntR873           
 CLMA_50_232/CECI                                                          r       hdmi_out_inst/buff1[184]/opit_0/CE

 Data arrival time                                                   8.878         Logic Levels: 10 
                                                                                   Logic: 2.552ns(65.052%), Route: 1.371ns(34.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       7.851 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.851         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       7.899 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       8.657         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096       8.753 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       9.812         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       9.812 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531      11.343         ntclkbufg_1      
 CLMA_50_232/CLK                                                           r       hdmi_out_inst/buff1[184]/opit_0/CLK
 clock pessimism                                         0.306      11.649                          
 clock uncertainty                                      -0.150      11.499                          

 Setup time                                             -0.729      10.770                          

 Data required time                                                 10.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.770                          
 Data arrival time                                                   8.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/sel_r/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK

 CLMA_58_225/Q3                    tco                   0.221       4.834 f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.919         hdmi_out_inst/sel_r
 CLMA_58_225/D4                                                            f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q2                    tco                   0.224       4.837 f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=79)       0.102       4.939         hdmi_out_inst/pix_cnt [0]
 CLMA_62_220/A4                                                            f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.939         Logic Levels: 0  
                                                                                   Logic: 0.224ns(68.712%), Route: 0.102ns(31.288%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.035       4.578                          

 Data required time                                                  4.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.578                          
 Data arrival time                                                   4.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.361                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059       3.082         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531       4.613         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_221/Q0                    tco                   0.226       4.839 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.355       5.194         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [0]
 DRM_26_212/ADB0[5]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   5.194         Logic Levels: 0  
                                                                                   Logic: 0.226ns(38.898%), Route: 0.355ns(61.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 DRM_26_212/CLKB[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.306       4.649                          
 clock uncertainty                                       0.000       4.649                          

 Hold time                                               0.140       4.789                          

 Data required time                                                  4.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.789                          
 Data arrival time                                                   5.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585   58804.961         ntclkbufg_2      
 CLMA_58_232/CLK                                                           r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_232/Q1                    tco                   0.291   58805.252 r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.456   58805.708         rst_value[9]     
 CLMA_58_220/Y1                    td                    0.468   58806.176 r       N67_29/gateop_perm/Z
                                   net (fanout=2)        0.306   58806.482         _N61625          
 CLMA_58_213/Y0                    td                    0.478   58806.960 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.416   58807.376         rstn             
 CLMS_62_213/Y1                    td                    0.212   58807.588 r       hdmi_out_inst/N76_1/gateop_perm/Z
                                   net (fanout=1)        0.121   58807.709         hdmi_out_inst/N76
 CLMS_62_213/Y2                    td                    0.210   58807.919 r       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.247   58808.166         hdmi_out_inst/hv_cnt_inst/N108
 CLMS_62_213/RS                                                            r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                               58808.166         Logic Levels: 4  
                                                                                   Logic: 1.659ns(51.763%), Route: 1.546ns(48.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMS_62_213/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.376   58804.361                          

 Data required time                                              58804.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.361                          
 Data arrival time                                               58808.166                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.805                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585   58804.961         ntclkbufg_2      
 CLMA_58_232/CLK                                                           r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_232/Q1                    tco                   0.291   58805.252 r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.456   58805.708         rst_value[9]     
 CLMA_58_220/Y1                    td                    0.468   58806.176 r       N67_29/gateop_perm/Z
                                   net (fanout=2)        0.306   58806.482         _N61625          
 CLMA_58_213/Y0                    td                    0.478   58806.960 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.136   58807.096         rstn             
 CLMA_58_213/Y2                    td                    0.492   58807.588 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.542   58808.130         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_216/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                               58808.130         Logic Levels: 3  
                                                                                   Logic: 1.729ns(54.560%), Route: 1.440ns(45.440%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58808.130                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.787                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585   58804.961         ntclkbufg_2      
 CLMA_58_232/CLK                                                           r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_232/Q1                    tco                   0.291   58805.252 r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.456   58805.708         rst_value[9]     
 CLMA_58_220/Y1                    td                    0.468   58806.176 r       N67_29/gateop_perm/Z
                                   net (fanout=2)        0.306   58806.482         _N61625          
 CLMA_58_213/Y0                    td                    0.478   58806.960 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.136   58807.096         rstn             
 CLMA_58_213/Y2                    td                    0.492   58807.588 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.537   58808.125         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                               58808.125         Logic Levels: 3  
                                                                                   Logic: 1.729ns(54.646%), Route: 1.435ns(45.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_70_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Setup time                                             -0.394   58804.343                          

 Data required time                                              58804.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.343                          
 Data arrival time                                               58808.125                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.782                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[6]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.230       5.069         _72xx_init_done  
 CLMA_66_212/D1                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.069         Logic Levels: 0  
                                                                                   Logic: 0.222ns(49.115%), Route: 0.230ns(50.885%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_66_212/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.106       4.735                          

 Data required time                                                  4.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.735                          
 Data arrival time                                                   5.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.326       5.165         _72xx_init_done  
 CLMA_66_216/C0                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.165         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.511%), Route: 0.326ns(59.489%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_66_216/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.093       4.748                          

 Data required time                                                  4.748                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.748                          
 Data arrival time                                                   5.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.332       5.171         _72xx_init_done  
 CLMA_66_212/B1                                                            f       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.171         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.072%), Route: 0.332ns(59.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_66_212/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Hold time                                              -0.106       4.735                          

 Data required time                                                  4.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.735                          
 Data arrival time                                                   5.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.436                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    4970.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290    4971.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.638    4971.882         ddr_init_done    
 CLMS_62_213/Y1                    td                    0.304    4972.186 r       hdmi_out_inst/N76_1/gateop_perm/Z
                                   net (fanout=1)        0.121    4972.307         hdmi_out_inst/N76
 CLMS_62_213/Y2                    td                    0.210    4972.517 r       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.247    4972.764         hdmi_out_inst/hv_cnt_inst/N108
 CLMS_62_213/RS                                                            r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                                4972.764         Logic Levels: 2  
                                                                                   Logic: 0.804ns(44.420%), Route: 1.006ns(55.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMS_62_213/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4972.764                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.421                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    4970.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290    4971.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.620    4971.864         ddr_init_done    
 CLMA_58_213/Y2                    td                    0.210    4972.074 r       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.564    4972.638         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_216/RS                                                            r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                                4972.638         Logic Levels: 1  
                                                                                   Logic: 0.500ns(29.691%), Route: 1.184ns(70.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4972.638                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.295                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    4970.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290    4971.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.620    4971.864         ddr_init_done    
 CLMA_58_213/Y2                    td                    0.210    4972.074 r       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.560    4972.634         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_208/RS                                                            r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                                4972.634         Logic Levels: 1  
                                                                                   Logic: 0.500ns(29.762%), Route: 1.180ns(70.238%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_70_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Setup time                                             -0.376    4964.343                          

 Data required time                                               4964.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.343                          
 Data arrival time                                                4972.634                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.291                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_34_237/Q0                    tco                   0.226      10.612 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.348      10.960         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
 CLMS_38_229/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                  10.960         Logic Levels: 0  
                                                                                   Logic: 0.226ns(39.373%), Route: 0.348ns(60.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMS_38_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.115                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_229/Q1                    tco                   0.229      10.615 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.351      10.966         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [5]
 CLMA_34_220/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                  10.966         Logic Levels: 0  
                                                                                   Logic: 0.229ns(39.483%), Route: 0.351ns(60.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.121                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_30_229/Q3                    tco                   0.226      10.612 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.374      10.986         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [4]
 CLMA_34_220/M2                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                  10.986         Logic Levels: 0  
                                                                                   Logic: 0.226ns(37.667%), Route: 0.374ns(62.333%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Hold time                                              -0.014       4.845                          

 Data required time                                                  4.845                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.845                          
 Data arrival time                                                  10.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.141                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.288       5.249 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.444       5.693         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_226_192/Y3                   td                    0.459       6.152 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.253       6.405         ms72xx_ctl/ms7200_ctl/_N57732
 CLMA_226_192/Y2                   td                    0.210       6.615 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.345       6.960         ms72xx_ctl/ms7200_ctl/_N57738
 CLMA_226_180/Y0                   td                    0.210       7.170 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.284       7.454         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_181/Y1                   td                    0.288       7.742 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.346       8.088         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_180/Y3                   td                    0.303       8.391 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.404       8.795         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_242_184/Y1                   td                    0.197       8.992 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.391       9.383         ms72xx_ctl/ms7200_ctl/N8
 CLMA_242_192/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   9.383         Logic Levels: 6  
                                                                                   Logic: 1.955ns(44.211%), Route: 2.467ns(55.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531     104.617         ntclkbufg_2      
 CLMA_242_192/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.775                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.288       5.249 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.444       5.693         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_226_192/Y3                   td                    0.459       6.152 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.253       6.405         ms72xx_ctl/ms7200_ctl/_N57732
 CLMA_226_192/Y2                   td                    0.210       6.615 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.345       6.960         ms72xx_ctl/ms7200_ctl/_N57738
 CLMA_226_180/Y0                   td                    0.210       7.170 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.284       7.454         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_181/Y1                   td                    0.288       7.742 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.346       8.088         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_180/Y3                   td                    0.303       8.391 r       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.404       8.795         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_242_184/Y1                   td                    0.197       8.992 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.391       9.383         ms72xx_ctl/ms7200_ctl/N8
 CLMA_242_192/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   9.383         Logic Levels: 6  
                                                                                   Logic: 1.955ns(44.211%), Route: 2.467ns(55.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531     104.617         ntclkbufg_2      
 CLMA_242_192/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.617     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   9.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.775                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.288       5.249 r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.444       5.693         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_226_192/Y3                   td                    0.459       6.152 r       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.253       6.405         ms72xx_ctl/ms7200_ctl/_N57732
 CLMA_226_192/Y2                   td                    0.210       6.615 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.345       6.960         ms72xx_ctl/ms7200_ctl/_N57738
 CLMA_226_180/Y0                   td                    0.210       7.170 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.284       7.454         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_181/Y1                   td                    0.288       7.742 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.422       8.164         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_185/Y0                   td                    0.341       8.505 f       ms72xx_ctl/ms7200_ctl/state_2/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.681       9.186         ms72xx_ctl/ms7200_ctl/state_n [2]
 CLMA_230_185/Y3                   td                    0.210       9.396 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.438       9.834         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_242_184/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.834         Logic Levels: 6  
                                                                                   Logic: 2.006ns(41.166%), Route: 2.867ns(58.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531     104.617         ntclkbufg_2      
 CLMA_242_184/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.308     104.925                          
 clock uncertainty                                      -0.150     104.775                          

 Setup time                                             -0.121     104.654                          

 Data required time                                                104.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.654                          
 Data arrival time                                                   9.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.820                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_174_177/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_177/Q1                   tco                   0.224       4.841 f       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.218       5.059         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_168/ADA0[6]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   5.059         Logic Levels: 0  
                                                                                   Logic: 0.224ns(50.679%), Route: 0.218ns(49.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 DRM_178_168/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.059                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_242_177/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_177/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.236       5.074         ms72xx_ctl/ms7200_ctl/cmd_index [3]
 DRM_234_168/ADA0[8]                                                       f       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   5.074         Logic Levels: 0  
                                                                                   Logic: 0.221ns(48.359%), Route: 0.236ns(51.641%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 DRM_234_168/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.161       4.814                          

 Data required time                                                  4.814                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.814                          
 Data arrival time                                                   5.074                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_174_177/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_177/Q3                   tco                   0.221       4.838 f       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.315       5.153         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_178_168/ADA0[8]                                                       f       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   5.153         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.231%), Route: 0.315ns(58.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 DRM_178_168/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.308       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                               0.210       4.863                          

 Data required time                                                  4.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.863                          
 Data arrival time                                                   5.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.983       6.699         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMS_62_221/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.699         Logic Levels: 0  
                                                                                   Logic: 0.289ns(22.720%), Route: 0.983ns(77.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_221/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   6.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.025                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_224/Q0                    tco                   0.287       5.714 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.931       6.645         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_62_196/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   6.645         Logic Levels: 0  
                                                                                   Logic: 0.287ns(23.563%), Route: 0.931ns(76.437%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_62_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   6.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.079                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.289       5.716 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.890       6.606         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_46_224/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.606         Logic Levels: 0  
                                                                                   Logic: 0.289ns(24.512%), Route: 0.890ns(75.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Recovery time                                          -0.617      24.724                          

 Data required time                                                 24.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.724                          
 Data arrival time                                                   6.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.118                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.458       5.777         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMS_50_193/RSCO                  td                    0.105       5.882 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.882         ntR324           
 CLMS_50_197/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.882         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.804%), Route: 0.458ns(58.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.458       5.777         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMS_50_193/RSCO                  td                    0.105       5.882 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       5.882         ntR324           
 CLMS_50_197/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.882         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.804%), Route: 0.458ns(58.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.303       5.124                          
 clock uncertainty                                       0.000       5.124                          

 Removal time                                            0.000       5.124                          

 Data required time                                                  5.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.124                          
 Data arrival time                                                   5.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.758                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.224       5.319 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.477       5.796         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_193/RSCO                  td                    0.105       5.901 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.901         ntR336           
 CLMA_58_197/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.901         Logic Levels: 1  
                                                                                   Logic: 0.329ns(40.819%), Route: 0.477ns(59.181%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.901                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[23]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      1.787      13.032         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_92/RSCO                   td                    0.147      13.179 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.179         ntR206           
 CLMA_30_96/RSCO                   td                    0.147      13.326 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.326         ntR205           
 CLMA_30_100/RSCO                  td                    0.147      13.473 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.473         ntR204           
 CLMA_30_104/RSCO                  td                    0.147      13.620 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.620         ntR203           
 CLMA_30_108/RSCO                  td                    0.147      13.767 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.767         ntR202           
 CLMA_30_112/RSCO                  td                    0.147      13.914 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.914         ntR201           
 CLMA_30_116/RSCO                  td                    0.147      14.061 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.061         ntR200           
 CLMA_30_120/RSCO                  td                    0.147      14.208 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.208         ntR199           
 CLMA_30_124/RSCO                  td                    0.147      14.355 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      14.355         ntR198           
 CLMA_30_128/RSCO                  td                    0.147      14.502 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.502         ntR197           
 CLMA_30_132/RSCO                  td                    0.147      14.649 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.649         ntR196           
 CLMA_30_136/RSCO                  td                    0.147      14.796 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.796         ntR195           
 CLMA_30_140/RSCO                  td                    0.147      14.943 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.943         ntR194           
 CLMA_30_144/RSCO                  td                    0.147      15.090 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.090         ntR193           
 CLMA_30_148/RSCO                  td                    0.147      15.237 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.237         ntR192           
 CLMA_30_152/RSCO                  td                    0.147      15.384 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      15.384         ntR191           
 CLMA_30_156/RSCO                  td                    0.147      15.531 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.531         ntR190           
 CLMA_30_160/RSCO                  td                    0.147      15.678 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.678         ntR189           
 CLMA_30_164/RSCO                  td                    0.147      15.825 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.825         ntR188           
 CLMA_30_168/RSCO                  td                    0.147      15.972 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.972         ntR187           
 CLMA_30_172/RSCO                  td                    0.147      16.119 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.119         ntR186           
 CLMA_30_176/RSCO                  td                    0.147      16.266 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.266         ntR185           
 CLMA_30_180/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[23]/opit_0_inv/RS

 Data arrival time                                                  16.266         Logic Levels: 22 
                                                                                   Logic: 3.525ns(66.359%), Route: 1.787ns(33.641%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[23]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.302                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      1.787      13.032         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_92/RSCO                   td                    0.147      13.179 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.179         ntR206           
 CLMA_30_96/RSCO                   td                    0.147      13.326 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.326         ntR205           
 CLMA_30_100/RSCO                  td                    0.147      13.473 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.473         ntR204           
 CLMA_30_104/RSCO                  td                    0.147      13.620 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.620         ntR203           
 CLMA_30_108/RSCO                  td                    0.147      13.767 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.767         ntR202           
 CLMA_30_112/RSCO                  td                    0.147      13.914 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.914         ntR201           
 CLMA_30_116/RSCO                  td                    0.147      14.061 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.061         ntR200           
 CLMA_30_120/RSCO                  td                    0.147      14.208 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.208         ntR199           
 CLMA_30_124/RSCO                  td                    0.147      14.355 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      14.355         ntR198           
 CLMA_30_128/RSCO                  td                    0.147      14.502 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.502         ntR197           
 CLMA_30_132/RSCO                  td                    0.147      14.649 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.649         ntR196           
 CLMA_30_136/RSCO                  td                    0.147      14.796 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.796         ntR195           
 CLMA_30_140/RSCO                  td                    0.147      14.943 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.943         ntR194           
 CLMA_30_144/RSCO                  td                    0.147      15.090 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.090         ntR193           
 CLMA_30_148/RSCO                  td                    0.147      15.237 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.237         ntR192           
 CLMA_30_152/RSCO                  td                    0.147      15.384 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      15.384         ntR191           
 CLMA_30_156/RSCO                  td                    0.147      15.531 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.531         ntR190           
 CLMA_30_160/RSCO                  td                    0.147      15.678 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.678         ntR189           
 CLMA_30_164/RSCO                  td                    0.147      15.825 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.825         ntR188           
 CLMA_30_168/RSCO                  td                    0.147      15.972 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.972         ntR187           
 CLMA_30_172/RSCO                  td                    0.147      16.119 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.119         ntR186           
 CLMA_30_176/RSCO                  td                    0.147      16.266 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.266         ntR185           
 CLMA_30_180/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RS

 Data arrival time                                                  16.266         Logic Levels: 22 
                                                                                   Logic: 3.525ns(66.359%), Route: 1.787ns(33.641%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.302                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.291      11.245 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      1.787      13.032         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_92/RSCO                   td                    0.147      13.179 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000      13.179         ntR206           
 CLMA_30_96/RSCO                   td                    0.147      13.326 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.326         ntR205           
 CLMA_30_100/RSCO                  td                    0.147      13.473 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.473         ntR204           
 CLMA_30_104/RSCO                  td                    0.147      13.620 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.620         ntR203           
 CLMA_30_108/RSCO                  td                    0.147      13.767 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      13.767         ntR202           
 CLMA_30_112/RSCO                  td                    0.147      13.914 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.914         ntR201           
 CLMA_30_116/RSCO                  td                    0.147      14.061 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.061         ntR200           
 CLMA_30_120/RSCO                  td                    0.147      14.208 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.208         ntR199           
 CLMA_30_124/RSCO                  td                    0.147      14.355 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      14.355         ntR198           
 CLMA_30_128/RSCO                  td                    0.147      14.502 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.502         ntR197           
 CLMA_30_132/RSCO                  td                    0.147      14.649 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      14.649         ntR196           
 CLMA_30_136/RSCO                  td                    0.147      14.796 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.796         ntR195           
 CLMA_30_140/RSCO                  td                    0.147      14.943 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.943         ntR194           
 CLMA_30_144/RSCO                  td                    0.147      15.090 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.090         ntR193           
 CLMA_30_148/RSCO                  td                    0.147      15.237 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.237         ntR192           
 CLMA_30_152/RSCO                  td                    0.147      15.384 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      15.384         ntR191           
 CLMA_30_156/RSCO                  td                    0.147      15.531 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.531         ntR190           
 CLMA_30_160/RSCO                  td                    0.147      15.678 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.678         ntR189           
 CLMA_30_164/RSCO                  td                    0.147      15.825 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.825         ntR188           
 CLMA_30_168/RSCO                  td                    0.147      15.972 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      15.972         ntR187           
 CLMA_30_172/RSCO                  td                    0.147      16.119 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.119         ntR186           
 CLMA_30_176/RSCO                  td                    0.147      16.266 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.266         ntR185           
 CLMA_30_180/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RS

 Data arrival time                                                  16.266         Logic Levels: 22 
                                                                                   Logic: 3.525ns(66.359%), Route: 1.787ns(33.641%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  16.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.302                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMS_14_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_193/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.305      10.913         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_192/RSCO                  td                    0.105      11.018 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.018         ntR688           
 CLMA_10_196/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.018         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.741%), Route: 0.305ns(48.259%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMS_14_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_193/Q0                    tco                   0.222      10.608 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.305      10.913         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_192/RSCO                  td                    0.105      11.018 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      11.018         ntR688           
 CLMA_10_196/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  11.018         Logic Levels: 1  
                                                                                   Logic: 0.327ns(51.741%), Route: 0.305ns(48.259%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.000      10.622                          

 Data required time                                                 10.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.622                          
 Data arrival time                                                  11.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.224      10.610 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      0.324      10.934         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_208/RSCO                  td                    0.105      11.039 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.039         ntR287           
 CLMA_46_212/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  11.039         Logic Levels: 1  
                                                                                   Logic: 0.329ns(50.383%), Route: 0.324ns(49.617%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_46_212/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Removal time                                            0.000      10.615                          

 Data required time                                                 10.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.615                          
 Data arrival time                                                  11.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.424                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.945       7.902         N45              
 CLMS_34_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.902         Logic Levels: 2  
                                                                                   Logic: 1.245ns(42.333%), Route: 1.696ns(57.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.763                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.945       7.902         N45              
 CLMS_34_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   7.902         Logic Levels: 2  
                                                                                   Logic: 1.245ns(42.333%), Route: 1.696ns(57.667%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                          -0.617      19.665                          

 Data required time                                                 19.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 19.665                          
 Data arrival time                                                   7.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.763                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    5.671  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 r       N45/gateop_perm/Z
                                   net (fanout=606)      1.281       8.238         N45              
 CLMS_34_221/RSCO                  td                    0.137       8.375 r       hdmi_out_inst/fifo_wdata[230]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.375         ntR209           
 CLMS_34_225/RSCO                  td                    0.137       8.512 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.512         ntR208           
 CLMS_34_229/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.512         Logic Levels: 4  
                                                                                   Logic: 1.519ns(42.777%), Route: 2.032ns(57.223%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      20.386         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246      20.632                          
 clock uncertainty                                      -0.350      20.282                          

 Recovery time                                           0.000      20.282                          

 Data required time                                                 20.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.282                          
 Data arrival time                                                   8.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.770                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.229       4.846 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.243         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.156       5.399 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.085       5.484         _N61633          
 CLMA_58_216/Y3                    td                    0.221       5.705 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.634       6.339         N45              
 CLMA_38_220/RSCO                  td                    0.115       6.454 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.454         ntR231           
 CLMA_38_224/RSCI                                                          f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.454         Logic Levels: 3  
                                                                                   Logic: 0.721ns(39.249%), Route: 1.116ns(60.751%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_38_224/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                            0.000      11.058                          

 Data required time                                                 11.058                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.058                          
 Data arrival time                                                   6.454                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.604                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.229       4.846 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.243         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.156       5.399 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.085       5.484         _N61633          
 CLMA_58_216/Y3                    td                    0.221       5.705 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.634       6.339         N45              
 CLMA_38_220/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.606ns(35.192%), Route: 1.116ns(64.808%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_38_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.499                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    6.091  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.229       4.846 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.243         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.156       5.399 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.085       5.484         _N61633          
 CLMA_58_216/Y3                    td                    0.221       5.705 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.634       6.339         N45              
 CLMA_38_220/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.339         Logic Levels: 2  
                                                                                   Logic: 0.606ns(35.192%), Route: 1.116ns(64.808%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_38_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246      10.708                          
 clock uncertainty                                       0.350      11.058                          

 Removal time                                           -0.220      10.838                          

 Data required time                                                 10.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.838                          
 Data arrival time                                                   6.339                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.499                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585   58804.961         ntclkbufg_2      
 CLMA_58_232/CLK                                                           r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_232/Q1                    tco                   0.291   58805.252 r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.456   58805.708         rst_value[9]     
 CLMA_58_220/Y1                    td                    0.468   58806.176 r       N67_29/gateop_perm/Z
                                   net (fanout=2)        0.306   58806.482         _N61625          
 CLMA_58_213/Y0                    td                    0.478   58806.960 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.421   58807.381         rstn             
 CLMA_58_209/Y1                    td                    0.197   58807.578 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       1.129   58808.707         N47              
 CLMA_30_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               58808.707         Logic Levels: 3  
                                                                                   Logic: 1.434ns(38.281%), Route: 2.312ns(61.719%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_30_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58808.707                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.587                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585   58804.961         ntclkbufg_2      
 CLMA_58_232/CLK                                                           r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_232/Q1                    tco                   0.291   58805.252 r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.456   58805.708         rst_value[9]     
 CLMA_58_220/Y1                    td                    0.468   58806.176 r       N67_29/gateop_perm/Z
                                   net (fanout=2)        0.306   58806.482         _N61625          
 CLMA_58_213/Y0                    td                    0.478   58806.960 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.421   58807.381         rstn             
 CLMA_58_209/Y1                    td                    0.197   58807.578 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       1.059   58808.637         N47              
 CLMA_34_236/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               58808.637         Logic Levels: 3  
                                                                                   Logic: 1.434ns(39.010%), Route: 2.242ns(60.990%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_34_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58808.637                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.517                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254   58801.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076   58801.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787   58802.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107   58802.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078   58803.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58803.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585   58804.961         ntclkbufg_2      
 CLMA_58_232/CLK                                                           r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/CLK

 CLMA_58_232/Q1                    tco                   0.291   58805.252 r       cnt_rst/cnt[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.456   58805.708         rst_value[9]     
 CLMA_58_220/Y1                    td                    0.468   58806.176 r       N67_29/gateop_perm/Z
                                   net (fanout=2)        0.306   58806.482         _N61625          
 CLMA_58_213/Y0                    td                    0.478   58806.960 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.421   58807.381         rstn             
 CLMA_58_209/Y1                    td                    0.197   58807.578 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.945   58808.523         N47              
 CLMA_34_220/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS

 Data arrival time                                               58808.523         Logic Levels: 3  
                                                                                   Logic: 1.434ns(40.258%), Route: 2.128ns(59.742%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047   58801.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58801.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048   58801.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758   58801.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096   58802.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059   58803.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58803.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531   58804.623         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.264   58804.887                          
 clock uncertainty                                      -0.150   58804.737                          

 Recovery time                                          -0.617   58804.120                          

 Data required time                                              58804.120                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58804.120                          
 Data arrival time                                               58808.523                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.403                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.528       5.367         _72xx_init_done  
 CLMA_58_209/Y1                    td                    0.198       5.565 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.684       6.249         N47              
 CLMA_30_224/RSCO                  td                    0.105       6.354 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.354         ntR181           
 CLMA_30_228/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.354         Logic Levels: 2  
                                                                                   Logic: 0.525ns(30.225%), Route: 1.212ns(69.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.513                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.528       5.367         _72xx_init_done  
 CLMA_58_209/Y1                    td                    0.194       5.561 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.686       6.247         N47              
 CLMA_30_217/RSCO                  td                    0.115       6.362 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.362         ntR102           
 CLMA_30_221/RSCI                                                          f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.362         Logic Levels: 2  
                                                                                   Logic: 0.531ns(30.430%), Route: 1.214ns(69.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.521                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.074  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.222       4.839 f       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.528       5.367         _72xx_init_done  
 CLMA_58_209/Y1                    td                    0.194       5.561 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.686       6.247         N47              
 CLMA_30_217/RSCO                  td                    0.115       6.362 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       6.362         ntR102           
 CLMA_30_221/RSCI                                                          f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.362         Logic Levels: 2  
                                                                                   Logic: 0.531ns(30.430%), Route: 1.214ns(69.570%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.264       4.691                          
 clock uncertainty                                       0.150       4.841                          

 Removal time                                            0.000       4.841                          

 Data required time                                                  4.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.841                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.521                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    4970.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290    4971.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.481    4971.725         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.316    4972.041 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       1.129    4973.170         N47              
 CLMA_30_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.170         Logic Levels: 1  
                                                                                   Logic: 0.606ns(27.347%), Route: 1.610ns(72.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_30_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.170                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -9.068                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    4970.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290    4971.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.481    4971.725         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.316    4972.041 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       1.059    4973.100         N47              
 CLMA_34_236/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                4973.100         Logic Levels: 1  
                                                                                   Logic: 0.606ns(28.239%), Route: 1.540ns(71.761%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_34_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4973.100                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.998                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -6.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254    4961.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076    4961.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438    4963.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4963.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738    4965.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129    4965.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121    4966.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348    4967.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4967.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4967.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191    4969.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4969.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585    4970.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290    4971.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.481    4971.725         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.316    4972.041 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.945    4972.986         N47              
 CLMA_34_220/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS

 Data arrival time                                                4972.986         Logic Levels: 1  
                                                                                   Logic: 0.606ns(29.823%), Route: 1.426ns(70.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047    4961.131 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4961.131         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048    4961.179 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758    4961.937         _N16             
 PLL_158_55/CLK_OUT1               td                    0.096    4962.033 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.059    4963.092         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4963.092 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.531    4964.623         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.246    4964.869                          
 clock uncertainty                                      -0.150    4964.719                          

 Recovery time                                          -0.617    4964.102                          

 Data required time                                               4964.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4964.102                          
 Data arrival time                                                4972.986                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.884                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.228      10.614 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.401      11.015         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.219      11.234 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.684      11.918         N47              
 CLMA_30_224/RSCO                  td                    0.105      12.023 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.023         ntR181           
 CLMA_30_228/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  12.023         Logic Levels: 2  
                                                                                   Logic: 0.552ns(33.720%), Route: 1.085ns(66.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.164                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.228      10.614 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.401      11.015         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.219      11.234 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.697      11.931         N47              
 CLMA_30_217/RSCO                  td                    0.105      12.036 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.036         ntR102           
 CLMA_30_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.036         Logic Levels: 2  
                                                                                   Logic: 0.552ns(33.455%), Route: 1.098ns(66.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.177                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -5.677  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.246

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.531      10.386         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.228      10.614 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.401      11.015         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.219      11.234 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.697      11.931         N47              
 CLMA_30_217/RSCO                  td                    0.105      12.036 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.036         ntR102           
 CLMA_30_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  12.036         Logic Levels: 2  
                                                                                   Logic: 0.552ns(33.455%), Route: 1.098ns(66.545%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        1.078       3.370         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      1.585       4.955         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.246       4.709                          
 clock uncertainty                                       0.150       4.859                          

 Removal time                                            0.000       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                  12.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.177                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.617
  Launch Clock Delay      :  4.961
  Clock Pessimism Removal :  0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.290       5.251 r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.477       5.728         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.487       6.215 r       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.274       6.489         _N61629          
 CLMA_58_216/Y3                    td                    0.468       6.957 f       N45/gateop_perm/Z
                                   net (fanout=606)      2.844       9.801         N45              
 CLMA_230_181/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   9.801         Logic Levels: 2  
                                                                                   Logic: 1.245ns(25.723%), Route: 3.595ns(74.277%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100     102.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059     103.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     103.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531     104.617         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.290     104.907                          
 clock uncertainty                                      -0.150     104.757                          

 Recovery time                                          -0.617     104.140                          

 Data required time                                                104.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.140                          
 Data arrival time                                                   9.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.339                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.961
  Launch Clock Delay      :  4.617
  Clock Pessimism Removal :  -0.290

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N16             
 PLL_158_55/CLK_OUT0               td                    0.100       2.027 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.059       3.086         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.086 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.531       4.617         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.229       4.846 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.397       5.243         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.156       5.399 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.085       5.484         _N61633          
 CLMA_58_216/Y3                    td                    0.217       5.701 r       N45/gateop_perm/Z
                                   net (fanout=606)      2.363       8.064         N45              
 CLMA_230_181/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   8.064         Logic Levels: 2  
                                                                                   Logic: 0.602ns(17.464%), Route: 2.845ns(82.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N16             
 PLL_158_55/CLK_OUT0               td                    0.107       2.298 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        1.078       3.376         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       3.376 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      1.585       4.961         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.290       4.671                          
 clock uncertainty                                       0.000       4.671                          

 Removal time                                           -0.226       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                   8.064                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.619                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.290      11.244 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       1.125      12.369         ddr_init_done    
 CLMS_50_233/Y3                    td                    0.315      12.684 f       N1/gateop_perm/Z 
                                   net (fanout=1)        1.739      14.423         nt_init_done     
 IOL_19_374/DO                     td                    0.139      14.562 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.562         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.853      18.415 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      18.524         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  18.524         Logic Levels: 3  
                                                                                   Logic: 4.597ns(60.727%), Route: 2.973ns(39.273%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_46_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_46_172/Q0                    tco                   0.289      11.243 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=88)       0.469      11.712         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMA_46_192/Y1                    td                    0.316      12.028 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.300      14.328         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.467 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.467         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.370 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.466         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.466         Logic Levels: 3  
                                                                                   Logic: 4.647ns(61.861%), Route: 2.865ns(38.139%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     1.585      10.954         ntclkbufg_0      
 CLMA_62_204/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/CLK

 CLMA_62_204/Q0                    tco                   0.287      11.241 f       axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/Q
                                   net (fanout=3)        1.860      13.101         nt_led[3]        
 IOL_67_374/DO                     td                    0.139      13.240 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      13.240         led_obuf[3]/ntO  
 IOBD_64_376/PAD                   td                    3.853      17.093 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.097      17.190         led[3]           
 C5                                                                        f       led[3] (port)    

 Data arrival time                                                  17.190         Logic Levels: 2  
                                                                                   Logic: 4.279ns(68.618%), Route: 1.957ns(31.382%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.552       0.646 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.646         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.461       1.107 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.434       1.541         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_10_261/Y3                    td                    0.156       1.697 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.240       1.937         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N63703
 CLMA_18_260/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.937         Logic Levels: 3  
                                                                                   Logic: 1.169ns(60.351%), Route: 0.768ns(39.649%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P3                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.103       0.103         nt_mem_dq[14]    
 IOBS_LR_0_208/DIN                 td                    0.552       0.655 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.655         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_209/RX_DATA_DD              td                    0.461       1.116 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.581       1.697         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_14_197/Y3                    td                    0.156       1.853 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.085       1.938         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N62994
 CLMA_14_196/C1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.938         Logic Levels: 3  
                                                                                   Logic: 1.169ns(60.320%), Route: 0.769ns(39.680%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[20] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K3                                                      0.000       0.000 f       mem_dq[20] (port)
                                   net (fanout=1)        0.071       0.071         nt_mem_dq[20]    
 IOBS_LR_0_233/DIN                 td                    0.552       0.623 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.623         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_234/RX_DATA_DD              td                    0.461       1.084 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.561       1.645         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_14_244/Y3                    td                    0.194       1.839 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.213       2.052         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N63654
 CLMA_14_240/B1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.052         Logic Levels: 3  
                                                                                   Logic: 1.207ns(58.821%), Route: 0.845ns(41.179%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           Low Pulse Width   CLMS_38_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_38_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_38_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_94_137/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_94_137/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_94_149/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.630       1.250           0.620           High Pulse Width  CLMS_46_209/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.630       1.250           0.620           Low Pulse Width   CLMS_46_209/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.467       3.365           0.898           Low Pulse Width   DRM_26_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           High Pulse Width  DRM_26_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.467       3.365           0.898           High Pulse Width  DRM_26_212/CLKB[1]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width  DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_168/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_205/Q3                    tco                   0.220       3.587 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.843         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_58_205/Y1                    td                    0.359       4.202 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.484       4.686         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63408
 CLMA_62_184/Y2                    td                    0.150       4.836 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.290       5.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63411
 CLMS_62_197/Y1                    td                    0.162       5.288 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=12)       0.161       5.449         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_193/CECO                  td                    0.141       5.590 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.590         ntR773           
 CLMA_58_197/CECO                  td                    0.141       5.731 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.731         ntR772           
 CLMA_58_201/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.731         Logic Levels: 5  
                                                                                   Logic: 1.173ns(49.619%), Route: 1.191ns(50.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.563      22.735                          

 Data required time                                                 22.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.735                          
 Data arrival time                                                   5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.004                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_205/Q3                    tco                   0.220       3.587 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.843         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_58_205/Y1                    td                    0.359       4.202 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.484       4.686         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63408
 CLMA_62_184/Y2                    td                    0.150       4.836 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.290       5.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63411
 CLMS_62_197/Y1                    td                    0.162       5.288 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=12)       0.161       5.449         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_193/CECO                  td                    0.141       5.590 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.590         ntR773           
 CLMA_58_197/CECO                  td                    0.141       5.731 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.731         ntR772           
 CLMA_58_201/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.731         Logic Levels: 5  
                                                                                   Logic: 1.173ns(49.619%), Route: 1.191ns(50.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.563      22.735                          

 Data required time                                                 22.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.735                          
 Data arrival time                                                   5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.004                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/CLK

 CLMS_62_205/Q3                    tco                   0.220       3.587 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       3.843         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [18]
 CLMA_58_205/Y1                    td                    0.359       4.202 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.484       4.686         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63408
 CLMA_62_184/Y2                    td                    0.150       4.836 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.290       5.126         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N63411
 CLMS_62_197/Y1                    td                    0.162       5.288 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=12)       0.161       5.449         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_58_193/CECO                  td                    0.141       5.590 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       5.590         ntR773           
 CLMA_58_197/CECO                  td                    0.141       5.731 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       5.731         ntR772           
 CLMA_58_201/CECI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   5.731         Logic Levels: 5  
                                                                                   Logic: 1.173ns(49.619%), Route: 1.191ns(50.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_201/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.563      22.735                          

 Data required time                                                 22.735                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.735                          
 Data arrival time                                                   5.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.004                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMA_46_196/Q3                    tco                   0.178       3.343 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.402         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_46_196/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.402         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.165                          
 clock uncertainty                                       0.000       3.165                          

 Hold time                                              -0.028       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_38_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_205/Q2                    tco                   0.180       3.345 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.061       3.406         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMS_38_205/A4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.406         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_38_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.406                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/S1
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.201

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_38_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_205/Q0                    tco                   0.179       3.344 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.063       3.407         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMS_38_205/B4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/S1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_38_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.201       3.166                          
 clock uncertainty                                       0.000       3.166                          

 Hold time                                              -0.029       3.137                          

 Data required time                                                  3.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.137                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_38_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_168/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.303       7.263         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMA_46_160/Y1                    td                    0.360       7.623 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.422       8.045         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMS_22_157/Y2                    td                    0.162       8.207 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.280       8.487         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_22_148/Y0                    td                    0.380       8.867 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.420       9.287         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8315
 CLMS_22_149/Y6CD                  td                    0.214       9.501 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.275       9.776         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMS_22_141/Y3                    td                    0.358      10.134 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.260      10.394         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58209
 CLMS_22_137/Y2                    td                    0.150      10.544 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.457      11.001         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_18_137/Y2                    td                    0.233      11.234 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[3]/gateop/F
                                   net (fanout=1)        0.568      11.802         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9949
 CLMS_18_137/A0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  11.802         Logic Levels: 7  
                                                                                   Logic: 2.081ns(41.078%), Route: 2.985ns(58.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMS_18_137/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.154      16.213                          

 Data required time                                                 16.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.213                          
 Data arrival time                                                  11.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.411                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_38_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_168/Q1                    tco                   0.224       6.960 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.303       7.263         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
 CLMA_46_160/Y1                    td                    0.360       7.623 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N161_5/gateop_perm/Z
                                   net (fanout=2)        0.422       8.045         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/read_cmd [0]
 CLMS_22_157/Y2                    td                    0.162       8.207 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=20)       0.280       8.487         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_22_148/Y0                    td                    0.380       8.867 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/gateop_perm/Z
                                   net (fanout=1)        0.420       9.287         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N8315
 CLMS_22_149/Y6CD                  td                    0.214       9.501 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]_muxf6/F
                                   net (fanout=3)        0.275       9.776         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
 CLMS_22_141/Y3                    td                    0.358      10.134 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/gateop_perm/Z
                                   net (fanout=6)        0.260      10.394         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N58209
 CLMS_22_137/Y2                    td                    0.150      10.544 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_r1[1]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=3)        0.457      11.001         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
 CLMS_18_137/Y1                    td                    0.224      11.225 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.355      11.580         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10059
 CLMA_18_136/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.580         Logic Levels: 7  
                                                                                   Logic: 2.072ns(42.775%), Route: 2.772ns(57.225%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_18_136/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.151      16.216                          

 Data required time                                                 16.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.216                          
 Data arrival time                                                  11.580                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.636                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_42_145/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMS_42_145/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.257       7.214         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mr0_ddr3 [6]
 CLMS_38_149/Y1                    td                    0.360       7.574 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.353       7.927         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.295 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.295         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMA_38_152/Y3                    td                    0.387       8.682 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=4)        0.160       8.842         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMS_34_153/COUT                  td                    0.391       9.233 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.233         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/_N5210
 CLMS_34_157/Y0                    td                    0.206       9.439 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.302       9.741         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/mc_rl [4]
 CLMA_22_156/Y2                    td                    0.227       9.968 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.611      10.579         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9897
 CLMA_14_140/Y3                    td                    0.243      10.822 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[6]/gateop/F
                                   net (fanout=1)        0.733      11.555         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N9952
 CLMS_10_141/D1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.555         Logic Levels: 6  
                                                                                   Logic: 2.403ns(49.865%), Route: 2.416ns(50.135%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMS_10_141/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.169      16.198                          

 Data required time                                                 16.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.198                          
 Data arrival time                                                  11.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.643                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_74_164/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/CLK

 CLMA_74_164/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.131       6.697         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [24]
 CLMS_74_165/AD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WD

 Data arrival time                                                   6.697         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.742%), Route: 0.131ns(42.258%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_74_165/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_29/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.697                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.198                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_66_156/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/CLK

 CLMA_66_156/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[17]/opit_0_inv/Q
                                   net (fanout=2)        0.153       6.719         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/dcd_wr_addr [17]
 CLMS_66_153/BD                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WD

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.179ns(53.916%), Route: 0.153ns(46.084%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_66_153/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/B_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_22/ram16x1d/WCLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                               0.293       6.895                          

 Data required time                                                  6.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.895                          
 Data arrival time                                                   6.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.176                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_18_168/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/CLK

 CLMA_18_168/Q0                    tco                   0.179       6.566 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.159       6.725         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_14_169/M0                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WADM0

 Data arrival time                                                   6.725         Logic Levels: 0  
                                                                                   Logic: 0.179ns(52.959%), Route: 0.159ns(47.041%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_14_169/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_wdatapath/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Hold time                                               0.293       6.899                          

 Data required time                                                  6.899                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.899                          
 Data arrival time                                                   6.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.174                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : wr_addr[27]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.668       5.212         N45              
 CLMA_78_184/RSCO                  td                    0.113       5.325 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[17]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.325         ntR309           
 CLMA_78_192/RSCO                  td                    0.113       5.438 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.438         ntR308           
 CLMA_78_196/RSCO                  td                    0.113       5.551 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.551         ntR307           
 CLMA_78_200/RSCO                  td                    0.113       5.664 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.664         ntR306           
 CLMA_78_204/RSCO                  td                    0.113       5.777 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.777         ntR305           
 CLMA_78_208/RSCO                  td                    0.113       5.890 f       wr_addr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.890         ntR304           
 CLMA_78_212/RSCI                                                          f       wr_addr[27]/opit_0_A2Q21/RS

 Data arrival time                                                   5.890         Logic Levels: 8  
                                                                                   Logic: 1.641ns(58.670%), Route: 1.156ns(41.330%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_78_212/CLK                                                           r       wr_addr[27]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   5.890                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.030                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[27]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.528       5.072         N45              
 CLMA_74_192/RSCO                  td                    0.113       5.185 f       hdmi_out_inst/ddr_rd_adr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.185         ntR6             
 CLMA_74_196/RSCO                  td                    0.113       5.298 f       hdmi_out_inst/ddr_rd_adr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.298         ntR5             
 CLMA_74_200/RSCO                  td                    0.113       5.411 f       hdmi_out_inst/ddr_rd_adr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.411         ntR4             
 CLMA_74_204/RSCO                  td                    0.113       5.524 f       hdmi_out_inst/ddr_rd_adr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.524         ntR3             
 CLMA_74_208/RSCO                  td                    0.113       5.637 f       hdmi_out_inst/ddr_rd_adr[25]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.637         ntR2             
 CLMA_74_212/RSCO                  td                    0.113       5.750 f       hdmi_out_inst/ddr_rd_adr[27]/opit_0_A2Q21/RSOUT
                                   net (fanout=1)        0.000       5.750         ntR1             
 CLMA_74_216/RSCO                  td                    0.113       5.863 f       axi_ctrl_inst/axi_rdctrl_inst/axi_araddr[25]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.863         ntR0             
 CLMA_74_220/RSCI                                                          f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[27]/opit_0/RS

 Data arrival time                                                   5.863         Logic Levels: 9  
                                                                                   Logic: 1.754ns(63.321%), Route: 1.016ns(36.679%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_74_220/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[27]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   5.863                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.057                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : wr_addr[23]/opit_0_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.668       5.212         N45              
 CLMA_78_184/RSCO                  td                    0.113       5.325 f       axi_ctrl_inst/axi_wr_ctrl_inst/axi_awaddr[17]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.325         ntR309           
 CLMA_78_192/RSCO                  td                    0.113       5.438 f       wr_addr[9]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.438         ntR308           
 CLMA_78_196/RSCO                  td                    0.113       5.551 f       wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.551         ntR307           
 CLMA_78_200/RSCO                  td                    0.113       5.664 f       wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.664         ntR306           
 CLMA_78_204/RSCO                  td                    0.113       5.777 f       wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.777         ntR305           
 CLMA_78_208/RSCI                                                          f       wr_addr[23]/opit_0_A2Q21/RS

 Data arrival time                                                   5.777         Logic Levels: 7  
                                                                                   Logic: 1.528ns(56.930%), Route: 1.156ns(43.070%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_78_208/CLK                                                           r       wr_addr[23]/opit_0_A2Q21/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Setup time                                             -0.269      15.920                          

 Data required time                                                 15.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.920                          
 Data arrival time                                                   5.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.143                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.290       3.358         _72xx_init_done  
 CLMS_62_225/Y3                    td                    0.130       3.488 r       hdmi_out_inst/N498_3/gateop_perm/Z
                                   net (fanout=2)        0.197       3.685         hdmi_out_inst/N505 [0]
 CLMA_66_224/D4                                                            r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.685         Logic Levels: 1  
                                                                                   Logic: 0.312ns(39.049%), Route: 0.487ns(60.951%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_66_224/CLK                                                           r       hdmi_out_inst/cur_state_1/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.038       6.896                          

 Data required time                                                  6.896                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.896                          
 Data arrival time                                                   3.685                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.211                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L4
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.290       3.358         _72xx_init_done  
 CLMS_62_225/Y3                    td                    0.126       3.484 f       hdmi_out_inst/N498_3/gateop_perm/Z
                                   net (fanout=2)        0.237       3.721         hdmi_out_inst/N505 [0]
 CLMS_62_233/C4                                                            f       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.721         Logic Levels: 1  
                                                                                   Logic: 0.308ns(36.886%), Route: 0.527ns(63.114%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_62_233/CLK                                                           r       hdmi_out_inst/cur_state_0/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                              -0.028       6.906                          

 Data required time                                                  6.906                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.906                          
 Data arrival time                                                   3.721                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.185                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.184       3.070 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.257       3.327         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.126       3.453 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.059       3.512         _N61633          
 CLMA_58_216/Y3                    td                    0.174       3.686 r       N45/gateop_perm/Z
                                   net (fanout=606)      0.312       3.998         N45              
 DRM_54_212/RSTA[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/RSTA

 Data arrival time                                                   3.998         Logic Levels: 2  
                                                                                   Logic: 0.484ns(43.525%), Route: 0.628ns(56.475%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 DRM_54_212/CLKA[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Hold time                                               0.016       6.950                          

 Data required time                                                  6.950                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.950                          
 Data arrival time                                                   3.998                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.952                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_34_224/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_34_224/Q2                    tco                   0.223    1773.302 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1773.381         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [5]
 CLMS_34_225/M1                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                1773.381         Logic Levels: 0  
                                                                                   Logic: 0.223ns(73.841%), Route: 0.079ns(26.159%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895    1776.387         ntclkbufg_0      
 CLMS_34_225/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK

 CLMA_30_228/Q0                    tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1773.379         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [0]
 CLMA_30_229/M0                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/D

 Data arrival time                                                1773.379         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895    1776.387         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.742                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      1769.990    1769.990 r                        
 P20                                                     0.000    1769.990 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.064         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    1770.925 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.925         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    1770.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478    1771.461         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079    1771.540 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614    1772.154         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    1772.154 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925    1773.079         ntclkbufg_1      
 CLMA_30_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK

 CLMA_30_237/Q0                    tco                   0.221    1773.300 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.079    1773.379         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [1]
 CLMA_30_236/M0                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/D

 Data arrival time                                                1773.379         Logic Levels: 0  
                                                                                   Logic: 0.221ns(73.667%), Route: 0.079ns(26.333%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    1770.000    1770.000 r                        
 P20                                                     0.000    1770.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    1770.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    1770.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1770.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    1770.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423    1772.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    1772.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981    1773.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089    1773.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669    1774.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200    1774.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    1774.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    1774.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283    1775.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    1775.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895    1776.387         ntclkbufg_0      
 CLMA_30_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.152    1776.539                          
 clock uncertainty                                      -0.350    1776.189                          

 Setup time                                             -0.068    1776.121                          

 Data required time                                               1776.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1776.121                          
 Data arrival time                                                1773.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.742                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_34_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_34_236/Q2                    tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.120         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [3]
 CLMS_34_237/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                6733.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    6736.736         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMA_34_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_34_228/Q2                    tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058    6733.120         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [4]
 CLMS_34_229/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                6733.120         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    6736.736         ntclkbufg_0      
 CLMS_34_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.120                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.854                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    6730.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    6730.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    6731.310         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    6731.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    6731.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    6731.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    6732.882         ntclkbufg_1      
 CLMS_38_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q/CLK

 CLMS_38_229/Q2                    tco                   0.180    6733.062 f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q/Q
                                   net (fanout=1)        0.062    6733.124         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rptr [2]
 CLMA_38_228/CD                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                6733.124         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.380%), Route: 0.062ns(25.620%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    6730.000    6730.000 r                        
 P20                                                     0.000    6730.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    6730.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    6730.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    6730.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    6730.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    6732.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    6732.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    6733.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    6733.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    6734.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    6734.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    6734.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    6734.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    6735.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    6735.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    6736.736         ntclkbufg_0      
 CLMA_38_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152    6736.584                          
 clock uncertainty                                       0.350    6736.934                          

 Hold time                                               0.040    6736.974                          

 Data required time                                               6736.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                               6736.974                          
 Data arrival time                                                6733.124                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.850                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[170]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q0                    tco                   0.221       3.310 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.285       3.595         hdmi_out_inst/pix_cnt [1]
 CLMA_62_228/Y2                    td                    0.376       3.971 r       hdmi_out_inst/N251_5/gateop_perm/Z
                                   net (fanout=1)        0.073       4.044         hdmi_out_inst/N251
 CLMA_62_228/Y1                    td                    0.244       4.288 f       hdmi_out_inst/N354_3/gateop_perm/Z
                                   net (fanout=86)       0.536       4.824         hdmi_out_inst/N354
 CLMA_50_200/CECO                  td                    0.132       4.956 f       hdmi_out_inst/buff1[235]/opit_0/CEOUT
                                   net (fanout=3)        0.000       4.956         ntR880           
 CLMA_50_204/CECO                  td                    0.132       5.088 f       hdmi_out_inst/buff1[234]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.088         ntR879           
 CLMA_50_208/CECO                  td                    0.132       5.220 f       hdmi_out_inst/buff1[239]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.220         ntR878           
 CLMA_50_212/CECO                  td                    0.132       5.352 f       hdmi_out_inst/buff1[209]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.352         ntR877           
 CLMA_50_216/CECO                  td                    0.132       5.484 f       hdmi_out_inst/buff1[214]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.484         ntR876           
 CLMA_50_220/CECO                  td                    0.132       5.616 f       hdmi_out_inst/buff1[177]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.616         ntR875           
 CLMA_50_224/CECO                  td                    0.132       5.748 f       hdmi_out_inst/buff1[130]/opit_0/CEOUT
                                   net (fanout=2)        0.000       5.748         ntR874           
 CLMA_50_228/CECO                  td                    0.132       5.880 f       hdmi_out_inst/buff1[119]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.880         ntR873           
 CLMA_50_232/CECI                                                          f       hdmi_out_inst/buff1[170]/opit_0/CE

 Data arrival time                                                   5.880         Logic Levels: 10 
                                                                                   Logic: 1.897ns(67.968%), Route: 0.894ns(32.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_50_232/CLK                                                           r       hdmi_out_inst/buff1[170]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.194                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[172]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q0                    tco                   0.221       3.310 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.285       3.595         hdmi_out_inst/pix_cnt [1]
 CLMA_62_228/Y2                    td                    0.376       3.971 r       hdmi_out_inst/N251_5/gateop_perm/Z
                                   net (fanout=1)        0.073       4.044         hdmi_out_inst/N251
 CLMA_62_228/Y1                    td                    0.244       4.288 f       hdmi_out_inst/N354_3/gateop_perm/Z
                                   net (fanout=86)       0.536       4.824         hdmi_out_inst/N354
 CLMA_50_200/CECO                  td                    0.132       4.956 f       hdmi_out_inst/buff1[235]/opit_0/CEOUT
                                   net (fanout=3)        0.000       4.956         ntR880           
 CLMA_50_204/CECO                  td                    0.132       5.088 f       hdmi_out_inst/buff1[234]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.088         ntR879           
 CLMA_50_208/CECO                  td                    0.132       5.220 f       hdmi_out_inst/buff1[239]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.220         ntR878           
 CLMA_50_212/CECO                  td                    0.132       5.352 f       hdmi_out_inst/buff1[209]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.352         ntR877           
 CLMA_50_216/CECO                  td                    0.132       5.484 f       hdmi_out_inst/buff1[214]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.484         ntR876           
 CLMA_50_220/CECO                  td                    0.132       5.616 f       hdmi_out_inst/buff1[177]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.616         ntR875           
 CLMA_50_224/CECO                  td                    0.132       5.748 f       hdmi_out_inst/buff1[130]/opit_0/CEOUT
                                   net (fanout=2)        0.000       5.748         ntR874           
 CLMA_50_228/CECO                  td                    0.132       5.880 f       hdmi_out_inst/buff1[119]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.880         ntR873           
 CLMA_50_232/CECI                                                          f       hdmi_out_inst/buff1[172]/opit_0/CE

 Data arrival time                                                   5.880         Logic Levels: 10 
                                                                                   Logic: 1.897ns(67.968%), Route: 0.894ns(32.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_50_232/CLK                                                           r       hdmi_out_inst/buff1[172]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.194                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff1[184]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q0                    tco                   0.221       3.310 f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/Q
                                   net (fanout=71)       0.285       3.595         hdmi_out_inst/pix_cnt [1]
 CLMA_62_228/Y2                    td                    0.376       3.971 r       hdmi_out_inst/N251_5/gateop_perm/Z
                                   net (fanout=1)        0.073       4.044         hdmi_out_inst/N251
 CLMA_62_228/Y1                    td                    0.244       4.288 f       hdmi_out_inst/N354_3/gateop_perm/Z
                                   net (fanout=86)       0.536       4.824         hdmi_out_inst/N354
 CLMA_50_200/CECO                  td                    0.132       4.956 f       hdmi_out_inst/buff1[235]/opit_0/CEOUT
                                   net (fanout=3)        0.000       4.956         ntR880           
 CLMA_50_204/CECO                  td                    0.132       5.088 f       hdmi_out_inst/buff1[234]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.088         ntR879           
 CLMA_50_208/CECO                  td                    0.132       5.220 f       hdmi_out_inst/buff1[239]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.220         ntR878           
 CLMA_50_212/CECO                  td                    0.132       5.352 f       hdmi_out_inst/buff1[209]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.352         ntR877           
 CLMA_50_216/CECO                  td                    0.132       5.484 f       hdmi_out_inst/buff1[214]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.484         ntR876           
 CLMA_50_220/CECO                  td                    0.132       5.616 f       hdmi_out_inst/buff1[177]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.616         ntR875           
 CLMA_50_224/CECO                  td                    0.132       5.748 f       hdmi_out_inst/buff1[130]/opit_0/CEOUT
                                   net (fanout=2)        0.000       5.748         ntR874           
 CLMA_50_228/CECO                  td                    0.132       5.880 f       hdmi_out_inst/buff1[119]/opit_0/CEOUT
                                   net (fanout=6)        0.000       5.880         ntR873           
 CLMA_50_232/CECI                                                          f       hdmi_out_inst/buff1[184]/opit_0/CE

 Data arrival time                                                   5.880         Logic Levels: 10 
                                                                                   Logic: 1.897ns(67.968%), Route: 0.894ns(32.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         6.730       6.730 r                        
 P20                                                     0.000       6.730 r       sys_clk (port)   
                                   net (fanout=1)        0.074       6.804         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       7.539 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.539         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       7.577 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       8.040         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074       8.114 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       8.717         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       8.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       9.612         ntclkbufg_1      
 CLMA_50_232/CLK                                                           r       hdmi_out_inst/buff1[184]/opit_0/CLK
 clock pessimism                                         0.188       9.800                          
 clock uncertainty                                      -0.150       9.650                          

 Setup time                                             -0.576       9.074                          

 Data required time                                                  9.074                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.074                          
 Data arrival time                                                   5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.194                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/sel_r/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK

 CLMA_58_225/Q3                    tco                   0.178       3.060 f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       3.119         hdmi_out_inst/sel_r
 CLMA_58_225/D4                                                            f       hdmi_out_inst/sel_r/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.119         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_58_225/CLK                                                           r       hdmi_out_inst/sel_r/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.207       2.882                          
 clock uncertainty                                       0.000       2.882                          

 Hold time                                              -0.028       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.119                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_62_220/Q2                    tco                   0.180       3.062 f       hdmi_out_inst/pix_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=79)       0.071       3.133         hdmi_out_inst/pix_cnt [0]
 CLMA_62_220/A4                                                            f       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.133         Logic Levels: 0  
                                                                                   Logic: 0.180ns(71.713%), Route: 0.071ns(28.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_62_220/CLK                                                           r       hdmi_out_inst/pix_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.206       2.883                          
 clock uncertainty                                       0.000       2.883                          

 Hold time                                              -0.029       2.854                          

 Data required time                                                  2.854                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.854                          
 Data arrival time                                                   3.133                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603       1.987         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895       2.882         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_30_221/Q0                    tco                   0.182       3.064 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.226       3.290         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/rd_addr [0]
 DRM_26_212/ADB0[5]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRB[5]

 Data arrival time                                                   3.290         Logic Levels: 0  
                                                                                   Logic: 0.182ns(44.608%), Route: 0.226ns(55.392%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 DRM_26_212/CLKB[0]                                                        r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925   58803.093         ntclkbufg_2      
 CLMA_58_244/CLK                                                           r       cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_58_244/Q0                    tco                   0.221   58803.314 f       cnt_rst/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.418   58803.732         rst_value[20]    
 CLMA_58_212/Y2                    td                    0.376   58804.108 r       N67_41/gateop_perm/Z
                                   net (fanout=2)        0.076   58804.184         _N61637          
 CLMA_58_213/Y0                    td                    0.376   58804.560 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.083   58804.643         rstn             
 CLMA_58_213/Y2                    td                    0.379   58805.022 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.363   58805.385         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_216/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                               58805.385         Logic Levels: 3  
                                                                                   Logic: 1.352ns(58.988%), Route: 0.940ns(41.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.385                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.752                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925   58803.093         ntclkbufg_2      
 CLMA_58_244/CLK                                                           r       cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_58_244/Q0                    tco                   0.221   58803.314 f       cnt_rst/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.418   58803.732         rst_value[20]    
 CLMA_58_212/Y2                    td                    0.376   58804.108 r       N67_41/gateop_perm/Z
                                   net (fanout=2)        0.076   58804.184         _N61637          
 CLMA_58_213/Y0                    td                    0.376   58804.560 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.083   58804.643         rstn             
 CLMA_58_213/Y2                    td                    0.379   58805.022 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.359   58805.381         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                               58805.381         Logic Levels: 3  
                                                                                   Logic: 1.352ns(59.091%), Route: 0.936ns(40.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_70_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.381                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.748                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925   58803.093         ntclkbufg_2      
 CLMA_58_244/CLK                                                           r       cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_58_244/Q0                    tco                   0.221   58803.314 f       cnt_rst/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.418   58803.732         rst_value[20]    
 CLMA_58_212/Y2                    td                    0.376   58804.108 r       N67_41/gateop_perm/Z
                                   net (fanout=2)        0.076   58804.184         _N61637          
 CLMA_58_213/Y0                    td                    0.376   58804.560 r       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.083   58804.643         rstn             
 CLMA_58_213/Y2                    td                    0.379   58805.022 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.359   58805.381         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[4]/opit_0_A2Q21/RS

 Data arrival time                                               58805.381         Logic Levels: 3  
                                                                                   Logic: 1.352ns(59.091%), Route: 0.936ns(40.909%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_70_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[4]/opit_0_A2Q21/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Setup time                                             -0.270   58802.633                          

 Data required time                                              58802.633                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.633                          
 Data arrival time                                               58805.381                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.748                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[6]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.147       3.215         _72xx_init_done  
 CLMA_66_212/D1                                                            r       hdmi_out_inst/hv_cnt_inst/h_count[6]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.215         Logic Levels: 0  
                                                                                   Logic: 0.182ns(55.319%), Route: 0.147ns(44.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_66_212/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[6]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.083       2.995                          

 Data required time                                                  2.995                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.995                          
 Data arrival time                                                   3.215                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.207       3.275         _72xx_init_done  
 CLMA_66_216/C0                                                            r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.275         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.787%), Route: 0.207ns(53.213%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_66_216/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.078       3.000                          

 Data required time                                                  3.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.000                          
 Data arrival time                                                   3.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.211       3.279         _72xx_init_done  
 CLMA_66_212/B1                                                            r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.279         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.310%), Route: 0.211ns(53.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_66_212/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/h_count[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Hold time                                              -0.084       2.994                          

 Data required time                                                  2.994                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.994                          
 Data arrival time                                                   3.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.285                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    4966.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223    4966.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.433    4967.392         ddr_init_done    
 CLMS_62_213/Y1                    td                    0.244    4967.636 f       hdmi_out_inst/N76_1/gateop_perm/Z
                                   net (fanout=1)        0.070    4967.706         hdmi_out_inst/N76
 CLMS_62_213/Y2                    td                    0.150    4967.856 f       hdmi_out_inst/hv_cnt_inst/N108/gateop_perm/Z
                                   net (fanout=1)        0.145    4968.001         hdmi_out_inst/hv_cnt_inst/N108
 CLMS_62_213/RS                                                            f       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/RS

 Data arrival time                                                4968.001         Logic Levels: 2  
                                                                                   Logic: 0.617ns(48.775%), Route: 0.648ns(51.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMS_62_213/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/vs_out/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4968.001                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.377                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    4966.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223    4966.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.426    4967.385         ddr_init_done    
 CLMA_58_213/Y2                    td                    0.150    4967.535 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.363    4967.898         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_216/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/RS

 Data arrival time                                                4967.898         Logic Levels: 1  
                                                                                   Logic: 0.373ns(32.100%), Route: 0.789ns(67.900%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_70_216/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[9]/opit_0_A2Q0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4967.898                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.274                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    4966.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223    4966.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.426    4967.385         ddr_init_done    
 CLMA_58_213/Y2                    td                    0.150    4967.535 f       hdmi_out_inst/hv_cnt_inst/N0/gateop_perm/Z
                                   net (fanout=11)       0.359    4967.894         hdmi_out_inst/hv_cnt_inst/N0
 CLMA_70_208/RS                                                            f       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/RS

 Data arrival time                                                4967.894         Logic Levels: 1  
                                                                                   Logic: 0.373ns(32.211%), Route: 0.785ns(67.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_70_208/CLK                                                           r       hdmi_out_inst/hv_cnt_inst/v_count[1]/opit_0_A2Q0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Setup time                                             -0.270    4962.624                          

 Data required time                                               4962.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.624                          
 Data arrival time                                                4967.894                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.270                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMS_34_237/Q0                    tco                   0.182       6.569 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.212       6.781         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [1]
 CLMS_38_229/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                   6.781         Logic Levels: 0  
                                                                                   Logic: 0.182ns(46.193%), Route: 0.212ns(53.807%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMS_38_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.781                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.705                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_229/Q1                    tco                   0.184       6.571 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216       6.787         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [5]
 CLMA_34_220/M0                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/D

 Data arrival time                                                   6.787         Logic Levels: 0  
                                                                                   Logic: 0.184ns(46.000%), Route: 0.216ns(54.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.711                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/CLK

 CLMA_30_229/Q3                    tco                   0.182       6.569 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.237       6.806         hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wptr [4]
 CLMA_34_220/M2                                                            r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/D

 Data arrival time                                                   6.806         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.437%), Route: 0.237ns(56.563%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Hold time                                              -0.011       3.076                          

 Data required time                                                  3.076                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.076                          
 Data arrival time                                                   6.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.730                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.220       3.313 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.286       3.599         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_226_192/Y3                   td                    0.358       3.957 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.151       4.108         ms72xx_ctl/ms7200_ctl/_N57732
 CLMA_226_192/Y2                   td                    0.162       4.270 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.215       4.485         ms72xx_ctl/ms7200_ctl/_N57738
 CLMA_226_180/Y0                   td                    0.162       4.647 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.173       4.820         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_181/Y1                   td                    0.222       5.042 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.216       5.258         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_180/Y3                   td                    0.243       5.501 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.257       5.758         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_242_184/Y1                   td                    0.151       5.909 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.264       6.173         ms72xx_ctl/ms7200_ctl/N8
 CLMA_242_192/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CE

 Data arrival time                                                   6.173         Logic Levels: 6  
                                                                                   Logic: 1.518ns(49.286%), Route: 1.562ns(50.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895     102.886         ntclkbufg_2      
 CLMA_242_192/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.275                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.220       3.313 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.286       3.599         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_226_192/Y3                   td                    0.358       3.957 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.151       4.108         ms72xx_ctl/ms7200_ctl/_N57732
 CLMA_226_192/Y2                   td                    0.162       4.270 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.215       4.485         ms72xx_ctl/ms7200_ctl/_N57738
 CLMA_226_180/Y0                   td                    0.162       4.647 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.173       4.820         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_181/Y1                   td                    0.222       5.042 r       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.216       5.258         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_242_180/Y3                   td                    0.243       5.501 f       ms72xx_ctl/ms7200_ctl/state_1/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.257       5.758         ms72xx_ctl/ms7200_ctl/state_n [1]
 CLMA_242_184/Y1                   td                    0.151       5.909 f       ms72xx_ctl/ms7200_ctl/N8_7/gateop_perm/Z
                                   net (fanout=3)        0.264       6.173         ms72xx_ctl/ms7200_ctl/N8
 CLMA_242_192/CE                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CE

 Data arrival time                                                   6.173         Logic Levels: 6  
                                                                                   Logic: 1.518ns(49.286%), Route: 1.562ns(50.714%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895     102.886         ntclkbufg_2      
 CLMA_242_192/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/opit_0/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.476     102.448                          

 Data required time                                                102.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.448                          
 Data arrival time                                                   6.173                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.275                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_230_180/CLK                                                          r       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_180/Q3                   tco                   0.220       3.313 f       ms72xx_ctl/ms7200_ctl/dri_cnt[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.286       3.599         ms72xx_ctl/ms7200_ctl/dri_cnt [7]
 CLMA_226_192/Y3                   td                    0.358       3.957 f       ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.151       4.108         ms72xx_ctl/ms7200_ctl/_N57732
 CLMA_226_192/Y2                   td                    0.162       4.270 r       ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=7)        0.215       4.485         ms72xx_ctl/ms7200_ctl/_N57738
 CLMA_226_180/Y0                   td                    0.162       4.647 r       ms72xx_ctl/ms7200_ctl/N2053_1/gateop_perm/Z
                                   net (fanout=17)       0.173       4.820         ms72xx_ctl/ms7200_ctl/N261
 CLMA_230_181/Y1                   td                    0.224       5.044 f       ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.274       5.318         ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMA_230_185/Y0                   td                    0.264       5.582 f       ms72xx_ctl/ms7200_ctl/state_2/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        0.457       6.039         ms72xx_ctl/ms7200_ctl/state_n [2]
 CLMA_230_185/Y3                   td                    0.162       6.201 r       ms72xx_ctl/ms7200_ctl/N1797/gateop_perm/Z
                                   net (fanout=1)        0.268       6.469         ms72xx_ctl/ms7200_ctl/N1797
 CLMA_242_184/A4                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.469         Logic Levels: 6  
                                                                                   Logic: 1.552ns(45.972%), Route: 1.824ns(54.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895     102.886         ntclkbufg_2      
 CLMA_242_184/CLK                                                          r       ms72xx_ctl/ms7200_ctl/freq_ensure/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.188     103.074                          
 clock uncertainty                                      -0.150     102.924                          

 Setup time                                             -0.093     102.831                          

 Data required time                                                102.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.831                          
 Data arrival time                                                   6.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.362                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_174_177/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMS_174_177/Q1                   tco                   0.184       3.070 r       ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.140       3.210         ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_178_168/ADA0[6]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[6]

 Data arrival time                                                   3.210         Logic Levels: 0  
                                                                                   Logic: 0.184ns(56.790%), Route: 0.140ns(43.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 DRM_178_168/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_174_177/CLK                                                          r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_174_177/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.198       3.266         ms72xx_ctl/ms7210_ctl/cmd_index [3]
 DRM_178_168/ADA0[8]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRA[8]

 Data arrival time                                                   3.266         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 DRM_178_168/CLKA[0]                                                       r       ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKA
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.166       3.071                          

 Data required time                                                  3.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.071                          
 Data arrival time                                                   3.266                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_242_177/CLK                                                          r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMS_242_177/Q3                   tco                   0.182       3.068 r       ms72xx_ctl/ms7200_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.160       3.228         ms72xx_ctl/ms7200_ctl/cmd_index [3]
 DRM_234_168/ADA0[8]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/ADA0[8]

 Data arrival time                                                   3.228         Logic Levels: 0  
                                                                                   Logic: 0.182ns(53.216%), Route: 0.160ns(46.784%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 DRM_234_168/CLKA[0]                                                       r       ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.188       2.905                          
 clock uncertainty                                       0.000       2.905                          

 Hold time                                               0.127       3.032                          

 Data required time                                                  3.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.032                          
 Data arrival time                                                   3.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.678       4.268         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMS_62_221/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.268         Logic Levels: 0  
                                                                                   Logic: 0.223ns(24.750%), Route: 0.678ns(75.250%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_62_221/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.554                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_46_224/Q0                    tco                   0.221       3.588 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=22)       0.636       4.224         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/logic_rstn
 CLMA_62_196/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   4.224         Logic Levels: 0  
                                                                                   Logic: 0.221ns(25.788%), Route: 0.636ns(74.212%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_62_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.598                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.223       3.590 f       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.612       4.202         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_46_224/RS                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.202         Logic Levels: 0  
                                                                                   Logic: 0.223ns(26.707%), Route: 0.612ns(73.293%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_46_224/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Recovery time                                          -0.476      22.822                          

 Data required time                                                 22.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.822                          
 Data arrival time                                                   4.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.620                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.184       3.349 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.300       3.649         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMS_50_193/RSCO                  td                    0.092       3.741 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       3.741         ntR324           
 CLMS_50_197/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.741         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.917%), Route: 0.300ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.184       3.349 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.300       3.649         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMS_50_193/RSCO                  td                    0.092       3.741 f       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[42]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       3.741         ntR324           
 CLMS_50_197/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.741         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.917%), Route: 0.300ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMS_50_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.187       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.561                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_50_184/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMA_50_184/Q1                    tco                   0.184       3.349 r       axi_ctrl_inst/HMIC_S_inst/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=325)      0.320       3.669         axi_ctrl_inst/HMIC_S_inst/ddr_rstn
 CLMA_58_193/RSCO                  td                    0.092       3.761 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       3.761         ntR336           
 CLMA_58_197/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.761         Logic Levels: 1  
                                                                                   Logic: 0.276ns(46.309%), Route: 0.320ns(53.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 CLMA_58_197/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.577                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[23]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      1.326       8.285         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_92/RSCO                   td                    0.105       8.390 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.390         ntR206           
 CLMA_30_96/RSCO                   td                    0.105       8.495 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.495         ntR205           
 CLMA_30_100/RSCO                  td                    0.105       8.600 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.600         ntR204           
 CLMA_30_104/RSCO                  td                    0.105       8.705 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.705         ntR203           
 CLMA_30_108/RSCO                  td                    0.105       8.810 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.810         ntR202           
 CLMA_30_112/RSCO                  td                    0.105       8.915 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.915         ntR201           
 CLMA_30_116/RSCO                  td                    0.105       9.020 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.020         ntR200           
 CLMA_30_120/RSCO                  td                    0.105       9.125 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.125         ntR199           
 CLMA_30_124/RSCO                  td                    0.105       9.230 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.230         ntR198           
 CLMA_30_128/RSCO                  td                    0.105       9.335 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.335         ntR197           
 CLMA_30_132/RSCO                  td                    0.105       9.440 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.440         ntR196           
 CLMA_30_136/RSCO                  td                    0.105       9.545 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.545         ntR195           
 CLMA_30_140/RSCO                  td                    0.105       9.650 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.650         ntR194           
 CLMA_30_144/RSCO                  td                    0.105       9.755 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.755         ntR193           
 CLMA_30_148/RSCO                  td                    0.105       9.860 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.860         ntR192           
 CLMA_30_152/RSCO                  td                    0.105       9.965 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       9.965         ntR191           
 CLMA_30_156/RSCO                  td                    0.105      10.070 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.070         ntR190           
 CLMA_30_160/RSCO                  td                    0.105      10.175 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.175         ntR189           
 CLMA_30_164/RSCO                  td                    0.105      10.280 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.280         ntR188           
 CLMA_30_168/RSCO                  td                    0.105      10.385 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.385         ntR187           
 CLMA_30_172/RSCO                  td                    0.105      10.490 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.490         ntR186           
 CLMA_30_176/RSCO                  td                    0.105      10.595 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.595         ntR185           
 CLMA_30_180/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[23]/opit_0_inv/RS

 Data arrival time                                                  10.595         Logic Levels: 22 
                                                                                   Logic: 2.533ns(65.639%), Route: 1.326ns(34.361%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[23]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      1.326       8.285         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_92/RSCO                   td                    0.105       8.390 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.390         ntR206           
 CLMA_30_96/RSCO                   td                    0.105       8.495 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.495         ntR205           
 CLMA_30_100/RSCO                  td                    0.105       8.600 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.600         ntR204           
 CLMA_30_104/RSCO                  td                    0.105       8.705 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.705         ntR203           
 CLMA_30_108/RSCO                  td                    0.105       8.810 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.810         ntR202           
 CLMA_30_112/RSCO                  td                    0.105       8.915 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.915         ntR201           
 CLMA_30_116/RSCO                  td                    0.105       9.020 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.020         ntR200           
 CLMA_30_120/RSCO                  td                    0.105       9.125 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.125         ntR199           
 CLMA_30_124/RSCO                  td                    0.105       9.230 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.230         ntR198           
 CLMA_30_128/RSCO                  td                    0.105       9.335 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.335         ntR197           
 CLMA_30_132/RSCO                  td                    0.105       9.440 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.440         ntR196           
 CLMA_30_136/RSCO                  td                    0.105       9.545 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.545         ntR195           
 CLMA_30_140/RSCO                  td                    0.105       9.650 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.650         ntR194           
 CLMA_30_144/RSCO                  td                    0.105       9.755 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.755         ntR193           
 CLMA_30_148/RSCO                  td                    0.105       9.860 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.860         ntR192           
 CLMA_30_152/RSCO                  td                    0.105       9.965 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       9.965         ntR191           
 CLMA_30_156/RSCO                  td                    0.105      10.070 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.070         ntR190           
 CLMA_30_160/RSCO                  td                    0.105      10.175 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.175         ntR189           
 CLMA_30_164/RSCO                  td                    0.105      10.280 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.280         ntR188           
 CLMA_30_168/RSCO                  td                    0.105      10.385 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.385         ntR187           
 CLMA_30_172/RSCO                  td                    0.105      10.490 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.490         ntR186           
 CLMA_30_176/RSCO                  td                    0.105      10.595 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.595         ntR185           
 CLMA_30_180/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RS

 Data arrival time                                                  10.595         Logic Levels: 22 
                                                                                   Logic: 2.533ns(65.639%), Route: 1.326ns(34.361%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      1.326       8.285         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_92/RSCO                   td                    0.105       8.390 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.390         ntR206           
 CLMA_30_96/RSCO                   td                    0.105       8.495 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.495         ntR205           
 CLMA_30_100/RSCO                  td                    0.105       8.600 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ov_d[0]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.600         ntR204           
 CLMA_30_104/RSCO                  td                    0.105       8.705 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.705         ntR203           
 CLMA_30_108/RSCO                  td                    0.105       8.810 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_ctrl[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.810         ntR202           
 CLMA_30_112/RSCO                  td                    0.105       8.915 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.915         ntR201           
 CLMA_30_116/RSCO                  td                    0.105       9.020 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.020         ntR200           
 CLMA_30_120/RSCO                  td                    0.105       9.125 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.125         ntR199           
 CLMA_30_124/RSCO                  td                    0.105       9.230 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/cnt[9]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.230         ntR198           
 CLMA_30_128/RSCO                  td                    0.105       9.335 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_move_done/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.335         ntR197           
 CLMA_30_132/RSCO                  td                    0.105       9.440 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[4]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.440         ntR196           
 CLMA_30_136/RSCO                  td                    0.105       9.545 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.545         ntR195           
 CLMA_30_140/RSCO                  td                    0.105       9.650 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.650         ntR194           
 CLMA_30_144/RSCO                  td                    0.105       9.755 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.755         ntR193           
 CLMA_30_148/RSCO                  td                    0.105       9.860 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.860         ntR192           
 CLMA_30_152/RSCO                  td                    0.105       9.965 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       9.965         ntR191           
 CLMA_30_156/RSCO                  td                    0.105      10.070 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.070         ntR190           
 CLMA_30_160/RSCO                  td                    0.105      10.175 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.175         ntR189           
 CLMA_30_164/RSCO                  td                    0.105      10.280 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.280         ntR188           
 CLMA_30_168/RSCO                  td                    0.105      10.385 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_win_size[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.385         ntR187           
 CLMA_30_172/RSCO                  td                    0.105      10.490 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dgts_cnt[2]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.490         ntR186           
 CLMA_30_176/RSCO                  td                    0.105      10.595 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_check_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.595         ntR185           
 CLMA_30_180/RSCI                                                          r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/RS

 Data arrival time                                                  10.595         Logic Levels: 22 
                                                                                   Logic: 2.533ns(65.639%), Route: 1.326ns(34.361%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_30_180/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[5]/opit_0_inv/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.595                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.772                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMS_14_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_193/Q0                    tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.194       6.763         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_192/RSCO                  td                    0.092       6.855 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.855         ntR688           
 CLMA_10_196/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.855         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.547%), Route: 0.194ns(41.453%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMS_14_193/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_14_193/Q0                    tco                   0.182       6.569 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.194       6.763         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_10_192/RSCO                  td                    0.092       6.855 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.855         ntR688           
 CLMA_10_196/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.855         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.547%), Route: 0.194ns(41.453%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_10_196/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMS_46_205/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMS_46_205/Q1                    tco                   0.184       6.571 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=467)      0.208       6.779         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_46_208/RSCO                  td                    0.092       6.871 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.871         ntR287           
 CLMA_46_212/RSCI                                                          f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.871         Logic Levels: 1  
                                                                                   Logic: 0.276ns(57.025%), Route: 0.208ns(42.975%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_46_212/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Removal time                                            0.000       6.602                          

 Data required time                                                  6.602                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.602                          
 Data arrival time                                                   6.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.269                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.651       5.195         N45              
 CLMS_34_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.195         Logic Levels: 2  
                                                                                   Logic: 0.963ns(45.814%), Route: 1.139ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.518                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.651       5.195         N45              
 CLMS_34_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/RS

 Data arrival time                                                   5.195         Logic Levels: 2  
                                                                                   Logic: 0.963ns(45.814%), Route: 1.139ns(54.186%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMS_34_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.518                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS
Path Group  : ddrphy_clk_in
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    3.446  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      0.632       5.176         N45              
 CLMA_30_229/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.176         Logic Levels: 2  
                                                                                   Logic: 0.963ns(46.231%), Route: 1.120ns(53.769%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                      10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000      12.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895      16.387         ntclkbufg_0      
 CLMA_30_229/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152      16.539                          
 clock uncertainty                                      -0.350      16.189                          

 Recovery time                                          -0.476      15.713                          

 Data required time                                                 15.713                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.713                          
 Data arrival time                                                   5.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.537                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.184       3.070 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.257       3.327         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.126       3.453 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.059       3.512         _N61633          
 CLMA_58_216/Y3                    td                    0.174       3.686 r       N45/gateop_perm/Z
                                   net (fanout=606)      0.430       4.116         N45              
 CLMA_38_220/RSCO                  td                    0.085       4.201 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.201         ntR231           
 CLMA_38_224/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.201         Logic Levels: 3  
                                                                                   Logic: 0.569ns(43.270%), Route: 0.746ns(56.730%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_38_224/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.201                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.733                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.184       3.070 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.257       3.327         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.126       3.453 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.059       3.512         _N61633          
 CLMA_58_216/Y3                    td                    0.174       3.686 r       N45/gateop_perm/Z
                                   net (fanout=606)      0.430       4.116         N45              
 CLMA_38_220/RSCO                  td                    0.085       4.201 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.201         ntR231           
 CLMA_38_224/RSCO                  td                    0.085       4.286 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       4.286         ntR230           
 CLMA_38_228/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/RS

 Data arrival time                                                   4.286         Logic Levels: 4  
                                                                                   Logic: 0.654ns(46.714%), Route: 0.746ns(53.286%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_38_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.286                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.648                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : ddrphy_clk_in
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    3.698  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.184       3.070 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.257       3.327         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.126       3.453 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.059       3.512         _N61633          
 CLMA_58_216/Y3                    td                    0.174       3.686 r       N45/gateop_perm/Z
                                   net (fanout=606)      0.430       4.116         N45              
 CLMA_38_220/RSCO                  td                    0.085       4.201 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.201         ntR231           
 CLMA_38_224/RSCO                  td                    0.085       4.286 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=5)        0.000       4.286         ntR230           
 CLMA_38_228/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   4.286         Logic Levels: 4  
                                                                                   Logic: 0.654ns(46.714%), Route: 0.746ns(53.286%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_38_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                        -0.152       6.584                          
 clock uncertainty                                       0.350       6.934                          

 Removal time                                            0.000       6.934                          

 Data required time                                                  6.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.934                          
 Data arrival time                                                   4.286                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.648                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925   58803.093         ntclkbufg_2      
 CLMA_58_244/CLK                                                           r       cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_58_244/Q0                    tco                   0.221   58803.314 f       cnt_rst/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.418   58803.732         rst_value[20]    
 CLMA_58_212/Y2                    td                    0.376   58804.108 r       N67_41/gateop_perm/Z
                                   net (fanout=2)        0.076   58804.184         _N61637          
 CLMA_58_213/Y0                    td                    0.380   58804.564 f       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.267   58804.831         rstn             
 CLMA_58_209/Y1                    td                    0.151   58804.982 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.764   58805.746         N47              
 CLMA_30_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.746         Logic Levels: 3  
                                                                                   Logic: 1.128ns(42.518%), Route: 1.525ns(57.482%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_30_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.746                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.319                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925   58803.093         ntclkbufg_2      
 CLMA_58_244/CLK                                                           r       cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_58_244/Q0                    tco                   0.221   58803.314 f       cnt_rst/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.418   58803.732         rst_value[20]    
 CLMA_58_212/Y2                    td                    0.376   58804.108 r       N67_41/gateop_perm/Z
                                   net (fanout=2)        0.076   58804.184         _N61637          
 CLMA_58_213/Y0                    td                    0.380   58804.564 f       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.267   58804.831         rstn             
 CLMA_58_209/Y1                    td                    0.151   58804.982 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.724   58805.706         N47              
 CLMA_34_236/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                               58805.706         Logic Levels: 3  
                                                                                   Logic: 1.128ns(43.169%), Route: 1.485ns(56.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_34_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.706                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.279                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                     58800.000   58800.000 r                        
 P20                                                     0.000   58800.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861   58800.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058   58800.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478   58801.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083   58801.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614   58802.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000   58802.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925   58803.093         ntclkbufg_2      
 CLMA_58_244/CLK                                                           r       cnt_rst/cnt[21]/opit_0_inv_A2Q21/CLK

 CLMA_58_244/Q0                    tco                   0.221   58803.314 f       cnt_rst/cnt[21]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.418   58803.732         rst_value[20]    
 CLMA_58_212/Y2                    td                    0.376   58804.108 r       N67_41/gateop_perm/Z
                                   net (fanout=2)        0.076   58804.184         _N61637          
 CLMA_58_213/Y0                    td                    0.380   58804.564 f       N67_45/gateop_perm/Z
                                   net (fanout=46)       0.267   58804.831         rstn             
 CLMA_58_209/Y1                    td                    0.151   58804.982 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.635   58805.617         N47              
 CLMA_34_220/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS

 Data arrival time                                               58805.617         Logic Levels: 3  
                                                                                   Logic: 1.128ns(44.691%), Route: 1.396ns(55.309%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                     58800.010   58800.010 r                        
 P20                                                     0.000   58800.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074   58800.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735   58800.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   58800.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038   58800.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463   58801.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074   58801.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603   58801.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000   58801.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895   58802.892         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.161   58803.053                          
 clock uncertainty                                      -0.150   58802.903                          

 Recovery time                                          -0.476   58802.427                          

 Data required time                                              58802.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                              58802.427                          
 Data arrival time                                               58805.617                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.190                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.339       3.407         _72xx_init_done  
 CLMA_58_209/Y1                    td                    0.159       3.566 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.441       4.007         N47              
 CLMA_30_224/RSCO                  td                    0.085       4.092 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RSOUT
                                   net (fanout=1)        0.000       4.092         ntR181           
 CLMA_30_228/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.092         Logic Levels: 2  
                                                                                   Logic: 0.426ns(35.323%), Route: 0.780ns(64.677%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   4.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.014                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.339       3.407         _72xx_init_done  
 CLMA_58_209/Y1                    td                    0.159       3.566 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.451       4.017         N47              
 CLMA_30_217/RSCO                  td                    0.085       4.102 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.102         ntR102           
 CLMA_30_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.102         Logic Levels: 2  
                                                                                   Logic: 0.426ns(35.033%), Route: 0.790ns(64.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   4.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.024                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.161

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMS_70_213/CLK                                                           r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/CLK

 CLMS_70_213/Q0                    tco                   0.182       3.068 r       ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv_L5Q_perm/Q
                                   net (fanout=18)       0.339       3.407         _72xx_init_done  
 CLMA_58_209/Y1                    td                    0.159       3.566 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.451       4.017         N47              
 CLMA_30_217/RSCO                  td                    0.085       4.102 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       4.102         ntR102           
 CLMA_30_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.102         Logic Levels: 2  
                                                                                   Logic: 0.426ns(35.033%), Route: 0.790ns(64.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.161       2.928                          
 clock uncertainty                                       0.150       3.078                          

 Removal time                                            0.000       3.078                          

 Data required time                                                  3.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.078                          
 Data arrival time                                                   4.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.024                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    4966.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223    4966.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.332    4967.291         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.244    4967.535 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.764    4968.299         N47              
 CLMA_30_237/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.299         Logic Levels: 1  
                                                                                   Logic: 0.467ns(29.878%), Route: 1.096ns(70.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_30_237/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.299                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.881                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    4966.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223    4966.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.332    4967.291         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.244    4967.535 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.724    4968.259         N47              
 CLMA_34_236/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                4968.259         Logic Levels: 1  
                                                                                   Logic: 0.467ns(30.663%), Route: 1.056ns(69.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_34_236/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.259                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.841                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                    4960.000    4960.000 r                        
 P20                                                     0.000    4960.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861    4960.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058    4960.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449    4962.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000    4962.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019    4963.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094    4963.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682    4964.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268    4964.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000    4964.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000    4964.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306    4965.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000    4965.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925    4966.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223    4966.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.332    4967.291         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.244    4967.535 f       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.635    4968.170         N47              
 CLMA_34_220/RS                                                            f       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/RS

 Data arrival time                                                4968.170         Logic Levels: 1  
                                                                                   Logic: 0.467ns(32.566%), Route: 0.967ns(67.434%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                      4960.010    4960.010 r                        
 P20                                                     0.000    4960.010 r       sys_clk (port)   
                                   net (fanout=1)        0.074    4960.084         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735    4960.819 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    4960.819         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038    4960.857 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463    4961.320         _N16             
 PLL_158_55/CLK_OUT1               td                    0.074    4961.394 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.603    4961.997         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000    4961.997 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.895    4962.892         ntclkbufg_1      
 CLMA_34_220/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.152    4963.044                          
 clock uncertainty                                      -0.150    4962.894                          

 Recovery time                                          -0.476    4962.418                          

 Data required time                                               4962.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               4962.418                          
 Data arrival time                                                4968.170                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.752                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.183       6.570 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.259       6.829         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.177       7.006 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.441       7.447         N47              
 CLMA_30_224/RSCO                  td                    0.085       7.532 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.532         ntR181           
 CLMA_30_228/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.532         Logic Levels: 2  
                                                                                   Logic: 0.445ns(38.865%), Route: 0.700ns(61.135%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_30_228/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.445                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.183       6.570 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.259       6.829         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.177       7.006 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.451       7.457         N47              
 CLMA_30_217/RSCO                  td                    0.085       7.542 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.542         ntR102           
 CLMA_30_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.542         Logic Levels: 2  
                                                                                   Logic: 0.445ns(38.528%), Route: 0.710ns(61.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.455                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    -3.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.152

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.895       6.387         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.183       6.570 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.259       6.829         ddr_init_done    
 CLMA_58_209/Y1                    td                    0.177       7.006 r       N47_inv/gateop_perm/Z
                                   net (fanout=23)       0.451       7.457         N47              
 CLMA_30_217/RSCO                  td                    0.085       7.542 r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/rwptr2[2]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.542         ntR102           
 CLMA_30_221/RSCI                                                          r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.542         Logic Levels: 2  
                                                                                   Logic: 0.445ns(38.528%), Route: 0.710ns(61.472%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       pll_top_inst/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=2)        0.614       2.164         nt_pixclk_out    
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=324)      0.925       3.089         ntclkbufg_1      
 CLMA_30_221/CLK                                                           r       hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.152       2.937                          
 clock uncertainty                                       0.150       3.087                          

 Removal time                                            0.000       3.087                          

 Data required time                                                  3.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.087                          
 Data arrival time                                                   7.542                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.455                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.886
  Launch Clock Delay      :  3.093
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_58_236/CLK                                                           r       cnt_rst/cnt[15]/opit_0_inv_A2Q21/CLK

 CLMA_58_236/Q2                    tco                   0.223       3.316 f       cnt_rst/cnt[15]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.312       3.628         rst_value[14]    
 CLMA_58_212/Y0                    td                    0.380       4.008 f       N67_33/gateop_perm/Z
                                   net (fanout=2)        0.176       4.184         _N61629          
 CLMA_58_216/Y3                    td                    0.360       4.544 f       N45/gateop_perm/Z
                                   net (fanout=606)      2.031       6.575         N45              
 CLMA_230_181/RS                                                           f       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   6.575         Logic Levels: 2  
                                                                                   Logic: 0.963ns(27.657%), Route: 2.519ns(72.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078     101.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603     101.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000     101.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895     102.886         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.177     103.063                          
 clock uncertainty                                      -0.150     102.913                          

 Recovery time                                          -0.476     102.437                          

 Data required time                                                102.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.437                          
 Data arrival time                                                   6.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.862                          
====================================================================================================

====================================================================================================

Startpoint  : cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK
Endpoint    : ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  2.886
  Clock Pessimism Removal :  -0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N16             
 PLL_158_55/CLK_OUT0               td                    0.078       1.388 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.603       1.991         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       1.991 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.895       2.886         ntclkbufg_2      
 CLMA_58_240/CLK                                                           r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/CLK

 CLMA_58_240/Q1                    tco                   0.184       3.070 r       cnt_rst/cnt[17]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.257       3.327         rst_value[17]    
 CLMA_58_216/Y1                    td                    0.126       3.453 f       N67_37/gateop_perm/Z
                                   net (fanout=2)        0.059       3.512         _N61633          
 CLMA_58_216/Y3                    td                    0.174       3.686 r       N45/gateop_perm/Z
                                   net (fanout=606)      1.578       5.264         N45              
 CLMA_230_181/RS                                                           r       ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.264         Logic Levels: 2  
                                                                                   Logic: 0.484ns(20.353%), Route: 1.894ns(79.647%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N16             
 PLL_158_55/CLK_OUT0               td                    0.083       1.554 r       pll_top_inst/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.614       2.168         clk_10M          
 USCM_84_109/CLK_USCM              td                    0.000       2.168 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=242)      0.925       3.093         ntclkbufg_2      
 CLMA_230_181/CLK                                                          r       ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.177       2.916                          
 clock uncertainty                                       0.000       2.916                          

 Removal time                                           -0.187       2.729                          

 Data required time                                                  2.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.729                          
 Data arrival time                                                   5.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.535                          
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK
Endpoint    : init_done (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_58_185/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/CLK

 CLMA_58_185/Q2                    tco                   0.223       6.959 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv_L5Q_perm/Q
                                   net (fanout=23)       0.767       7.726         ddr_init_done    
 CLMS_50_233/Y3                    td                    0.243       7.969 f       N1/gateop_perm/Z 
                                   net (fanout=1)        1.205       9.174         nt_init_done     
 IOL_19_374/DO                     td                    0.106       9.280 f       init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.280         init_done_obuf/ntO
 IOBD_16_376/PAD                   td                    3.238      12.518 f       init_done_obuf/opit_0/O
                                   net (fanout=1)        0.109      12.627         init_done        
 B2                                                                        f       init_done (port) 

 Data arrival time                                                  12.627         Logic Levels: 3  
                                                                                   Logic: 3.810ns(64.675%), Route: 2.081ns(35.325%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_46_172/CLK                                                           r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_46_172/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=88)       0.311       7.268         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/calib_done
 CLMA_46_192/Y1                    td                    0.244       7.512 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.592       9.104         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.210 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.210         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.439 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.535         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.535         Logic Levels: 3  
                                                                                   Logic: 3.800ns(65.529%), Route: 1.999ns(34.471%)
====================================================================================================

====================================================================================================

Startpoint  : axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clk_in (rising edge)                       0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N16             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         axi_ctrl_inst/HMIC_S_inst/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_3/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         ddr_clk_100M     
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=3590)     0.925       6.736         ntclkbufg_0      
 CLMA_62_204/CLK                                                           r       axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/CLK

 CLMA_62_204/Q0                    tco                   0.221       6.957 f       axi_ctrl_inst/axi_wr_ctrl_inst/wr_busy/opit_0/Q
                                   net (fanout=3)        1.317       8.274         nt_led[3]        
 IOL_67_374/DO                     td                    0.106       8.380 f       led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.380         led_obuf[3]/ntO  
 IOBD_64_376/PAD                   td                    3.238      11.618 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.097      11.715         led[3]           
 C5                                                                        f       led[3] (port)    

 Data arrival time                                                  11.715         Logic Levels: 2  
                                                                                   Logic: 3.565ns(71.601%), Route: 1.414ns(28.399%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[14] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P3                                                      0.000       0.000 f       mem_dq[14] (port)
                                   net (fanout=1)        0.103       0.103         nt_mem_dq[14]    
 IOBS_LR_0_208/DIN                 td                    0.372       0.475 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.475         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_209/RX_DATA_DD              td                    0.371       0.846 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.390       1.236         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_14_197/Y3                    td                    0.126       1.362 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.060       1.422         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N62994
 CLMA_14_196/C1                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.422         Logic Levels: 3  
                                                                                   Logic: 0.869ns(61.111%), Route: 0.553ns(38.889%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[31] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G3                                                      0.000       0.000 f       mem_dq[31] (port)
                                   net (fanout=1)        0.094       0.094         nt_mem_dq[31]    
 IOBS_LR_0_264/DIN                 td                    0.372       0.466 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.466         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_265/RX_DATA_DD              td                    0.371       0.837 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.294       1.131         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [7]
 CLMS_10_261/Y3                    td                    0.126       1.257 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.166       1.423         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N63703
 CLMA_18_260/D4                                                            f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.423         Logic Levels: 3  
                                                                                   Logic: 0.869ns(61.068%), Route: 0.554ns(38.932%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[20] (port)
Endpoint    : axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K3                                                      0.000       0.000 f       mem_dq[20] (port)
                                   net (fanout=1)        0.071       0.071         nt_mem_dq[20]    
 IOBS_LR_0_233/DIN                 td                    0.372       0.443 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.443         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_234/RX_DATA_DD              td                    0.371       0.814 f       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.383       1.197         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4]
 CLMA_14_244/Y3                    td                    0.158       1.355 r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.136       1.491         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N63654
 CLMA_14_240/B1                                                            r       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.491         Logic Levels: 3  
                                                                                   Logic: 0.901ns(60.429%), Route: 0.590ns(39.571%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           Low Pulse Width   CLMS_38_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_38_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_38_205/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{ddrphy_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_94_137/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_94_137/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_94_149/CLK         axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.754       1.250           0.496           High Pulse Width  CLMS_46_209/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 0.754       1.250           0.496           Low Pulse Width   CLMS_46_209/CLK         axi_ctrl_inst/HMIC_S_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.647       3.365           0.718           Low Pulse Width   DRM_26_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           High Pulse Width  DRM_26_212/CLKB[0]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 2.647       3.365           0.718           High Pulse Width  DRM_26_212/CLKB[1]      hdmi_out_inst/buff_fifo/U_ipml_fifo_PIX_BUFF/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|pll_top_inst/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           High Pulse Width  DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_168/CLKA[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_168/CLKB[0]     ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------+
| Type       | File Name                                                   
+---------------------------------------------------------------------------+
| Input      | F:/PDS_DEMO/ObjectRecognition/place_route/top_pnr.adf       
| Output     | F:/PDS_DEMO/ObjectRecognition/report_timing/top_rtp.adf     
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/top.rtr         
|            | F:/PDS_DEMO/ObjectRecognition/report_timing/rtr.db          
+---------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 797 MB
Total CPU  time to report_timing completion : 0h:0m:7s
Process Total CPU  time to report_timing completion : 0h:0m:7s
Total real time to report_timing completion : 0h:0m:9s
