{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742528926571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742528926571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 20 21:48:46 2025 " "Processing started: Thu Mar 20 21:48:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742528926571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528926571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sum_N -c sum_N " "Command: quartus_map --read_settings_files=on --write_settings_files=off sum_N -c sum_N" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528926571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742528926836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742528926836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N " "Found entity 1: sum_N" {  } { { "sum_N.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/sum_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N_tb " "Found entity 1: sum_N_tb" {  } { { "sum_N_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/sum_N_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933105 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "subs alu.sv(48) " "Verilog HDL Declaration error at alu.sv(48): identifier \"subs\" is already declared in the present scope" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 48 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1742528933107 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.sv(1) " "Ignored design unit \"alu\" at alu.sv(1) due to previous errors" {  } { { "alu.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/alu.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1742528933107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor_tb " "Found entity 1: nBitsSubstractor_tb" {  } { { "nBitsSubstractor_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/nBitsSubstractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/division.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file division_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division_tb " "Found entity 1: division_tb" {  } { { "division_tb.sv" "" { Text "C:/MPointer/jserracin_fmendez_gvargas_digital_design_lab_2025/laboratorio_2/sumador_n/division_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742528933114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742528933186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 20 21:48:53 2025 " "Processing ended: Thu Mar 20 21:48:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742528933186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742528933186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742528933186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933186 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742528933796 ""}
