{"metadata":{"title":"UARTPort","modules":[{"name":"CoreAVR"}],"role":"symbol","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"UARTPort","kind":"identifier"}],"roleHeading":"Protocol","externalID":"s:7CoreAVR8UARTPortP","symbolKind":"protocol","navigatorTitle":[{"text":"UARTPort","kind":"identifier"}]},"schemaVersion":{"minor":3,"patch":0,"major":0},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"variants":[{"paths":["\/documentation\/coreavr\/uartport"],"traits":[{"interfaceLanguage":"swift"}]}],"relationshipsSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"],"type":"conformingTypes","title":"Conforming Types","kind":"relationships"}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"platforms":["macOS"]}],"kind":"declarations"}],"topicSections":[{"title":"Associated Types","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/PortDataType"]},{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTBaudRateRegisterH","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTBaudRateRegisterL","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTControlAndStatusRegisterA","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTControlAndStatusRegisterB","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTControlAndStatusRegisterC","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTIODataRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/asynchronousDoubleSpeedMode","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/baudRate","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/baudRateRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/clockPolarity","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataOverrun","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmpty","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmptyInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/frameError","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/numberOfDataBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/numberOfStopBits","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/parityError","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/parityMode","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/receiverEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/rxCompleteInterruptEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/rxDataAvailable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/transmitterEnable","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txComplete","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txCompleteInterruptEnable"],"title":"Type Properties"},{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/available()","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/read()","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:)-255fm","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:)-3nbko","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:)-8jkyo","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:withLeadingZeros:)-3374h","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:withLeadingZeros:)-7jp1u","doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/writeByte(_:)"],"title":"Type Methods"}],"sections":[],"kind":"symbol","identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","interfaceLanguage":"swift"},"references":{"doc://CoreAVR/documentation/CoreAVR/UARTPort/rxDataAvailable":{"abstract":[{"type":"text","text":"URXCn is Bit 7 on UCSRnA. See Section 20.11.2."}],"url":"\/documentation\/coreavr\/uartport\/rxdataavailable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/rxDataAvailable","kind":"symbol","title":"rxDataAvailable","type":"topic","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"rxDataAvailable","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}]},"doc://CoreAVR/documentation/CoreAVR/UARTPort/available()":{"kind":"symbol","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/available()","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"available","kind":"identifier"},{"kind":"text","text":"() -> "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"available()","type":"topic","url":"\/documentation\/coreavr\/uartport\/available()","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/txCompleteInterruptEnable":{"abstract":[{"text":"TX Complete Interrupt Enable - Set UCSRB","type":"text"}],"title":"txCompleteInterruptEnable","type":"topic","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"txCompleteInterruptEnable"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"text":".","kind":"text"},{"text":"TXCompleteInterruptEnable","preciseIdentifier":"s:7CoreAVR4UARTO25TXCompleteInterruptEnableO","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txCompleteInterruptEnable","url":"\/documentation\/coreavr\/uartport\/txcompleteinterruptenable"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/dataRegisterEmpty":{"fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"dataRegisterEmpty","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"kind":"symbol","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmpty","abstract":[{"type":"text","text":"UDREn is Bit 5 on UCSRnA. See Section 20.11.2."}],"url":"\/documentation\/coreavr\/uartport\/dataregisterempty","title":"dataRegisterEmpty","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTBaudRateRegisterH":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"USARTBaudRateRegisterH","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V","text":"UInt8"}],"title":"USARTBaudRateRegisterH","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/usartbaudrateregisterh","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTBaudRateRegisterH"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/write(_:)-8jkyo":{"abstract":[],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"write"},{"kind":"text","text":"("},{"text":"StaticString","kind":"typeIdentifier","preciseIdentifier":"s:s12StaticStringV"},{"kind":"text","text":")"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:)-8jkyo","kind":"symbol","title":"write(_:)","type":"topic","role":"symbol","url":"\/documentation\/coreavr\/uartport\/write(_:)-8jkyo","conformance":{"conformancePrefix":[{"type":"text","text":"Conforms when"}],"constraints":[{"type":"codeVoice","code":"PortDataType"},{"type":"text","text":" is "},{"code":"UInt8","type":"codeVoice"},{"type":"text","text":"."}],"availabilityPrefix":[{"type":"text","text":"Available when"}]}},"doc://CoreAVR/documentation/CoreAVR/UARTPort/transmitterEnable":{"role":"symbol","abstract":[{"text":"Transmitter Enable","type":"text"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"transmitterEnable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"text":"TransmitterEnable","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO17TransmitterEnableO"}],"title":"transmitterEnable","type":"topic","url":"\/documentation\/coreavr\/uartport\/transmitterenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/transmitterEnable"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/dataOverrun":{"role":"symbol","abstract":[{"text":"UDROn is Bit 3 on UCSRnA. See Section 20.11.2.","type":"text"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"dataOverrun","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"title":"dataOverrun","type":"topic","url":"\/documentation\/coreavr\/uartport\/dataoverrun","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataOverrun"},"doc://CoreAVR/documentation/CoreAVR/UARTPort":{"abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"UARTPort","kind":"identifier"}],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort","title":"UARTPort","type":"topic","role":"symbol","navigatorTitle":[{"kind":"identifier","text":"UARTPort"}],"url":"\/documentation\/coreavr\/uartport"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/parityMode":{"role":"symbol","abstract":[{"text":"Parity Mode","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 20.11.4."},{"type":"text","text":" "},{"text":"UPMn0 and UPMn1 are bits 4 & 5 on UCSRnC.","type":"text"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"parityMode"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO10ParityModeO","text":"ParityMode","kind":"typeIdentifier"}],"title":"parityMode","type":"topic","url":"\/documentation\/coreavr\/uartport\/paritymode","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/parityMode"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/parityError":{"url":"\/documentation\/coreavr\/uartport\/parityerror","abstract":[{"text":"UPEn is Bit 2 on UCSRnA. See Section 20.11.2.","type":"text"}],"kind":"symbol","type":"topic","title":"parityError","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/parityError","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"parityError"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}]},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTIODataRegister":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"USARTIODataRegister"},{"kind":"text","text":": "},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"PortDataType","preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa"}],"title":"USARTIODataRegister","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/usartiodataregister","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTIODataRegister"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/writeByte(_:)":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeByte"},{"text":"(","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa","text":"PortDataType","kind":"typeIdentifier"},{"kind":"text","text":")"}],"title":"writeByte(_:)","type":"topic","url":"\/documentation\/coreavr\/uartport\/writebyte(_:)","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/writeByte(_:)"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/write(_:withLeadingZeros:)-3374h":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"kind":"text","text":" "},{"text":"write","kind":"identifier"},{"kind":"text","text":"("},{"kind":"typeIdentifier","preciseIdentifier":"s:s6UInt16V","text":"UInt16"},{"text":", ","kind":"text"},{"kind":"externalParam","text":"withLeadingZeros"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"},{"text":")","kind":"text"}],"title":"write(_:withLeadingZeros:)","type":"topic","conformance":{"conformancePrefix":[{"text":"Conforms when","type":"text"}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"constraints":[{"type":"codeVoice","code":"PortDataType"},{"text":" is ","type":"text"},{"code":"UInt8","type":"codeVoice"},{"text":".","type":"text"}]},"url":"\/documentation\/coreavr\/uartport\/write(_:withleadingzeros:)-3374h","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:withLeadingZeros:)-3374h"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/baudRateRegister":{"role":"symbol","abstract":[{"type":"text","text":"Baud Rate Register"}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"baudRateRegister","kind":"identifier"},{"text":": ","kind":"text"},{"text":"UInt16","kind":"typeIdentifier","preciseIdentifier":"s:s6UInt16V"}],"title":"baudRateRegister","type":"topic","url":"\/documentation\/coreavr\/uartport\/baudrateregister","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/baudRateRegister"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/write(_:withLeadingZeros:)-7jp1u":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"write"},{"text":"(","kind":"text"},{"preciseIdentifier":"s:s5UInt8V","text":"UInt8","kind":"typeIdentifier"},{"kind":"text","text":", "},{"kind":"externalParam","text":"withLeadingZeros"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"},{"text":")","kind":"text"}],"title":"write(_:withLeadingZeros:)","type":"topic","conformance":{"constraints":[{"code":"PortDataType","type":"codeVoice"},{"text":" is ","type":"text"},{"code":"UInt8","type":"codeVoice"},{"text":".","type":"text"}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"conformancePrefix":[{"text":"Conforms when","type":"text"}]},"url":"\/documentation\/coreavr\/uartport\/write(_:withleadingzeros:)-7jp1u","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:withLeadingZeros:)-7jp1u"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/write(_:)-3nbko":{"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"text":"write","kind":"identifier"},{"text":"(","kind":"text"},{"text":"Int8","preciseIdentifier":"s:s4Int8V","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"write(_:)","type":"topic","url":"\/documentation\/coreavr\/uartport\/write(_:)-3nbko","abstract":[],"role":"symbol","conformance":{"constraints":[{"code":"PortDataType","type":"codeVoice"},{"text":" is ","type":"text"},{"type":"codeVoice","code":"UInt8"},{"type":"text","text":"."}],"availabilityPrefix":[{"type":"text","text":"Available when"}],"conformancePrefix":[{"text":"Conforms when","type":"text"}]},"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:)-3nbko"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/PortDataType":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"associatedtype","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortDataType"},{"kind":"text","text":" : "},{"preciseIdentifier":"s:Sz","text":"BinaryInteger","kind":"typeIdentifier"}],"title":"PortDataType","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/portdatatype","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/PortDataType"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/receiverEnable":{"role":"symbol","abstract":[{"text":"Receiver Enable","type":"text"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"receiverEnable","kind":"identifier"},{"kind":"text","text":": "},{"text":"UART","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"ReceiverEnable","preciseIdentifier":"s:7CoreAVR4UARTO14ReceiverEnableO"}],"title":"receiverEnable","type":"topic","url":"\/documentation\/coreavr\/uartport\/receiverenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/receiverEnable"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/asynchronousDoubleSpeedMode":{"url":"\/documentation\/coreavr\/uartport\/asynchronousdoublespeedmode","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/asynchronousDoubleSpeedMode","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"asynchronousDoubleSpeedMode","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"text":".","kind":"text"},{"text":"AsynchronousDoubleSpeedMode","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO27AsynchronousDoubleSpeedModeO"}],"abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20."},{"type":"text","text":" "},{"text":"U2Xn is bit 1 on UCSRnA.","type":"text"}],"kind":"symbol","role":"symbol","title":"asynchronousDoubleSpeedMode"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTControlAndStatusRegisterC":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"USARTControlAndStatusRegisterC","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V","text":"UInt8"}],"title":"USARTControlAndStatusRegisterC","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/usartcontrolandstatusregisterc","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTControlAndStatusRegisterC"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/frameError":{"role":"symbol","url":"\/documentation\/coreavr\/uartport\/frameerror","kind":"symbol","title":"frameError","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"frameError","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"}],"abstract":[{"type":"text","text":"UFEn is Bit 4 on UCSRnA. See Section 20.11.2."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/frameError","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/rxCompleteInterruptEnable":{"role":"symbol","kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"rxCompleteInterruptEnable","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO25RXCompleteInterruptEnableO","text":"RXCompleteInterruptEnable"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/rxCompleteInterruptEnable","abstract":[{"type":"text","text":"Set UCSRB"}],"title":"rxCompleteInterruptEnable","type":"topic","url":"\/documentation\/coreavr\/uartport\/rxcompleteinterruptenable"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/numberOfDataBits":{"kind":"symbol","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"numberOfDataBits","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:7CoreAVR4UARTO","text":"UART","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","text":"NumberOfDataBits","preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfDataBitsO"}],"url":"\/documentation\/coreavr\/uartport\/numberofdatabits","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.3 and Section 20.11.4."},{"text":" ","type":"text"},{"type":"text","text":"UCSZn0 and UCSZn1 are bits 1 and 2 on UCSRnC while UCSZn2 is bit 2 on UCSRnB"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/numberOfDataBits","title":"numberOfDataBits","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/UART0-swift.struct":{"kind":"symbol","role":"symbol","url":"\/documentation\/coreavr\/uart0-swift.struct","type":"topic","title":"UART0","abstract":[{"type":"text","text":"UART implementation for ATmega48A\/PA\/88A\/PA\/168A\/PA\/328\/P"}],"navigatorTitle":[{"kind":"identifier","text":"UART0"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"text":"UART0","kind":"identifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UART0-swift.struct"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/baudRate":{"role":"symbol","abstract":[{"text":"Note: Needs to be updated to account for U2Xn or the Opperating Mode of the UART. See ATMega328p Datasheet Table 20-1.","type":"text"},{"type":"text","text":" "},{"text":"This is a convienience wraper on the “baudRateRegister” or “UBRRn” to allow setting a “normal” baud rate","type":"text"},{"type":"text","text":" "},{"text":"and then do the calculation to convert this to the setting needed for UBRRn.","type":"text"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"baudRate","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UInt32","preciseIdentifier":"s:s6UInt32V"}],"title":"baudRate","type":"topic","url":"\/documentation\/coreavr\/uartport\/baudrate","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/baudRate"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTControlAndStatusRegisterA":{"url":"\/documentation\/coreavr\/uartport\/usartcontrolandstatusregistera","type":"topic","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"USARTControlAndStatusRegisterA"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V","text":"UInt8"}],"title":"USARTControlAndStatusRegisterA","required":true,"abstract":[],"kind":"symbol","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTControlAndStatusRegisterA"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/write(_:)-255fm":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"write"},{"kind":"text","text":"("},{"text":"Int16","kind":"typeIdentifier","preciseIdentifier":"s:s5Int16V"},{"kind":"text","text":")"}],"title":"write(_:)","type":"topic","conformance":{"constraints":[{"code":"PortDataType","type":"codeVoice"},{"type":"text","text":" is "},{"code":"UInt8","type":"codeVoice"},{"type":"text","text":"."}],"conformancePrefix":[{"type":"text","text":"Conforms when"}],"availabilityPrefix":[{"text":"Available when","type":"text"}]},"url":"\/documentation\/coreavr\/uartport\/write(_:)-255fm","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/write(_:)-255fm"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/clockPolarity":{"role":"symbol","abstract":[{"text":"See ATMega328p Datasheet Section 20.11.4.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"UCPOLn is bit 0 on UCSRnC."}],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"clockPolarity"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO13ClockPolarityO","text":"ClockPolarity"}],"title":"clockPolarity","type":"topic","url":"\/documentation\/coreavr\/uartport\/clockpolarity","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/clockPolarity"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/read()":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"func"},{"text":" ","kind":"text"},{"kind":"identifier","text":"read"},{"text":"() -> ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"kind":"text","text":"."},{"preciseIdentifier":"s:7CoreAVR8UARTPortP12PortDataTypeQa","text":"PortDataType","kind":"typeIdentifier"}],"title":"read()","type":"topic","url":"\/documentation\/coreavr\/uartport\/read()","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/read()"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/dataRegisterEmptyInterruptEnable":{"role":"symbol","abstract":[{"type":"text","text":"Data Register Empty Interrupt Enable - Set UCSRB"}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"dataRegisterEmptyInterruptEnable","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO"},{"kind":"text","text":"."},{"text":"DRECompleteInterruptEnable","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4UARTO26DRECompleteInterruptEnableO"}],"title":"dataRegisterEmptyInterruptEnable","type":"topic","url":"\/documentation\/coreavr\/uartport\/dataregisteremptyinterruptenable","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/dataRegisterEmptyInterruptEnable"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/txComplete":{"role":"symbol","abstract":[{"type":"text","text":"UTXCn is Bit 6 on UCSRnA. See Section 20.11.2."}],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"txComplete"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"title":"txComplete","type":"topic","url":"\/documentation\/coreavr\/uartport\/txcomplete","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/txComplete"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/numberOfStopBits":{"fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"numberOfStopBits"},{"text":": ","kind":"text"},{"text":"UART","preciseIdentifier":"s:7CoreAVR4UARTO","kind":"typeIdentifier"},{"text":".","kind":"text"},{"preciseIdentifier":"s:7CoreAVR4UARTO16NumberOfStopBitsO","text":"NumberOfStopBits","kind":"typeIdentifier"}],"kind":"symbol","abstract":[{"type":"text","text":"See ATMega328p Datasheet Section 20.11.4."},{"type":"text","text":" "},{"type":"text","text":"USBSn is bit 3 on UCSRnC."}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/numberOfStopBits","role":"symbol","type":"topic","title":"numberOfStopBits","url":"\/documentation\/coreavr\/uartport\/numberofstopbits"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTControlAndStatusRegisterB":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"USARTControlAndStatusRegisterB"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V","text":"UInt8"}],"title":"USARTControlAndStatusRegisterB","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/usartcontrolandstatusregisterb","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTControlAndStatusRegisterB"},"doc://CoreAVR/documentation/CoreAVR/UARTPort/USARTBaudRateRegisterL":{"role":"symbol","abstract":[],"kind":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"USARTBaudRateRegisterL"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:s5UInt8V","text":"UInt8","kind":"typeIdentifier"}],"title":"USARTBaudRateRegisterL","type":"topic","required":true,"url":"\/documentation\/coreavr\/uartport\/usartbaudrateregisterl","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/UARTPort\/USARTBaudRateRegisterL"}}}