Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/cf_lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '2100@refile:/nfs/labs/hwswc/tools/Xilinx_EDK_82i/data/core_licenses' in
   /home/ga38qoh/.flexlmrc.
   INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   ':5280@refile:27000@refile:2100@refile:1717@refile:27001@refile:5281@refile:2
   8000@mlm3.rbg.tum.de:1720@license.lrz-muenchen.de'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 254 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 307 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 56 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 254 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 307 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processi
   ng_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_interface_0_clk100_pin'
   is not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: gray_scale_top, INSTANCE: gray_scale_top_0 - Tools are
   updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x61600000-0x6160ffff) cam_interface_0	axi_interconnect_1
  (0x61620000-0x6162ffff) cam_interface_0	axi_interconnect_1
  (0x67c00000-0x67c0ffff) gray_scale_top_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 3 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S_ARESETN -
   No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/cf_lib/edk/pcores/axi_i2s_a
   di_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TSTRB - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/pcores/
   gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S_TID
   - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/pcores/
   gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S_TDEST - No driver found. Port will be driven to GND -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/pcores/
   gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.
   mhs line 34 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TUSER - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma
   _v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S_TKEEP - floating connection -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_
   v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TSTRB - floating connection -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/pcores/
   gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TID - floating connection -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/pcores/
   gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   gray_scale_top_0_OUTPUT_STREAM_TDEST - floating connection -
   /home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/pcores/
   gray_scale_top_v1_00_a/data/gray_scale_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_inte
   rconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 159 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 190 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 219 - Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:axi_iic_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 226 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:util_vector_logic_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 264 - Copying cache implementation netlist
IPNAME:axi_i2s_adi INSTANCE:axi_i2s_adi_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 273 - Copying cache implementation netlist
IPNAME:util_i2c_mixer INSTANCE:util_i2c_mixer_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 294 - Copying cache implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_i2s -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 307 - Copying cache implementation netlist
IPNAME:cam_interface INSTANCE:cam_interface_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 331 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 254 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 56 - Running XST synthesis
INSTANCE:axi_interconnect_1 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 182 - Running XST synthesis
INSTANCE:axi_hdmi_tx_16b_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 198 - Running XST synthesis
INSTANCE:axi_clkgen_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 243 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 254 - Running XST synthesis
INSTANCE:axi_i2s_adi_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 273 - Running XST synthesis
INSTANCE:util_i2c_mixer_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 294 - Running XST synthesis
INSTANCE:cam_interface_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 331 - Running XST synthesis
INSTANCE:axi_interconnect_3 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 357 - Running XST synthesis
INSTANCE:axi_vdma_1 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 364 - Running XST synthesis
INSTANCE:gray_scale_top_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 423 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 182 - Running NGCBUILD
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 254 - Running NGCBUILD
IPNAME:system_axi_interconnect_3_wrapper INSTANCE:axi_interconnect_3 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 357 - Running NGCBUILD
IPNAME:system_axi_vdma_1_wrapper INSTANCE:axi_vdma_1 -
/home/ga38qoh/EDA_Munish/SDSlabWork/work_dir/LabD/videoProcessing_prj/system.mhs
line 364 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1123.00 seconds
