INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.sim/sim_1/synth/func/tb_ALU_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_shifter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/N_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_adder
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mradw/Desktop/2018-ECE/HDL/assignment2/assignment2.srcs/sources_1/new/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
