// Seed: 2234778489
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = ~id_3;
  supply0 id_7 = 1;
  uwire   id_8 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    input tri1 id_3,
    output wor id_4
);
  assign id_4 = 1'b0;
  tri id_6 = 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6
  ); id_7(
      .id_0(id_2 == 1), .id_1(1), .id_2(1 + 1'b0), .id_3(id_0 << id_3)
  );
endmodule
