
---------- Begin Simulation Statistics ----------
final_tick                                23687219375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    258                       # Simulator instruction rate (inst/s)
host_mem_usage                                8339488                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26586.89                       # Real time elapsed on the host
host_tick_rate                                 692606                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6846457                       # Number of instructions simulated
sim_ops                                       7042201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018414                       # Number of seconds simulated
sim_ticks                                 18414236875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.434479                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20388                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29792                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                403                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2626                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24297                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3851                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4881                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1030                       # Number of indirect misses.
system.cpu.branchPred.lookups                   45856                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7916                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          734                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      243979                       # Number of instructions committed
system.cpu.committedOps                        274882                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.316236                       # CPI: cycles per instruction
system.cpu.discardedOps                          7684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             137184                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66422                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32716                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          694881                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231683                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      403                       # number of quiesce instructions executed
system.cpu.numCycles                          1053071                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       403                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  154865     56.34%     56.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                    968      0.35%     56.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70554     25.67%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 48495     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   274882                       # Class of committed instruction
system.cpu.quiesceCycles                     28409708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          358190                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           855                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              162493                       # Transaction distribution
system.membus.trans_dist::ReadResp             162949                       # Transaction distribution
system.membus.trans_dist::WriteReq              84641                       # Transaction distribution
system.membus.trans_dist::WriteResp             84641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          123                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           229                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       485946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       485946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 495713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        43946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15549932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15549932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15608406                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            247970                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000077                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008753                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  247951     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              247970                       # Request fanout histogram
system.membus.reqLayer6.occupancy           636806995                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8420500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              454406                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1613500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6674555                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          988211265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1138750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       214528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       214528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       380218                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       380218                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1085440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1189492                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17367040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18934230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1943516000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1312149                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1614143632                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1024570000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3558985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     17794927                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2669239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3558985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27582137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3558985                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2669239                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6228224                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3558985                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     17794927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6228224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6228224                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33810361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2669239                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6228224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8897463                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2669239                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       917768                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3587007                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2669239                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8897463                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       917768                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12484471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       162077                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       162077                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        80896                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        80896                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       481280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       485946                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15400960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15549932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       294271                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       294271    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       294271                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    686577620                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    891268000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1746283608                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      3558985                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35589854                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1785432447                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35589854                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35644160                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71234014                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1781873461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     39203145                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35589854                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1856666460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21102592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11337728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19857408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4042752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       354304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2484224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32030869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    839920552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    274041875                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1145993295                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    462668101                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    615704472                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1078372573                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32030869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1302588653                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    889746347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2224365869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          248                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       788955                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72987                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         861942                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       788955                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       788955                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       788955                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72987                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        861942                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10354688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10394796                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5185216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          123                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    562319692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       917768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1206023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564497789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         427495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      3558985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    274041875                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3558985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            281587341                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         427495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      3613291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    836361567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3558985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       917768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1206023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            846085130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    240446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297361                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              85874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162424                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81019                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5075                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5304523400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9563008400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32697.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58947.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       236                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151324                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  142954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    638                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.048739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   877.185663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.001987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          340      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          342      2.08%      4.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          244      1.48%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          184      1.12%      6.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          458      2.78%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          206      1.25%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          178      1.08%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          277      1.68%     13.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14226     86.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     499.230769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1246.363820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           246     75.69%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.62%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.92%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     10.15%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.31%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.31%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           31      9.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            7      2.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     249.326154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.213932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    412.157330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            218     67.08%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      6.77%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.23%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.31%     75.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.62%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.31%     76.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.31%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.23%     77.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.31%     78.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.15%     80.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     19.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10382592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5185984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10394796                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5185216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       563.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    281.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18414180625                       # Total gap between requests
system.mem_ctrls.avgGap                      75640.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10342272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5045184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54305.807337454491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 561645430.663550138474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 917768.144002980902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1199072.226010994986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 528286.893778757309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 3558985.389667417388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 273982790.286008000374                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3558985.389667417388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       161792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          123                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1064625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9522799930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23543900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15599945                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28993000690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1238747575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343167500850                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    347881500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53231.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58858.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     88844.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44956.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 235715452.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1209714.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4352266.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    339728.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8121282.075000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5667102.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        295063087.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       112612832.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     176267429.099994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     98923819.612489                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     279763450.499998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       976419003.037518                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         53.025222                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14641254820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    996030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2777950555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 806                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           403                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     44060102.047146                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    227189679.981500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          403    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       885375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             403                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5930998250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17756221125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        97330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            97330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        97330                       # number of overall hits
system.cpu.icache.overall_hits::total           97330                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9865625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9865625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9865625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9865625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        97557                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        97557                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        97557                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        97557                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002327                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002327                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002327                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002327                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.903084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.903084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.903084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.903084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9500875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9500875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9500875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9500875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002327                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41854.074890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41854.074890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41854.074890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41854.074890                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        97330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           97330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9865625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9865625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        97557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        97557                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.903084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.903084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9500875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9500875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41854.074890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41854.074890                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.995603                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            854.950000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.995603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            195341                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           195341                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115557                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115557                       # number of overall hits
system.cpu.dcache.overall_hits::total          115557                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          484                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            484                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          484                       # number of overall misses
system.cpu.dcache.overall_misses::total           484                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37600250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37600250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37600250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37600250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       116041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       116041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       116041                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       116041                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004171                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004171                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004171                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004171                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77686.466942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77686.466942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77686.466942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77686.466942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          123                       # number of writebacks
system.cpu.dcache.writebacks::total               123                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          368                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          368                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27798125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27798125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27798125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27798125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9041375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9041375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003171                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75538.383152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75538.383152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75538.383152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75538.383152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2172.885124                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2172.885124                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    215                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17026875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17026875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74353.165939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74353.165939                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16673125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16673125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9041375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9041375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72808.406114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72808.406114                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.074519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.074519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20573375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20573375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80679.901961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80679.901961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80035.971223                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80035.971223                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.648893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              135073                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               215                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            628.246512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.648893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            464532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           464532                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23687219375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                23687305000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    258                       # Simulator instruction rate (inst/s)
host_mem_usage                                8339488                       # Number of bytes of host memory used
host_op_rate                                      265                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 26586.97                       # Real time elapsed on the host
host_tick_rate                                 692607                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6846466                       # Number of instructions simulated
sim_ops                                       7042216                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018414                       # Number of seconds simulated
sim_ticks                                 18414322500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             68.432004                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20390                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                29796                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                404                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             24297                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3851                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4881                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1030                       # Number of indirect misses.
system.cpu.branchPred.lookups                   45862                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7918                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          734                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      243988                       # Number of instructions committed
system.cpu.committedOps                        274897                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.316639                       # CPI: cycles per instruction
system.cpu.discardedOps                          7691                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             137201                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66422                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            32719                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          694974                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231662                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      403                       # number of quiesce instructions executed
system.cpu.numCycles                          1053208                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       403                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  154873     56.34%     56.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                    968      0.35%     56.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  70560     25.67%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 48495     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   274897                       # Class of committed instruction
system.cpu.quiesceCycles                     28409708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          358234                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           857                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              162493                       # Transaction distribution
system.membus.trans_dist::ReadResp             162950                       # Transaction distribution
system.membus.trans_dist::WriteReq              84641                       # Transaction distribution
system.membus.trans_dist::WriteResp             84641                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          124                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           230                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           49                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6658                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       485946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       485946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 495716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        30208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44074                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15549932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15549932                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15608534                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            247971                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000077                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008753                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  247952     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              247971                       # Request fanout histogram
system.membus.reqLayer6.occupancy           636814245                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8420500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              454406                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1613500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6680305                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          988211265                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1138750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       214528                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       214528                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       380218                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       380218                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6658                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        45136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        86096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1024000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1085440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1189492                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5500                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         9194                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       721896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1377256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     16384000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     17367040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     18934230                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1943516000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1312149                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          765                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.05                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1614143632                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1024570000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3558969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     17794844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2669227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3558969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27582009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3558969                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2669227                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6228195                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3558969                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     17794844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6228195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6228195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33810204                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2669227                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6228195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8897422                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2669227                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       917764                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3586991                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2669227                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8897422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       917764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12484413                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       162077                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       162077                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        80896                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        80896                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         2088                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       481280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       485946                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]        66536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15400960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15549932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       294271                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       294271    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       294271                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    686577620                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    891268000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32877376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8061648                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1746275487                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma      3558969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35589688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1785424145                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35589688                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35643994                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71233682                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1781865176                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     39202963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35589688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1856657827                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15466496                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     21102592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8519680                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     11337728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     19857408                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       157696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4042752                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2129920                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       354304                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2484224                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32030720                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    839916646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    274040601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1145987967                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    462665949                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    615701609                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1078367559                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32030720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1302582596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    889742210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2224355525                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          248                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       788951                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72987                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         861938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       788951                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       788951                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       788951                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72987                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        861938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10354688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10394860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5046272                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5185280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       161792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              162425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        78848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81020                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    562317077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       917764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1209493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             564498640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         430969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma      3558969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    274040601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3558969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            281589507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         430969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma      3613274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    836357678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3558969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       917764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1209493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            846088147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      1044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    240446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371012500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          325                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          325                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              297364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              85874                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      162425                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81020                       # Number of write requests accepted
system.mem_ctrls.readBursts                    162425                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81020                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5075                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5304523400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  811145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9563034650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32697.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58947.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       236                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   151325                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75479                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                162424                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81020                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  142954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    638                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.048739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   877.185663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.001987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          340      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          342      2.08%      4.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          244      1.48%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          184      1.12%      6.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          458      2.78%      9.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          206      1.25%     10.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          178      1.08%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          277      1.68%     13.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14226     86.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          325                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     499.230769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1246.363820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           246     75.69%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.62%     76.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.92%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33     10.15%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.31%     87.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.31%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           31      9.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            7      2.15%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           325                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     249.326154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     58.213932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    412.157330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            218     67.08%     67.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      6.77%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      1.23%     75.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.31%     75.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.62%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.31%     76.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.31%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      1.23%     77.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.31%     78.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      2.15%     80.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           64     19.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           325                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10382656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5185984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10394860                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5185280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       563.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       281.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    564.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    281.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18414443125                       # Total gap between requests
system.mem_ctrls.avgGap                      75641.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10342272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9728                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5045184                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54305.554820167832                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 561642819.061086773872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 917763.876460836385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1202542.205937796505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 528284.437290592701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 3558968.840694519226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 273981516.289833605289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3558968.840694519226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       161792                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        78848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1064625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9522799930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     23543900                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     15626195                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  28993000690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1238747575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 343167500850                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma    347881500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     53231.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58858.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     88844.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44902.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 233814521.69                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1209714.43                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   4352266.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    339728.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         8121282.075000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5667102.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        295064906.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       112612832.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     176267429.099994                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     98926117.162489                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     279763450.499998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       976423119.337518                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         53.025199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14641254820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    996030000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2778036180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 806                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           403                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     44060102.047146                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    227189679.981500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          403    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       885375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545308500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             403                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5931083875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  17756221125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        97342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            97342                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        97342                       # number of overall hits
system.cpu.icache.overall_hits::total           97342                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9865625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9865625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9865625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9865625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        97569                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        97569                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        97569                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        97569                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002327                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002327                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002327                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002327                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43460.903084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43460.903084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43460.903084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43460.903084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9500875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9500875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9500875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9500875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002327                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002327                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002327                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002327                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41854.074890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41854.074890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41854.074890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41854.074890                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        97342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           97342                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9865625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9865625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        97569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        97569                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002327                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43460.903084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43460.903084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9500875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9500875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002327                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41854.074890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41854.074890                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           366.995621                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2028970                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               411                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4936.666667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   366.995621                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.716788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.716788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            195365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           195365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       115561                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           115561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       115561                       # number of overall hits
system.cpu.dcache.overall_hits::total          115561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          485                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            485                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          485                       # number of overall misses
system.cpu.dcache.overall_misses::total           485                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37660250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37660250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37660250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37660250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       116046                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       116046                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       116046                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       116046                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004179                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        77650                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        77650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        77650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        77650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          124                       # number of writebacks
system.cpu.dcache.writebacks::total               124                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4161                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27856875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27856875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27856875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27856875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      9041375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      9041375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003180                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003180                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75492.886179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75492.886179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75492.886179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75492.886179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2172.885124                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2172.885124                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        71317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           71317                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17086875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17086875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        71547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        71547                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003215                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74290.760870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74290.760870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          416                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16731875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16731875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      9041375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      9041375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72747.282609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72747.282609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21734.074519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21734.074519                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        44244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44244                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20573375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20573375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005730                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80679.901961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80679.901961                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11125000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80035.971223                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80035.971223                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.648955                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              249235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               707                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            352.524752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.648955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.932908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.932908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            464553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           464553                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  23687305000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
