{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386472199390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386472199390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 07 22:09:57 2013 " "Processing started: Sat Dec 07 22:09:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386472199390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386472199390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_BaseProject -c DE2_BaseProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386472199391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1386472200634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/sdrampack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file final_fpga/synthesis/sdrampack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdrampack " "Found design unit 1: sdrampack" {  } { { "final_fpga/synthesis/sdrampack.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/sdrampack.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201116 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdrampack-body " "Found design unit 2: sdrampack-body" {  } { { "final_fpga/synthesis/sdrampack.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/sdrampack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/vga/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/vga/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-functional " "Found design unit 1: vga-functional" {  } { { "final_fpga/synthesis/vga/vga.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/vga.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201119 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "final_fpga/synthesis/vga/vga.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/vga.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga-rtl " "Found design unit 1: final_fpga-rtl" {  } { { "final_fpga/synthesis/final_fpga.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201136 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga " "Found entity 1: final_fpga" {  } { { "final_fpga/synthesis/final_fpga.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201138 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201140 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201142 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201144 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201146 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201149 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_width_adapter-rtl " "Found design unit 1: final_fpga_width_adapter-rtl" {  } { { "final_fpga/synthesis/final_fpga_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201150 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_width_adapter " "Found entity 1: final_fpga_width_adapter" {  } { { "final_fpga/synthesis/final_fpga_width_adapter.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_width_adapter_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_width_adapter_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_width_adapter_002-rtl " "Found design unit 1: final_fpga_width_adapter_002-rtl" {  } { { "final_fpga/synthesis/final_fpga_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter_002.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201152 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_width_adapter_002 " "Found entity 1: final_fpga_width_adapter_002" {  } { { "final_fpga/synthesis/final_fpga_width_adapter_002.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_data_master_translator-rtl " "Found design unit 1: final_fpga_cpu_data_master_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201154 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_data_master_translator " "Found entity 1: final_fpga_cpu_data_master_translator" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_instruction_master_translator-rtl " "Found design unit 1: final_fpga_cpu_instruction_master_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201156 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_instruction_master_translator " "Found entity 1: final_fpga_cpu_instruction_master_translator" {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_grab_if_0_avalon_master_translator-rtl " "Found design unit 1: final_fpga_grab_if_0_avalon_master_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201158 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_grab_if_0_avalon_master_translator " "Found entity 1: final_fpga_grab_if_0_avalon_master_translator" {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_dma_engine_0_avalon_master_translator-rtl " "Found design unit 1: final_fpga_dma_engine_0_avalon_master_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201160 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_dma_engine_0_avalon_master_translator " "Found entity 1: final_fpga_dma_engine_0_avalon_master_translator" {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_jtag_debug_module_translator-rtl " "Found design unit 1: final_fpga_cpu_jtag_debug_module_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201163 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_translator " "Found entity 1: final_fpga_cpu_jtag_debug_module_translator" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_onchip_mem_s1_translator-rtl " "Found design unit 1: final_fpga_onchip_mem_s1_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201165 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_onchip_mem_s1_translator " "Found entity 1: final_fpga_onchip_mem_s1_translator" {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: final_fpga_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201167 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: final_fpga_jtag_uart_avalon_jtag_slave_translator" {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_sys_clk_timer_s1_translator-rtl " "Found design unit 1: final_fpga_sys_clk_timer_s1_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201169 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_sys_clk_timer_s1_translator " "Found entity 1: final_fpga_sys_clk_timer_s1_translator" {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_sysid_control_slave_translator-rtl " "Found design unit 1: final_fpga_sysid_control_slave_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201171 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_sysid_control_slave_translator " "Found entity 1: final_fpga_sysid_control_slave_translator" {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator-rtl " "Found design unit 1: final_fpga_new_sdram_controller_0_s1_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201173 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_new_sdram_controller_0_s1_translator " "Found entity 1: final_fpga_new_sdram_controller_0_s1_translator" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_regfile_final_0_avalon_slave_0_translator-rtl " "Found design unit 1: final_fpga_regfile_final_0_avalon_slave_0_translator-rtl" {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201175 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_regfile_final_0_avalon_slave_0_translator " "Found entity 1: final_fpga_regfile_final_0_avalon_slave_0_translator" {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201177 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent " "Found entity 1: final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201179 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Found entity 1: final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent-rtl" {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201181 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent " "Found entity 1: final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_irq_mapper " "Found entity 1: final_fpga_irq_mapper" {  } { { "final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201193 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_rsp_xbar_mux " "Found entity 1: final_fpga_rsp_xbar_mux" {  } { { "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_rsp_xbar_demux_005 " "Found entity 1: final_fpga_rsp_xbar_demux_005" {  } { { "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_rsp_xbar_demux " "Found entity 1: final_fpga_rsp_xbar_demux" {  } { { "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cmd_xbar_mux_005 " "Found entity 1: final_fpga_cmd_xbar_mux_005" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cmd_xbar_mux " "Found entity 1: final_fpga_cmd_xbar_mux" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cmd_xbar_demux_002 " "Found entity 1: final_fpga_cmd_xbar_demux_002" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cmd_xbar_demux_001 " "Found entity 1: final_fpga_cmd_xbar_demux_001" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cmd_xbar_demux " "Found entity 1: final_fpga_cmd_xbar_demux" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_fpga/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_fpga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_fpga_id_router_005.sv(48) " "Verilog HDL Declaration information at final_fpga_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_fpga_id_router_005.sv(49) " "Verilog HDL Declaration information at final_fpga_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_id_router_005_default_decode " "Found entity 1: final_fpga_id_router_005_default_decode" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201227 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_id_router_005 " "Found entity 2: final_fpga_id_router_005" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_fpga_id_router.sv(48) " "Verilog HDL Declaration information at final_fpga_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201228 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_fpga_id_router.sv(49) " "Verilog HDL Declaration information at final_fpga_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_id_router_default_decode " "Found entity 1: final_fpga_id_router_default_decode" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201229 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_id_router " "Found entity 2: final_fpga_id_router" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_fpga_addr_router_002.sv(48) " "Verilog HDL Declaration information at final_fpga_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_fpga_addr_router_002.sv(49) " "Verilog HDL Declaration information at final_fpga_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_addr_router_002_default_decode " "Found entity 1: final_fpga_addr_router_002_default_decode" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201231 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_addr_router_002 " "Found entity 2: final_fpga_addr_router_002" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201231 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_fpga_addr_router.sv(48) " "Verilog HDL Declaration information at final_fpga_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_fpga_addr_router.sv(49) " "Verilog HDL Declaration information at final_fpga_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386472201233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_addr_router_default_decode " "Found entity 1: final_fpga_addr_router_default_decode" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201233 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_addr_router " "Found entity 2: final_fpga_addr_router" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_fpga/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_fpga/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/dma_engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/dma_engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_engine-functional " "Found design unit 1: dma_engine-functional" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201248 ""} { "Info" "ISGN_ENTITY_NAME" "1 dma_engine " "Found entity 1: dma_engine" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/regfile_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/regfile_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_final-arch " "Found design unit 1: regfile_final-arch" {  } { { "final_fpga/synthesis/submodules/regfile_final.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/regfile_final.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201250 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile_final " "Found entity 1: regfile_final" {  } { { "final_fpga/synthesis/submodules/regfile_final.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/regfile_final.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grab_if-functional " "Found design unit 1: grab_if-functional" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201253 ""} { "Info" "ISGN_ENTITY_NAME" "1 grab_if " "Found entity 1: grab_if" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_wcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_wcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grab_wcontrol-a0 " "Found design unit 1: grab_wcontrol-a0" {  } { { "final_fpga/synthesis/submodules/grab_wcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201255 ""} { "Info" "ISGN_ENTITY_NAME" "1 grab_wcontrol " "Found entity 1: grab_wcontrol" {  } { { "final_fpga/synthesis/submodules/grab_wcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_addressing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_addressing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grab_addressing-functional " "Found design unit 1: grab_addressing-functional" {  } { { "final_fpga/synthesis/submodules/grab_addressing.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_addressing.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201256 ""} { "Info" "ISGN_ENTITY_NAME" "1 grab_addressing " "Found entity 1: grab_addressing" {  } { { "final_fpga/synthesis/submodules/grab_addressing.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_addressing.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_avdetect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_avdetect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grab_AVdetect-a0 " "Found design unit 1: grab_AVdetect-a0" {  } { { "final_fpga/synthesis/submodules/grab_avdetect.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_avdetect.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201258 ""} { "Info" "ISGN_ENTITY_NAME" "1 grab_AVdetect " "Found entity 1: grab_AVdetect" {  } { { "final_fpga/synthesis/submodules/grab_avdetect.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_avdetect.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grab_buffer-SYN " "Found design unit 1: grab_buffer-SYN" {  } { { "final_fpga/synthesis/submodules/grab_buffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201260 ""} { "Info" "ISGN_ENTITY_NAME" "1 grab_buffer " "Found entity 1: grab_buffer" {  } { { "final_fpga/synthesis/submodules/grab_buffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/grab_rcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/grab_rcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grab_rcontrol-implem " "Found design unit 1: grab_rcontrol-implem" {  } { { "final_fpga/synthesis/submodules/grab_rcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_rcontrol.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201262 ""} { "Info" "ISGN_ENTITY_NAME" "1 grab_rcontrol " "Found entity 1: grab_rcontrol" {  } { { "final_fpga/synthesis/submodules/grab_rcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_rcontrol.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_new_sdram_controller_0_input_efifo_module " "Found entity 1: final_fpga_new_sdram_controller_0_input_efifo_module" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201265 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_new_sdram_controller_0 " "Found entity 2: final_fpga_new_sdram_controller_0" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_sysid " "Found entity 1: final_fpga_sysid" {  } { { "final_fpga/synthesis/submodules/final_fpga_sysid.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_sys_clk_timer " "Found entity 1: final_fpga_sys_clk_timer" {  } { { "final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_jtag_uart_sim_scfifo_w " "Found entity 1: final_fpga_jtag_uart_sim_scfifo_w" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201273 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_jtag_uart_scfifo_w " "Found entity 2: final_fpga_jtag_uart_scfifo_w" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201273 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_fpga_jtag_uart_sim_scfifo_r " "Found entity 3: final_fpga_jtag_uart_sim_scfifo_r" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201273 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_fpga_jtag_uart_scfifo_r " "Found entity 4: final_fpga_jtag_uart_scfifo_r" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201273 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_fpga_jtag_uart " "Found entity 5: final_fpga_jtag_uart" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472201273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472201273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_ic_data_module " "Found entity 1: final_fpga_cpu_ic_data_module" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_fpga_cpu_ic_tag_module " "Found entity 2: final_fpga_cpu_ic_tag_module" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_fpga_cpu_register_bank_a_module " "Found entity 3: final_fpga_cpu_register_bank_a_module" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_fpga_cpu_register_bank_b_module " "Found entity 4: final_fpga_cpu_register_bank_b_module" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_fpga_cpu_nios2_oci_debug " "Found entity 5: final_fpga_cpu_nios2_oci_debug" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_fpga_cpu_ociram_sp_ram_module " "Found entity 6: final_fpga_cpu_ociram_sp_ram_module" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_fpga_cpu_nios2_ocimem " "Found entity 7: final_fpga_cpu_nios2_ocimem" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_fpga_cpu_nios2_avalon_reg " "Found entity 8: final_fpga_cpu_nios2_avalon_reg" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_fpga_cpu_nios2_oci_break " "Found entity 9: final_fpga_cpu_nios2_oci_break" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_fpga_cpu_nios2_oci_xbrk " "Found entity 10: final_fpga_cpu_nios2_oci_xbrk" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1047 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_fpga_cpu_nios2_oci_dbrk " "Found entity 11: final_fpga_cpu_nios2_oci_dbrk" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_fpga_cpu_nios2_oci_itrace " "Found entity 12: final_fpga_cpu_nios2_oci_itrace" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_fpga_cpu_nios2_oci_td_mode " "Found entity 13: final_fpga_cpu_nios2_oci_td_mode" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_fpga_cpu_nios2_oci_dtrace " "Found entity 14: final_fpga_cpu_nios2_oci_dtrace" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_fpga_cpu_nios2_oci_compute_tm_count " "Found entity 15: final_fpga_cpu_nios2_oci_compute_tm_count" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_fpga_cpu_nios2_oci_fifowp_inc " "Found entity 16: final_fpga_cpu_nios2_oci_fifowp_inc" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_fpga_cpu_nios2_oci_fifocount_inc " "Found entity 17: final_fpga_cpu_nios2_oci_fifocount_inc" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_fpga_cpu_nios2_oci_fifo " "Found entity 18: final_fpga_cpu_nios2_oci_fifo" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_fpga_cpu_nios2_oci_pib " "Found entity 19: final_fpga_cpu_nios2_oci_pib" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_fpga_cpu_nios2_oci_im " "Found entity 20: final_fpga_cpu_nios2_oci_im" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_fpga_cpu_nios2_performance_monitors " "Found entity 21: final_fpga_cpu_nios2_performance_monitors" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "22 final_fpga_cpu_nios2_oci " "Found entity 22: final_fpga_cpu_nios2_oci" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""} { "Info" "ISGN_ENTITY_NAME" "23 final_fpga_cpu " "Found entity 23: final_fpga_cpu" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_sysclk " "Found entity 1: final_fpga_cpu_jtag_debug_module_sysclk" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_tck " "Found entity 1: final_fpga_cpu_jtag_debug_module_tck" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_jtag_debug_module_wrapper " "Found entity 1: final_fpga_cpu_jtag_debug_module_wrapper" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_mult_cell " "Found entity 1: final_fpga_cpu_mult_cell" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_oci_test_bench " "Found entity 1: final_fpga_cpu_oci_test_bench" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_cpu_test_bench " "Found entity 1: final_fpga_cpu_test_bench" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/final_fpga_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_fpga_onchip_mem " "Found entity 1: final_fpga_onchip_mem" {  } { { "final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/vga/linebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/vga/linebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linebuffer-SYN " "Found design unit 1: linebuffer-SYN" {  } { { "final_fpga/synthesis/vga/linebuffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202980 ""} { "Info" "ISGN_ENTITY_NAME" "1 linebuffer " "Found entity 1: linebuffer" {  } { { "final_fpga/synthesis/vga/linebuffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pwhite8/vlsi/vhdl/de2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/pwhite8/vlsi/vhdl/de2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_TOP-Structural_Basic " "Found design unit 1: DE2_TOP-Structural_Basic" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202983 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_TOP " "Found entity 1: DE2_TOP" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_fpga/synthesis/submodules/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_fpga/synthesis/submodules/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "final_fpga/synthesis/submodules/PLL.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202985 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "final_fpga/synthesis/submodules/PLL.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472202985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472202985 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203029 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at final_fpga_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203031 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_cpu.v(1756) " "Verilog HDL or VHDL warning at final_fpga_cpu.v(1756): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1756 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_cpu.v(1758) " "Verilog HDL or VHDL warning at final_fpga_cpu.v(1758): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1758 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203036 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_cpu.v(1914) " "Verilog HDL or VHDL warning at final_fpga_cpu.v(1914): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1914 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_fpga_cpu.v(2742) " "Verilog HDL or VHDL warning at final_fpga_cpu.v(2742): conditional expression evaluates to a constant" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2742 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386472203040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_TOP " "Elaborating entity \"DE2_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386472204710 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 DE2_TOP.vhd(26) " "VHDL Signal Declaration warning at DE2_TOP.vhd(26): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 DE2_TOP.vhd(27) " "VHDL Signal Declaration warning at DE2_TOP.vhd(27): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DE2_TOP.vhd(28) " "VHDL Signal Declaration warning at DE2_TOP.vhd(28): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 DE2_TOP.vhd(29) " "VHDL Signal Declaration warning at DE2_TOP.vhd(29): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 DE2_TOP.vhd(30) " "VHDL Signal Declaration warning at DE2_TOP.vhd(30): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 DE2_TOP.vhd(31) " "VHDL Signal Declaration warning at DE2_TOP.vhd(31): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 DE2_TOP.vhd(32) " "VHDL Signal Declaration warning at DE2_TOP.vhd(32): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 DE2_TOP.vhd(33) " "VHDL Signal Declaration warning at DE2_TOP.vhd(33): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_TOP.vhd(35) " "VHDL Signal Declaration warning at DE2_TOP.vhd(35): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204714 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GCONT_sig DE2_TOP.vhd(170) " "VHDL Signal Declaration warning at DE2_TOP.vhd(170): used explicit default value for signal \"GCONT_sig\" because signal was never assigned a value" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 170 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG1_sig DE2_TOP.vhd(171) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(171): object \"DEBUG1_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG2_sig DE2_TOP.vhd(172) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(172): object \"DEBUG2_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SOFIEN_sig DE2_TOP.vhd(183) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(183): object \"SOFIEN_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGAHZOOM_sig DE2_TOP.vhd(189) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(189): object \"VGAHZOOM_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGAVZOOM_sig DE2_TOP.vhd(190) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(190): object \"VGAVZOOM_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PFMT_sig DE2_TOP.vhd(191) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(191): object \"PFMT_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SOFISTS_sig DE2_TOP.vhd(203) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(203): object \"SOFISTS_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EOFIEN_sig DE2_TOP.vhd(204) " "Verilog HDL or VHDL warning at DE2_TOP.vhd(204): object \"EOFIEN_sig\" assigned a value but never read" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lineOddEven_sig DE2_TOP.vhd(222) " "VHDL Signal Declaration warning at DE2_TOP.vhd(222): used implicit default value for signal \"lineOddEven_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 222 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[15..4\] DE2_TOP.vhd(36) " "Using initial value X (don't care) for net \"LEDR\[15..4\]\" at DE2_TOP.vhd(36)" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SW_sig\[17..3\] DE2_TOP.vhd(219) " "Using initial value X (don't care) for net \"SW_sig\[17..3\]\" at DE2_TOP.vhd(219)" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 219 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SW_sig\[1..0\] DE2_TOP.vhd(219) " "Using initial value X (don't care) for net \"SW_sig\[1..0\]\" at DE2_TOP.vhd(219)" {  } { { "../vhdl/DE2_TOP.vhd" "" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 219 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472204715 "|DE2_TOP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:xpll " "Elaborating entity \"PLL\" for hierarchy \"PLL:xpll\"" {  } { { "../vhdl/DE2_TOP.vhd" "xpll" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:xpll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:xpll\|altpll:altpll_component\"" {  } { { "final_fpga/synthesis/submodules/PLL.vhd" "altpll_component" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:xpll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:xpll\|altpll:altpll_component\"" {  } { { "final_fpga/synthesis/submodules/PLL.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd" 147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472204753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:xpll\|altpll:altpll_component " "Instantiated megafunction \"PLL:xpll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204754 ""}  } { { "final_fpga/synthesis/submodules/PLL.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/PLL.vhd" 147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472204754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga final_fpga:xfinal_fpga " "Elaborating entity \"final_fpga\" for hierarchy \"final_fpga:xfinal_fpga\"" {  } { { "../vhdl/DE2_TOP.vhd" "xfinal_fpga" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_onchip_mem final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem " "Elaborating entity \"final_fpga_onchip_mem\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "onchip_mem" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 2997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472204822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_fpga_onchip_mem.hex " "Parameter \"init_file\" = \"final_fpga_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204823 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_onchip_mem.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472204823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_vlc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472204886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472204886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472204943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472204943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_vlc1.tdf" "decode3" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_vlc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472204945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472205010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472205010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_vlc1.tdf" "mux2" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_vlc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu final_fpga:xfinal_fpga\|final_fpga_cpu:cpu " "Elaborating entity \"final_fpga_cpu\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_test_bench final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_test_bench:the_final_fpga_cpu_test_bench " "Elaborating entity \"final_fpga_cpu_test_bench\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_test_bench:the_final_fpga_cpu_test_bench\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 4878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_ic_data_module final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data " "Elaborating entity \"final_fpga_cpu_ic_data_module\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_ic_data" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 5736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205103 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472205103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9d1 " "Found entity 1: altsyncram_c9d1" {  } { { "db/altsyncram_c9d1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_c9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472205170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472205170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9d1 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated " "Elaborating entity \"altsyncram_c9d1\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_data_module:final_fpga_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_c9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_ic_tag_module final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag " "Elaborating entity \"final_fpga_cpu_ic_tag_module\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_ic_tag" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 5802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_fpga_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"final_fpga_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205183 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472205183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01h1 " "Found entity 1: altsyncram_01h1" {  } { { "db/altsyncram_01h1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_01h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472205244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472205244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01h1 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_01h1:auto_generated " "Elaborating entity \"altsyncram_01h1\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_ic_tag_module:final_fpga_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_01h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_register_bank_a_module final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a " "Elaborating entity \"final_fpga_cpu_register_bank_a_module\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_register_bank_a" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 6345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_fpga_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"final_fpga_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205279 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472205279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qg1 " "Found entity 1: altsyncram_9qg1" {  } { { "db/altsyncram_9qg1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472205348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472205348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qg1 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated " "Elaborating entity \"altsyncram_9qg1\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_a_module:final_fpga_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_register_bank_b_module final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b " "Elaborating entity \"final_fpga_cpu_register_bank_b_module\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_register_bank_b" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 6367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 255 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_fpga_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"final_fpga_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205391 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 255 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472205391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqg1 " "Found entity 1: altsyncram_aqg1" {  } { { "db/altsyncram_aqg1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_aqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472205452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472205452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqg1 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aqg1:auto_generated " "Elaborating entity \"altsyncram_aqg1\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_register_bank_b_module:final_fpga_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_mult_cell final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell " "Elaborating entity \"final_fpga_cpu_mult_cell\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_mult_cell" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 6928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205510 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472205510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472205570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472205570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205608 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386472205612 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472205612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205613 ""}  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472205613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205630 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205724 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205793 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205814 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } } { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472205990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEII " "Parameter \"selected_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206028 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472206028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206097 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386472206102 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472206102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_aclr NONE " "Parameter \"accum_sload_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_pipeline_register UNREGISTERED " "Parameter \"accum_sload_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 NONE " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone II " "Parameter \"selected_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206103 ""}  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472206103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206475 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_mult_cell:the_final_fpga_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } } { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci " "Elaborating entity \"final_fpga_cpu_nios2_oci\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 7217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_debug final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug " "Elaborating entity \"final_fpga_cpu_nios2_oci_debug\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_debug" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472206504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_debug:the_final_fpga_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206504 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472206504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_ocimem final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem " "Elaborating entity \"final_fpga_cpu_nios2_ocimem\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_ocimem" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_ociram_sp_ram_module final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram " "Elaborating entity \"final_fpga_cpu_ociram_sp_ram_module\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_ociram_sp_ram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_altsyncram" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 459 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_fpga_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"final_fpga_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206521 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 459 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472206521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qm71 " "Found entity 1: altsyncram_qm71" {  } { { "db/altsyncram_qm71.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_qm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qm71 final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qm71:auto_generated " "Elaborating entity \"altsyncram_qm71\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_ocimem:the_final_fpga_cpu_nios2_ocimem\|final_fpga_cpu_ociram_sp_ram_module:final_fpga_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qm71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_avalon_reg final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg " "Elaborating entity \"final_fpga_cpu_nios2_avalon_reg\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_avalon_reg:the_final_fpga_cpu_nios2_avalon_reg\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_avalon_reg" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_break final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break " "Elaborating entity \"final_fpga_cpu_nios2_oci_break\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_break:the_final_fpga_cpu_nios2_oci_break\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_break" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_xbrk final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_xbrk:the_final_fpga_cpu_nios2_oci_xbrk " "Elaborating entity \"final_fpga_cpu_nios2_oci_xbrk\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_xbrk:the_final_fpga_cpu_nios2_oci_xbrk\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_xbrk" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_dbrk final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk " "Elaborating entity \"final_fpga_cpu_nios2_oci_dbrk\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_dbrk:the_final_fpga_cpu_nios2_oci_dbrk\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_dbrk" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_itrace final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_itrace:the_final_fpga_cpu_nios2_oci_itrace " "Elaborating entity \"final_fpga_cpu_nios2_oci_itrace\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_itrace:the_final_fpga_cpu_nios2_oci_itrace\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_itrace" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_dtrace final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_dtrace:the_final_fpga_cpu_nios2_oci_dtrace " "Elaborating entity \"final_fpga_cpu_nios2_oci_dtrace\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_dtrace:the_final_fpga_cpu_nios2_oci_dtrace\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_dtrace" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_td_mode final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_dtrace:the_final_fpga_cpu_nios2_oci_dtrace\|final_fpga_cpu_nios2_oci_td_mode:final_fpga_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_fpga_cpu_nios2_oci_td_mode\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_dtrace:the_final_fpga_cpu_nios2_oci_dtrace\|final_fpga_cpu_nios2_oci_td_mode:final_fpga_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_fifo final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo " "Elaborating entity \"final_fpga_cpu_nios2_oci_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_compute_tm_count final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_nios2_oci_compute_tm_count:final_fpga_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"final_fpga_cpu_nios2_oci_compute_tm_count\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_nios2_oci_compute_tm_count:final_fpga_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_fifowp_inc final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_nios2_oci_fifowp_inc:final_fpga_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"final_fpga_cpu_nios2_oci_fifowp_inc\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_nios2_oci_fifowp_inc:final_fpga_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_fifocount_inc final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_nios2_oci_fifocount_inc:final_fpga_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"final_fpga_cpu_nios2_oci_fifocount_inc\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_nios2_oci_fifocount_inc:final_fpga_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "final_fpga_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_oci_test_bench final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_oci_test_bench:the_final_fpga_cpu_oci_test_bench " "Elaborating entity \"final_fpga_cpu_oci_test_bench\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_fifo:the_final_fpga_cpu_nios2_oci_fifo\|final_fpga_cpu_oci_test_bench:the_final_fpga_cpu_oci_test_bench\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_oci_test_bench" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_pib final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_pib:the_final_fpga_cpu_nios2_oci_pib " "Elaborating entity \"final_fpga_cpu_nios2_oci_pib\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_pib:the_final_fpga_cpu_nios2_oci_pib\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_pib" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_nios2_oci_im final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_im:the_final_fpga_cpu_nios2_oci_im " "Elaborating entity \"final_fpga_cpu_nios2_oci_im\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_nios2_oci_im:the_final_fpga_cpu_nios2_oci_im\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_im" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_wrapper final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_wrapper\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_jtag_debug_module_wrapper" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_tck final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_tck\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|final_fpga_cpu_jtag_debug_module_tck:the_final_fpga_cpu_jtag_debug_module_tck\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "the_final_fpga_cpu_jtag_debug_module_tck" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_sysclk final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_sysclk\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|final_fpga_cpu_jtag_debug_module_sysclk:the_final_fpga_cpu_jtag_debug_module_sysclk\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "the_final_fpga_cpu_jtag_debug_module_sysclk" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "final_fpga_cpu_jtag_debug_module_phy" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206687 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472206687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_cpu:cpu\|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci\|final_fpga_cpu_jtag_debug_module_wrapper:the_final_fpga_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_fpga_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_jtag_uart final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart " "Elaborating entity \"final_fpga_jtag_uart\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "jtag_uart" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_jtag_uart_scfifo_w final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w " "Elaborating entity \"final_fpga_jtag_uart_scfifo_w\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "the_final_fpga_jtag_uart_scfifo_w" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "wfifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206743 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472206743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/pwhite8/vlsi/fpga/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472206939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472206998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472206998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/pwhite8/vlsi/fpga/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472207055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472207055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_w:the_final_fpga_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/pwhite8/vlsi/fpga/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_jtag_uart_scfifo_r final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r " "Elaborating entity \"final_fpga_jtag_uart_scfifo_r\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|final_fpga_jtag_uart_scfifo_r:the_final_fpga_jtag_uart_scfifo_r\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "the_final_fpga_jtag_uart_scfifo_r" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "final_fpga_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472207185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_fpga_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207186 ""}  } { { "final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472207186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_sys_clk_timer final_fpga:xfinal_fpga\|final_fpga_sys_clk_timer:sys_clk_timer " "Elaborating entity \"final_fpga_sys_clk_timer\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_sys_clk_timer:sys_clk_timer\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "sys_clk_timer" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_sysid final_fpga:xfinal_fpga\|final_fpga_sysid:sysid " "Elaborating entity \"final_fpga_sysid\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_sysid:sysid\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "sysid" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_new_sdram_controller_0 final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"final_fpga_new_sdram_controller_0\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "new_sdram_controller_0" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_new_sdram_controller_0_input_efifo_module final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0:new_sdram_controller_0\|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"final_fpga_new_sdram_controller_0_input_efifo_module\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0:new_sdram_controller_0\|final_fpga_new_sdram_controller_0_input_efifo_module:the_final_fpga_new_sdram_controller_0_input_efifo_module\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" "the_final_fpga_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grab_if final_fpga:xfinal_fpga\|grab_if:grab_if_0 " "Elaborating entity \"grab_if\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "grab_if_0" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEBUG_GRABIF1_int grab_if.vhd(106) " "Verilog HDL or VHDL warning at grab_if.vhd(106): object \"DEBUG_GRABIF1_int\" assigned a value but never read" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "old_reset_memaddr grab_if.vhd(134) " "Verilog HDL or VHDL warning at grab_if.vhd(134): object \"old_reset_memaddr\" assigned a value but never read" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_av_count grab_if.vhd(228) " "Verilog HDL or VHDL warning at grab_if.vhd(228): object \"s_av_count\" assigned a value but never read" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug_reg grab_if.vhd(235) " "VHDL Signal Declaration warning at grab_if.vhd(235): used implicit default value for signal \"debug_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 235 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "DEBUG_GRABIF1\[31..16\] grab_if.vhd(88) " "Using initial value X (don't care) for net \"DEBUG_GRABIF1\[31..16\]\" at grab_if.vhd(88)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 88 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[0\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[0\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[1\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[1\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[2\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[2\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[3\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[3\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[4\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[4\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[5\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[5\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[6\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[6\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[7\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[7\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[8\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[8\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[9\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[9\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207209 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[10\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[10\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207210 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[11\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[11\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207210 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[12\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[12\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207210 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[13\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[13\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207210 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[14\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[14\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207210 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DEBUG_GRABIF1\[15\] grab_if.vhd(385) " "Inferred latch for \"DEBUG_GRABIF1\[15\]\" at grab_if.vhd(385)" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207210 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grab_AVdetect final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_AVdetect:grab_AVdetect_1 " "Elaborating entity \"grab_AVdetect\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_AVdetect:grab_AVdetect_1\"" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "grab_AVdetect_1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grab_wcontrol final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_wcontrol:grab_wcontrol_1 " "Elaborating entity \"grab_wcontrol\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_wcontrol:grab_wcontrol_1\"" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "grab_wcontrol_1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207218 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state grab_wcontrol.vhd(157) " "VHDL Process Statement warning at grab_wcontrol.vhd(157): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_fpga/synthesis/submodules/grab_wcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386472207220 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "av grab_wcontrol.vhd(157) " "VHDL Process Statement warning at grab_wcontrol.vhd(157): signal \"av\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_fpga/synthesis/submodules/grab_wcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386472207220 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gspdg_int grab_wcontrol.vhd(158) " "VHDL Process Statement warning at grab_wcontrol.vhd(158): signal \"gspdg_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_fpga/synthesis/submodules/grab_wcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386472207220 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "validfield grab_wcontrol.vhd(158) " "VHDL Process Statement warning at grab_wcontrol.vhd(158): signal \"validfield\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final_fpga/synthesis/submodules/grab_wcontrol.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_wcontrol.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1386472207220 "|DE2_TOP|final_fpga:xfinal_fpga|grab_if:grab_if_0|grab_wcontrol:grab_wcontrol_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grab_rcontrol final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_rcontrol:grab_rcontrol_1 " "Elaborating entity \"grab_rcontrol\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_rcontrol:grab_rcontrol_1\"" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "grab_rcontrol_1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grab_addressing final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_addressing:grab_addressing_1 " "Elaborating entity \"grab_addressing\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_addressing:grab_addressing_1\"" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "grab_addressing_1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grab_buffer final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1 " "Elaborating entity \"grab_buffer\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\"" {  } { { "final_fpga/synthesis/submodules/grab_if.vhd" "grab_buffer_1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_if.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\"" {  } { { "final_fpga/synthesis/submodules/grab_buffer.vhd" "altsyncram_component" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\"" {  } { { "final_fpga/synthesis/submodules/grab_buffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207244 ""}  } { { "final_fpga/synthesis/submodules/grab_buffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/grab_buffer.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472207244 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 512 memory words in side A specified but total number of address lines is 13 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side A specified but total number of address lines is 13" {  } { { "db/altsyncram_hlp1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf" 50 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1386472207300 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side B specified but total number of address lines is 12 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side B specified but total number of address lines is 12" {  } { { "db/altsyncram_hlp1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf" 53 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1386472207300 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 12 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 256 memory words in side A specified but total number of address lines is 12" {  } { { "db/altsyncram_hlp1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf" 56 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1386472207300 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 512 memory words in side B specified but total number of address lines is 13 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 512 memory words in side B specified but total number of address lines is 13" {  } { { "db/altsyncram_hlp1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf" 59 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1386472207301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hlp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hlp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hlp1 " "Found entity 1: altsyncram_hlp1" {  } { { "db/altsyncram_hlp1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472207301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472207301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hlp1 final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\|altsyncram_hlp1:auto_generated " "Elaborating entity \"altsyncram_hlp1\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\|altsyncram_hlp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6l1 " "Found entity 1: altsyncram_k6l1" {  } { { "db/altsyncram_k6l1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_k6l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472207367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472207367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k6l1 final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\|altsyncram_hlp1:auto_generated\|altsyncram_k6l1:altsyncram1 " "Elaborating entity \"altsyncram_k6l1\" for hierarchy \"final_fpga:xfinal_fpga\|grab_if:grab_if_0\|grab_buffer:grab_buffer_1\|altsyncram:altsyncram_component\|altsyncram_hlp1:auto_generated\|altsyncram_k6l1:altsyncram1\"" {  } { { "db/altsyncram_hlp1.tdf" "altsyncram1" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_hlp1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_final final_fpga:xfinal_fpga\|regfile_final:regfile_final_0 " "Elaborating entity \"regfile_final\" for hierarchy \"final_fpga:xfinal_fpga\|regfile_final:regfile_final_0\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "regfile_final_0" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_engine final_fpga:xfinal_fpga\|dma_engine:dma_engine_0 " "Elaborating entity \"dma_engine\" for hierarchy \"final_fpga:xfinal_fpga\|dma_engine:dma_engine_0\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "dma_engine_0" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207383 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "burstcount_sig dma_engine.vhd(60) " "VHDL Signal Declaration warning at dma_engine.vhd(60): used explicit default value for signal \"burstcount_sig\" because signal was never assigned a value" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1386472207385 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address_sig dma_engine.vhd(256) " "VHDL Process Statement warning at dma_engine.vhd(256): inferring latch(es) for signal or variable \"address_sig\", which holds its previous value in one or more paths through the process" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386472207385 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[23\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[23\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207385 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[24\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[24\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[25\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[25\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[26\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[26\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[27\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[27\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[28\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[28\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[29\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[29\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[30\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[30\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_sig\[31\] dma_engine.vhd(256) " "Inferred latch for \"address_sig\[31\]\" at dma_engine.vhd(256)" {  } { { "final_fpga/synthesis/submodules/dma_engine.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/dma_engine.vhd" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386472207386 "|DE2_TOP|final_fpga:xfinal_fpga|dma_engine:dma_engine_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_data_master_translator final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator:cpu_data_master_translator " "Elaborating entity \"final_fpga_cpu_data_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator:cpu_data_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_data_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207389 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid final_fpga_cpu_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207390 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_cpu_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207390 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_cpu_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207390 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken final_fpga_cpu_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207390 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest final_fpga_cpu_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207391 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator:cpu_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator:cpu_data_master_translator\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" "cpu_data_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_instruction_master_translator final_fpga:xfinal_fpga\|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator " "Elaborating entity \"final_fpga_cpu_instruction_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_instruction_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_cpu_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207399 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_cpu_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207399 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken final_fpga_cpu_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207399 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest final_fpga_cpu_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_cpu_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207399 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_fpga:xfinal_fpga\|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_instruction_master_translator:cpu_instruction_master_translator\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" "cpu_instruction_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_grab_if_0_avalon_master_translator final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator " "Elaborating entity \"final_fpga_grab_if_0_avalon_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "grab_if_0_avalon_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207406 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdata final_fpga_grab_if_0_avalon_master_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(62): used implicit default value for signal \"av_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207408 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid final_fpga_grab_if_0_avalon_master_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207408 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_grab_if_0_avalon_master_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207408 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_grab_if_0_avalon_master_translator.vhd(66) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207408 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken final_fpga_grab_if_0_avalon_master_translator.vhd(67) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207408 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest final_fpga_grab_if_0_avalon_master_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207408 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator\|altera_merlin_master_translator:grab_if_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator:grab_if_0_avalon_master_translator\|altera_merlin_master_translator:grab_if_0_avalon_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" "grab_if_0_avalon_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_dma_engine_0_avalon_master_translator final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator " "Elaborating entity \"final_fpga_dma_engine_0_avalon_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "dma_engine_0_avalon_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207416 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_dma_engine_0_avalon_master_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207417 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_dma_engine_0_avalon_master_translator.vhd(66) " "VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207417 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken final_fpga_dma_engine_0_avalon_master_translator.vhd(67) " "VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207417 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest final_fpga_dma_engine_0_avalon_master_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207418 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator\|altera_merlin_master_translator:dma_engine_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator:dma_engine_0_avalon_master_translator\|altera_merlin_master_translator:dma_engine_0_avalon_master_translator\"" {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" "dma_engine_0_avalon_master_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_translator final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207428 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_cpu_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207429 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_cpu_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207429 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_cpu_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207429 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect final_fpga_cpu_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207429 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken final_fpga_cpu_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207429 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_cpu_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207430 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_cpu_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207430 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_cpu_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207430 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_cpu_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207430 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_cpu_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207430 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_cpu_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207430 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator:cpu_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" "cpu_jtag_debug_module_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_onchip_mem_s1_translator final_fpga:xfinal_fpga\|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator " "Elaborating entity \"final_fpga_onchip_mem_s1_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "onchip_mem_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207438 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_onchip_mem_s1_translator.vhd(58) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207440 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_onchip_mem_s1_translator.vhd(59) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207440 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_onchip_mem_s1_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207440 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess final_fpga_onchip_mem_s1_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207440 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_onchip_mem_s1_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_onchip_mem_s1_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read final_fpga_onchip_mem_s1_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_onchip_mem_s1_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_onchip_mem_s1_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_onchip_mem_s1_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_onchip_mem_s1_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_onchip_mem_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207441 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_onchip_mem_s1_translator:onchip_mem_s1_translator\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" "onchip_mem_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_onchip_mem_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_jtag_uart_avalon_jtag_slave_translator final_fpga:xfinal_fpga\|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"final_fpga_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207450 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207452 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207452 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207452 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207452 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207453 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_sys_clk_timer_s1_translator final_fpga:xfinal_fpga\|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator " "Elaborating entity \"final_fpga_sys_clk_timer_s1_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "sys_clk_timer_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207462 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_sys_clk_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207463 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_sys_clk_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207463 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_sys_clk_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207463 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable final_fpga_sys_clk_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207463 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken final_fpga_sys_clk_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207463 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess final_fpga_sys_clk_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207463 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_sys_clk_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_sys_clk_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read final_fpga_sys_clk_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_sys_clk_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_sys_clk_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_sys_clk_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_sys_clk_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_sys_clk_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207464 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_sys_clk_timer_s1_translator:sys_clk_timer_s1_translator\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" "sys_clk_timer_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sys_clk_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_sysid_control_slave_translator final_fpga:xfinal_fpga\|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator " "Elaborating entity \"final_fpga_sysid_control_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "sysid_control_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207471 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_sysid_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_sysid_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_sysid_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable final_fpga_sysid_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect final_fpga_sysid_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken final_fpga_sysid_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess final_fpga_sysid_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_sysid_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_sysid_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207473 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read final_fpga_sysid_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write final_fpga_sysid_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_sysid_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata final_fpga_sysid_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_sysid_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_sysid_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_sysid_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_sysid_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207474 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_sysid_control_slave_translator:sysid_control_slave_translator\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" "sysid_control_slave_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_sysid_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_new_sdram_controller_0_s1_translator final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"final_fpga_new_sdram_controller_0_s1_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "new_sdram_controller_0_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207482 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_new_sdram_controller_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_new_sdram_controller_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_new_sdram_controller_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken final_fpga_new_sdram_controller_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess final_fpga_new_sdram_controller_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_new_sdram_controller_0_s1_translator.vhd(65) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_new_sdram_controller_0_s1_translator.vhd(66) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_new_sdram_controller_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207483 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_new_sdram_controller_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207484 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_new_sdram_controller_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207484 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_new_sdram_controller_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207484 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator:new_sdram_controller_0_s1_translator\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" "new_sdram_controller_0_s1_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_regfile_final_0_avalon_slave_0_translator final_fpga:xfinal_fpga\|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator " "Elaborating entity \"final_fpga_regfile_final_0_avalon_slave_0_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "regfile_final_0_avalon_slave_0_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207491 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(55) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(55): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207493 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(56) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(56): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207493 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(57) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207493 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(58) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(59) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(60) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(61) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(62) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(63) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(64) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(68) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(69) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(72) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207494 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(74) " "VHDL Signal Declaration warning at final_fpga_regfile_final_0_avalon_slave_0_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207495 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_fpga:xfinal_fpga\|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator\|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_regfile_final_0_avalon_slave_0_translator:regfile_final_0_avalon_slave_0_translator\|altera_merlin_slave_translator:regfile_final_0_avalon_slave_0_translator\"" {  } { { "final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" "regfile_final_0_avalon_slave_0_translator" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_regfile_final_0_avalon_slave_0_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 3932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207503 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207505 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207505 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_data_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 4014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207513 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207515 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207515 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_data_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 4096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207524 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207526 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207526 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:grab_if_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "grab_if_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_grab_if_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 4178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207536 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207538 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207538 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" "dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_dma_engine_0_avalon_master_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 4260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207547 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207549 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207564 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207566 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207566 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207566 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207566 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207566 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207566 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207576 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207577 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207577 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207577 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207577 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207577 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207577 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207578 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207578 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207675 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207677 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207692 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207692 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207692 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207692 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207692 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207692 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207703 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207704 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207704 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207704 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207704 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207704 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207704 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207705 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386472207705 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_addr_router final_fpga:xfinal_fpga\|final_fpga_addr_router:addr_router " "Elaborating entity \"final_fpga_addr_router\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_addr_router:addr_router\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "addr_router" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_addr_router_default_decode final_fpga:xfinal_fpga\|final_fpga_addr_router:addr_router\|final_fpga_addr_router_default_decode:the_default_decode " "Elaborating entity \"final_fpga_addr_router_default_decode\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_addr_router:addr_router\|final_fpga_addr_router_default_decode:the_default_decode\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_addr_router_002 final_fpga:xfinal_fpga\|final_fpga_addr_router_002:addr_router_002 " "Elaborating entity \"final_fpga_addr_router_002\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_addr_router_002:addr_router_002\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "addr_router_002" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_addr_router_002_default_decode final_fpga:xfinal_fpga\|final_fpga_addr_router_002:addr_router_002\|final_fpga_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"final_fpga_addr_router_002_default_decode\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_addr_router_002:addr_router_002\|final_fpga_addr_router_002_default_decode:the_default_decode\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_id_router final_fpga:xfinal_fpga\|final_fpga_id_router:id_router " "Elaborating entity \"final_fpga_id_router\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_id_router:id_router\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "id_router" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_id_router_default_decode final_fpga:xfinal_fpga\|final_fpga_id_router:id_router\|final_fpga_id_router_default_decode:the_default_decode " "Elaborating entity \"final_fpga_id_router_default_decode\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_id_router:id_router\|final_fpga_id_router_default_decode:the_default_decode\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_id_router_005 final_fpga:xfinal_fpga\|final_fpga_id_router_005:id_router_005 " "Elaborating entity \"final_fpga_id_router_005\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_id_router_005:id_router_005\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "id_router_005" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_id_router_005_default_decode final_fpga:xfinal_fpga\|final_fpga_id_router_005:id_router_005\|final_fpga_id_router_005_default_decode:the_default_decode " "Elaborating entity \"final_fpga_id_router_005_default_decode\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_id_router_005:id_router_005\|final_fpga_id_router_005_default_decode:the_default_decode\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" "the_default_decode" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter final_fpga:xfinal_fpga\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_traffic_limiter:limiter\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "limiter" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "burst_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 9 to match size of target (3)" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386472207793 "|DE2_TOP|final_fpga:xfinal_fpga|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"final_fpga:xfinal_fpga\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_fpga:xfinal_fpga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_fpga:xfinal_fpga\|altera_reset_controller:rst_controller\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "rst_controller" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_fpga:xfinal_fpga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_fpga:xfinal_fpga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_fpga/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cmd_xbar_demux final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"final_fpga_cmd_xbar_demux\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cmd_xbar_demux" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cmd_xbar_demux_001 final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"final_fpga_cmd_xbar_demux_001\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cmd_xbar_demux_001" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cmd_xbar_demux_002 final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"final_fpga_cmd_xbar_demux_002\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cmd_xbar_demux_002" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cmd_xbar_mux final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"final_fpga_cmd_xbar_mux\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cmd_xbar_mux" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 5898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_cmd_xbar_mux_005 final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"final_fpga_cmd_xbar_mux_005\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "cmd_xbar_mux_005" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cmd_xbar_mux_005.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_rsp_xbar_demux final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"final_fpga_rsp_xbar_demux\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "rsp_xbar_demux" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_rsp_xbar_demux_005 final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"final_fpga_rsp_xbar_demux_005\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "rsp_xbar_demux_005" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_rsp_xbar_mux final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"final_fpga_rsp_xbar_mux\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "rsp_xbar_mux" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv" "arb" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_rsp_xbar_mux.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_width_adapter final_fpga:xfinal_fpga\|final_fpga_width_adapter:width_adapter " "Elaborating entity \"final_fpga_width_adapter\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_width_adapter:width_adapter\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "width_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_fpga:xfinal_fpga\|final_fpga_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "final_fpga/synthesis/final_fpga_width_adapter.vhd" "width_adapter" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_width_adapter_002 final_fpga:xfinal_fpga\|final_fpga_width_adapter_002:width_adapter_002 " "Elaborating entity \"final_fpga_width_adapter_002\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_width_adapter_002:width_adapter_002\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "width_adapter_002" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_fpga:xfinal_fpga\|final_fpga_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_width_adapter_002:width_adapter_002\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "final_fpga/synthesis/final_fpga_width_adapter_002.vhd" "width_adapter_002" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_width_adapter_002.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472207987 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386472207989 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(715) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(715): object \"aligned_addr\" assigned a value but never read" {  } { { "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" 715 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472207989 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(716) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(716): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" 716 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386472207990 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386472207990 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_width_adapter_002:width_adapter_002|altera_merlin_width_adapter:width_adapter_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_fpga_irq_mapper final_fpga:xfinal_fpga\|final_fpga_irq_mapper:irq_mapper " "Elaborating entity \"final_fpga_irq_mapper\" for hierarchy \"final_fpga:xfinal_fpga\|final_fpga_irq_mapper:irq_mapper\"" {  } { { "final_fpga/synthesis/final_fpga.vhd" "irq_mapper" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga.vhd" 6606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linebuffer linebuffer:xlinebuffer " "Elaborating entity \"linebuffer\" for hierarchy \"linebuffer:xlinebuffer\"" {  } { { "../vhdl/DE2_TOP.vhd" "xlinebuffer" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram linebuffer:xlinebuffer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"linebuffer:xlinebuffer\|altsyncram:altsyncram_component\"" {  } { { "final_fpga/synthesis/vga/linebuffer.vhd" "altsyncram_component" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "linebuffer:xlinebuffer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"linebuffer:xlinebuffer\|altsyncram:altsyncram_component\"" {  } { { "final_fpga/synthesis/vga/linebuffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472208015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "linebuffer:xlinebuffer\|altsyncram:altsyncram_component " "Instantiated megafunction \"linebuffer:xlinebuffer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /dev/null " "Parameter \"init_file\" = \"/dev/null\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208016 ""}  } { { "final_fpga/synthesis/vga/linebuffer.vhd" "" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/vga/linebuffer.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386472208016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gq1 " "Found entity 1: altsyncram_4gq1" {  } { { "db/altsyncram_4gq1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_4gq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472208081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472208081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gq1 linebuffer:xlinebuffer\|altsyncram:altsyncram_component\|altsyncram_4gq1:auto_generated " "Elaborating entity \"altsyncram_4gq1\" for hierarchy \"linebuffer:xlinebuffer\|altsyncram:altsyncram_component\|altsyncram_4gq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:xvga " "Elaborating entity \"vga\" for hierarchy \"vga:xvga\"" {  } { { "../vhdl/DE2_TOP.vhd" "xvga" { Text "C:/Users/pwhite8/vlsi/vhdl/DE2_TOP.vhd" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386472208094 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209694 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209695 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209695 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209695 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209695 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209695 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209698 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209699 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209699 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209724 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209724 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209724 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209724 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209724 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209725 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209727 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209727 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209728 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209728 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209728 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209728 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209743 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209743 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209743 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209743 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209744 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209744 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209756 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209756 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209756 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209756 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209756 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209756 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209759 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209759 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209760 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209760 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209760 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209760 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209772 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209772 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209772 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209772 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209772 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209772 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209775 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209775 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209775 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209776 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209776 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/final_fpga_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1386472209776 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_final_fpga_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_final_fpga_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "final_fpga/synthesis/submodules/final_fpga_cpu.v" "the_final_fpga_cpu_nios2_oci_itrace" { Text "C:/Users/pwhite8/vlsi/fpga/final_fpga/synthesis/submodules/final_fpga_cpu.v" 3187 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1386472209872 "|DE2_TOP|final_fpga:xfinal_fpga|final_fpga_cpu:cpu|final_fpga_cpu_nios2_oci:the_final_fpga_cpu_nios2_oci|final_fpga_cpu_nios2_oci_itrace:the_final_fpga_cpu_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0t14 " "Found entity 1: altsyncram_0t14" {  } { { "db/altsyncram_0t14.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_0t14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472210883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472210883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hq1 " "Found entity 1: altsyncram_8hq1" {  } { { "db/altsyncram_8hq1.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/altsyncram_8hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472210962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472210962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7oc " "Found entity 1: mux_7oc" {  } { { "db/mux_7oc.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/mux_7oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ci " "Found entity 1: cntr_9ci" {  } { { "db/cntr_9ci.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_9ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m4j " "Found entity 1: cntr_m4j" {  } { { "db/cntr_m4j.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_m4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/pwhite8/vlsi/fpga/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386472211888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386472211888 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386472211992 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1386472212465 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1386472212465 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1386472212465 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1386472212465 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1386472212465 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1386472213424 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 -1 1386472213576 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1386472213590 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1386472213590 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386472213683 "|DE2_TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386472213683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386472214037 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386472214037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "233 " "Implemented 233 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386472214037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386472214037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg " "Generated suppressed messages file C:/Users/pwhite8/vlsi/fpga/DE2_BaseProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386472214633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 261 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386472215279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 07 22:10:15 2013 " "Processing ended: Sat Dec 07 22:10:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386472215279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386472215279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386472215279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386472215279 ""}
