

================================================================
== Vitis HLS Report for 'block_mm_Pipeline_writeoutput'
================================================================
* Date:           Mon Jul 28 11:59:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.891 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeoutput  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    22859|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       80|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|     1067|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1067|    22984|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_32_1_1_U76  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U77  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U78  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U79  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  80|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln54_fu_228_p2    |         +|   0|  0|    10|           3|           1|
    |and_ln57_1_fu_414_p2  |       and|   0|  0|   511|         512|         512|
    |and_ln57_2_fu_456_p2  |       and|   0|  0|   511|         512|         512|
    |and_ln57_3_fu_498_p2  |       and|   0|  0|   511|         512|         512|
    |and_ln57_4_fu_354_p2  |       and|   0|  0|   416|         416|         416|
    |and_ln57_fu_348_p2    |       and|   0|  0|   511|         512|         512|
    |icmp_ln54_fu_222_p2   |      icmp|   0|  0|     9|           3|           4|
    |or_ln57_1_fu_384_p2   |        or|   0|  0|     9|           9|           6|
    |or_ln57_2_fu_420_p2   |        or|   0|  0|   511|         512|         512|
    |or_ln57_3_fu_426_p2   |        or|   0|  0|     9|           9|           7|
    |or_ln57_4_fu_462_p2   |        or|   0|  0|   511|         512|         512|
    |or_ln57_5_fu_468_p2   |        or|   0|  0|     9|           9|           7|
    |or_ln57_6_fu_504_p2   |        or|   0|  0|   511|         512|         512|
    |or_ln57_fu_360_p2     |        or|   0|  0|   416|         416|         416|
    |shl_ln57_1_fu_333_p2  |       shl|   0|  0|  1713|         416|         416|
    |shl_ln57_2_fu_393_p2  |       shl|   0|  0|  2171|          32|         512|
    |shl_ln57_3_fu_402_p2  |       shl|   0|  0|  2171|         512|         512|
    |shl_ln57_4_fu_435_p2  |       shl|   0|  0|  2171|          32|         512|
    |shl_ln57_5_fu_444_p2  |       shl|   0|  0|  2171|         512|         512|
    |shl_ln57_6_fu_477_p2  |       shl|   0|  0|  2171|          32|         512|
    |shl_ln57_7_fu_486_p2  |       shl|   0|  0|  2171|         512|         512|
    |shl_ln57_fu_264_p2    |       shl|   0|  0|  1713|          32|         416|
    |ap_enable_pp0         |       xor|   0|  0|     2|           1|           2|
    |xor_ln57_1_fu_408_p2  |       xor|   0|  0|   511|         512|           2|
    |xor_ln57_2_fu_450_p2  |       xor|   0|  0|   511|         512|           2|
    |xor_ln57_3_fu_492_p2  |       xor|   0|  0|   511|         512|           2|
    |xor_ln57_fu_274_p2    |       xor|   0|  0|   417|         417|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 22859|        8483|        8355|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    3|          6|
    |i_fu_92                  |   9|          2|    3|          6|
    |p_partset4_fu_96         |   9|          2|  512|       1024|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  520|       1040|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_92                  |    3|   0|    3|          0|
    |p_partset4_fu_96         |  512|   0|  512|          0|
    |shl_ln_reg_542           |    2|   0|    9|          7|
    |tmp_5_reg_537            |   32|   0|   32|          0|
    |tmp_6_reg_560            |   32|   0|   32|          0|
    |tmp_7_reg_565            |   32|   0|   32|          0|
    |tmp_8_reg_570            |   32|   0|   32|          0|
    |xor_ln57_reg_554         |  417|   0|  417|          0|
    |zext_ln57_reg_549        |    2|   0|  416|        414|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1067|   0| 1488|        421|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  block_mm_Pipeline_writeoutput|  return value|
|ABpartial_load         |   in|  512|     ap_none|                 ABpartial_load|        scalar|
|p_reload               |   in|   32|     ap_none|                       p_reload|        scalar|
|add_164_reload         |   in|   32|     ap_none|                 add_164_reload|        scalar|
|add_268_reload         |   in|   32|     ap_none|                 add_268_reload|        scalar|
|add_372_reload         |   in|   32|     ap_none|                 add_372_reload|        scalar|
|add_12961_reload       |   in|   32|     ap_none|               add_12961_reload|        scalar|
|add_1_165_reload       |   in|   32|     ap_none|               add_1_165_reload|        scalar|
|add_2_169_reload       |   in|   32|     ap_none|               add_2_169_reload|        scalar|
|add_3_173_reload       |   in|   32|     ap_none|               add_3_173_reload|        scalar|
|add_23462_reload       |   in|   32|     ap_none|               add_23462_reload|        scalar|
|add_1_266_reload       |   in|   32|     ap_none|               add_1_266_reload|        scalar|
|add_2_270_reload       |   in|   32|     ap_none|               add_2_270_reload|        scalar|
|add_3_274_reload       |   in|   32|     ap_none|               add_3_274_reload|        scalar|
|add_33963_reload       |   in|   32|     ap_none|               add_33963_reload|        scalar|
|add_1_367_reload       |   in|   32|     ap_none|               add_1_367_reload|        scalar|
|add_2_371_reload       |   in|   32|     ap_none|               add_2_371_reload|        scalar|
|add_3_375_reload       |   in|   32|     ap_none|               add_3_375_reload|        scalar|
|p_partset4_out         |  out|  512|      ap_vld|                 p_partset4_out|       pointer|
|p_partset4_out_ap_vld  |  out|    1|      ap_vld|                 p_partset4_out|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_partset4 = alloca i32 1"   --->   Operation 6 'alloca' 'p_partset4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_3_375_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_3_375_reload"   --->   Operation 7 'read' 'add_3_375_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_2_371_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_2_371_reload"   --->   Operation 8 'read' 'add_2_371_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add_1_367_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_1_367_reload"   --->   Operation 9 'read' 'add_1_367_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_33963_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_33963_reload"   --->   Operation 10 'read' 'add_33963_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_3_274_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_3_274_reload"   --->   Operation 11 'read' 'add_3_274_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_2_270_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_2_270_reload"   --->   Operation 12 'read' 'add_2_270_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_1_266_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_1_266_reload"   --->   Operation 13 'read' 'add_1_266_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_23462_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_23462_reload"   --->   Operation 14 'read' 'add_23462_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add_3_173_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_3_173_reload"   --->   Operation 15 'read' 'add_3_173_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add_2_169_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_2_169_reload"   --->   Operation 16 'read' 'add_2_169_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add_1_165_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_1_165_reload"   --->   Operation 17 'read' 'add_1_165_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_12961_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_12961_reload"   --->   Operation 18 'read' 'add_12961_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_372_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_372_reload"   --->   Operation 19 'read' 'add_372_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_268_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_268_reload"   --->   Operation 20 'read' 'add_268_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_164_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_164_reload"   --->   Operation 21 'read' 'add_164_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload"   --->   Operation 22 'read' 'p_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ABpartial_load_read = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %ABpartial_load"   --->   Operation 23 'read' 'ABpartial_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 %ABpartial_load_read, i512 %p_partset4"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc65"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 27 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.49ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i_1, i3 4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 28 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln54 = add i3 %i_1, i3 1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 30 'add' 'add_ln54' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc65.split, void %for.end70.exitStub" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 31 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i3 %i_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 32 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.45ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_reload_read, i32 %add_164_reload_read, i32 %add_268_reload_read, i32 %add_372_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 33 'mux' 'tmp_5' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %trunc_ln57, i7 0" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i9 %shl_ln" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 35 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57)   --->   "%shl_ln57 = shl i416 4294967295, i416 %zext_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 36 'shl' 'shl_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln57)   --->   "%zext_ln57_1 = zext i416 %shl_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 37 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.16ns) (out node of the LUT)   --->   "%xor_ln57 = xor i417 %zext_ln57_1, i417 338460656020607282663380637712778772392143197677711984273740183180495765112991409062496875745134225841966700556811959451779071" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 38 'xor' 'xor_ln57' <Predicate = (!icmp_ln54)> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.45ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %add_12961_reload_read, i32 %add_1_165_reload_read, i32 %add_2_169_reload_read, i32 %add_3_173_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 39 'mux' 'tmp_6' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.45ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %add_23462_reload_read, i32 %add_1_266_reload_read, i32 %add_2_270_reload_read, i32 %add_3_274_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 40 'mux' 'tmp_7' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %add_33963_reload_read, i32 %add_1_367_reload_read, i32 %add_2_371_reload_read, i32 %add_3_375_reload_read, i2 %trunc_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 41 'mux' 'tmp_8' <Predicate = (!icmp_ln54)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 42 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_partset4_load_1 = load i512 %p_partset4"   --->   Operation 82 'load' 'p_partset4_load_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_partset4_out, i512 %p_partset4_load_1"   --->   Operation 83 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_partset4_load = load i512 %p_partset4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 43 'load' 'p_partset4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:55]   --->   Operation 44 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 45 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%zext_ln57_8 = zext i32 %tmp_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 46 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%shl_ln57_1 = shl i416 %zext_ln57_8, i416 %zext_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 47 'shl' 'shl_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%sext_ln57 = sext i417 %xor_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 48 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%trunc_ln57_1 = trunc i417 %xor_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 49 'trunc' 'trunc_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%trunc_ln57_2 = trunc i512 %p_partset4_load" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 50 'trunc' 'trunc_ln57_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%and_ln57 = and i512 %p_partset4_load, i512 %sext_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 51 'and' 'and_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%and_ln57_4 = and i416 %trunc_ln57_2, i416 %trunc_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 52 'and' 'and_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln57 = or i416 %and_ln57_4, i416 %shl_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 53 'or' 'or_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%tmp_2 = partselect i96 @_ssdm_op_PartSelect.i96.i512.i32.i32, i512 %and_ln57, i32 416, i32 511" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 54 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i96.i416, i96 %tmp_2, i416 %or_ln57" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 55 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln57_1 = or i9 %shl_ln, i9 32" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 56 'or' 'or_ln57_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %or_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 57 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%shl_ln57_2 = shl i512 4294967295, i512 %zext_ln57_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 58 'shl' 'shl_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%zext_ln57_3 = zext i32 %tmp_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 59 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%shl_ln57_3 = shl i512 %zext_ln57_3, i512 %zext_ln57_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 60 'shl' 'shl_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln57_1)   --->   "%xor_ln57_1 = xor i512 %shl_ln57_2, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 61 'xor' 'xor_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.16ns) (out node of the LUT)   --->   "%and_ln57_1 = and i512 %or_ln, i512 %xor_ln57_1" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 62 'and' 'and_ln57_1' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%or_ln57_2 = or i512 %and_ln57_1, i512 %shl_ln57_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 63 'or' 'or_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln57_3 = or i9 %shl_ln, i9 64" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 64 'or' 'or_ln57_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %or_ln57_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 65 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%shl_ln57_4 = shl i512 4294967295, i512 %zext_ln57_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 66 'shl' 'shl_ln57_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%zext_ln57_5 = zext i32 %tmp_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 67 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%shl_ln57_5 = shl i512 %zext_ln57_5, i512 %zext_ln57_4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 68 'shl' 'shl_ln57_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%xor_ln57_2 = xor i512 %shl_ln57_4, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 69 'xor' 'xor_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_4)   --->   "%and_ln57_2 = and i512 %or_ln57_2, i512 %xor_ln57_2" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 70 'and' 'and_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.16ns) (out node of the LUT)   --->   "%or_ln57_4 = or i512 %and_ln57_2, i512 %shl_ln57_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 71 'or' 'or_ln57_4' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln57_5 = or i9 %shl_ln, i9 96" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 72 'or' 'or_ln57_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i9 %or_ln57_5" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 73 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%shl_ln57_6 = shl i512 4294967295, i512 %zext_ln57_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 74 'shl' 'shl_ln57_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%zext_ln57_7 = zext i32 %tmp_8" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 75 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%shl_ln57_7 = shl i512 %zext_ln57_7, i512 %zext_ln57_6" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 76 'shl' 'shl_ln57_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%xor_ln57_3 = xor i512 %shl_ln57_6, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 77 'xor' 'xor_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln57_6)   --->   "%and_ln57_3 = and i512 %or_ln57_4, i512 %xor_ln57_3" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 78 'and' 'and_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.16ns) (out node of the LUT)   --->   "%or_ln57_6 = or i512 %and_ln57_3, i512 %shl_ln57_7" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:57]   --->   Operation 79 'or' 'or_ln57_6' <Predicate = true> <Delay = 1.16> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln54 = store i512 %or_ln57_6, i512 %p_partset4" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 80 'store' 'store_ln54' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc65" [/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54]   --->   Operation 81 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ABpartial_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_164_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_268_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_372_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_12961_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_1_165_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_2_169_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_3_173_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_23462_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_1_266_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_2_270_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_3_274_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_33963_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_1_367_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_2_371_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_3_375_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_partset4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 010]
p_partset4            (alloca           ) [ 011]
add_3_375_reload_read (read             ) [ 000]
add_2_371_reload_read (read             ) [ 000]
add_1_367_reload_read (read             ) [ 000]
add_33963_reload_read (read             ) [ 000]
add_3_274_reload_read (read             ) [ 000]
add_2_270_reload_read (read             ) [ 000]
add_1_266_reload_read (read             ) [ 000]
add_23462_reload_read (read             ) [ 000]
add_3_173_reload_read (read             ) [ 000]
add_2_169_reload_read (read             ) [ 000]
add_1_165_reload_read (read             ) [ 000]
add_12961_reload_read (read             ) [ 000]
add_372_reload_read   (read             ) [ 000]
add_268_reload_read   (read             ) [ 000]
add_164_reload_read   (read             ) [ 000]
p_reload_read         (read             ) [ 000]
ABpartial_load_read   (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i_1                   (load             ) [ 000]
icmp_ln54             (icmp             ) [ 010]
empty                 (speclooptripcount) [ 000]
add_ln54              (add              ) [ 000]
br_ln54               (br               ) [ 000]
trunc_ln57            (trunc            ) [ 000]
tmp_5                 (mux              ) [ 011]
shl_ln                (bitconcatenate   ) [ 011]
zext_ln57             (zext             ) [ 011]
shl_ln57              (shl              ) [ 000]
zext_ln57_1           (zext             ) [ 000]
xor_ln57              (xor              ) [ 011]
tmp_6                 (mux              ) [ 011]
tmp_7                 (mux              ) [ 011]
tmp_8                 (mux              ) [ 011]
store_ln54            (store            ) [ 000]
p_partset4_load       (load             ) [ 000]
specpipeline_ln55     (specpipeline     ) [ 000]
specloopname_ln54     (specloopname     ) [ 000]
zext_ln57_8           (zext             ) [ 000]
shl_ln57_1            (shl              ) [ 000]
sext_ln57             (sext             ) [ 000]
trunc_ln57_1          (trunc            ) [ 000]
trunc_ln57_2          (trunc            ) [ 000]
and_ln57              (and              ) [ 000]
and_ln57_4            (and              ) [ 000]
or_ln57               (or               ) [ 000]
tmp_2                 (partselect       ) [ 000]
or_ln                 (bitconcatenate   ) [ 000]
or_ln57_1             (or               ) [ 000]
zext_ln57_2           (zext             ) [ 000]
shl_ln57_2            (shl              ) [ 000]
zext_ln57_3           (zext             ) [ 000]
shl_ln57_3            (shl              ) [ 000]
xor_ln57_1            (xor              ) [ 000]
and_ln57_1            (and              ) [ 000]
or_ln57_2             (or               ) [ 000]
or_ln57_3             (or               ) [ 000]
zext_ln57_4           (zext             ) [ 000]
shl_ln57_4            (shl              ) [ 000]
zext_ln57_5           (zext             ) [ 000]
shl_ln57_5            (shl              ) [ 000]
xor_ln57_2            (xor              ) [ 000]
and_ln57_2            (and              ) [ 000]
or_ln57_4             (or               ) [ 000]
or_ln57_5             (or               ) [ 000]
zext_ln57_6           (zext             ) [ 000]
shl_ln57_6            (shl              ) [ 000]
zext_ln57_7           (zext             ) [ 000]
shl_ln57_7            (shl              ) [ 000]
xor_ln57_3            (xor              ) [ 000]
and_ln57_3            (and              ) [ 000]
or_ln57_6             (or               ) [ 000]
store_ln54            (store            ) [ 000]
br_ln54               (br               ) [ 000]
p_partset4_load_1     (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ABpartial_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_164_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_164_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_268_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_268_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="add_372_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_372_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_12961_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_12961_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_1_165_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_1_165_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_2_169_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_2_169_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add_3_173_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_3_173_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="add_23462_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_23462_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="add_1_266_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_1_266_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="add_2_270_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_2_270_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="add_3_274_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_3_274_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="add_33963_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_33963_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="add_1_367_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_1_367_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add_2_371_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_2_371_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add_3_375_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_3_375_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_partset4_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_partset4_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i96.i416"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_partset4_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_partset4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_3_375_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_3_375_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_2_371_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_2_371_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_1_367_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_1_367_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_33963_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_33963_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_3_274_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_3_274_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_2_270_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_2_270_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_1_266_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_1_266_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_23462_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_23462_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_3_173_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_3_173_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_2_169_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_2_169_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_1_165_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_1_165_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_12961_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_12961_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_372_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_372_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_268_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_268_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_164_reload_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_164_reload_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_reload_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_reload_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="ABpartial_load_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="512" slack="0"/>
<pin id="198" dir="0" index="1" bw="512" slack="0"/>
<pin id="199" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ABpartial_load_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln0_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="512" slack="0"/>
<pin id="205" dir="0" index="2" bw="512" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="512" slack="0"/>
<pin id="211" dir="0" index="1" bw="512" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_1_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln54_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln54_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln57_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="0" index="3" bw="32" slack="0"/>
<pin id="243" dir="0" index="4" bw="32" slack="0"/>
<pin id="244" dir="0" index="5" bw="2" slack="0"/>
<pin id="245" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln57_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="1" index="1" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="shl_ln57_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="33" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln57_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="416" slack="0"/>
<pin id="272" dir="1" index="1" bw="417" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln57_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="417" slack="0"/>
<pin id="276" dir="0" index="1" bw="417" slack="0"/>
<pin id="277" dir="1" index="2" bw="417" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="0" index="3" bw="32" slack="0"/>
<pin id="285" dir="0" index="4" bw="32" slack="0"/>
<pin id="286" dir="0" index="5" bw="2" slack="0"/>
<pin id="287" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_7_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="0" index="3" bw="32" slack="0"/>
<pin id="299" dir="0" index="4" bw="32" slack="0"/>
<pin id="300" dir="0" index="5" bw="2" slack="0"/>
<pin id="301" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_8_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="0" index="3" bw="32" slack="0"/>
<pin id="313" dir="0" index="4" bw="32" slack="0"/>
<pin id="314" dir="0" index="5" bw="2" slack="0"/>
<pin id="315" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln54_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_partset4_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="512" slack="1"/>
<pin id="329" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_partset4_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln57_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_8/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="shl_ln57_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="1"/>
<pin id="336" dir="1" index="2" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_1/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln57_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="417" slack="1"/>
<pin id="340" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln57_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="417" slack="1"/>
<pin id="343" dir="1" index="1" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln57_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="512" slack="0"/>
<pin id="346" dir="1" index="1" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57_2/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln57_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="512" slack="0"/>
<pin id="350" dir="0" index="1" bw="512" slack="0"/>
<pin id="351" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="and_ln57_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="416" slack="0"/>
<pin id="356" dir="0" index="1" bw="416" slack="0"/>
<pin id="357" dir="1" index="2" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_4/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln57_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="416" slack="0"/>
<pin id="362" dir="0" index="1" bw="416" slack="0"/>
<pin id="363" dir="1" index="2" bw="416" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="96" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="0" index="3" bw="10" slack="0"/>
<pin id="371" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="or_ln_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="512" slack="0"/>
<pin id="378" dir="0" index="1" bw="96" slack="0"/>
<pin id="379" dir="0" index="2" bw="416" slack="0"/>
<pin id="380" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln57_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="1"/>
<pin id="386" dir="0" index="1" bw="9" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln57_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="0"/>
<pin id="391" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="shl_ln57_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="33" slack="0"/>
<pin id="395" dir="0" index="1" bw="9" slack="0"/>
<pin id="396" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_2/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln57_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln57_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="9" slack="0"/>
<pin id="405" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_3/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln57_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="512" slack="0"/>
<pin id="410" dir="0" index="1" bw="512" slack="0"/>
<pin id="411" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln57_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="512" slack="0"/>
<pin id="416" dir="0" index="1" bw="512" slack="0"/>
<pin id="417" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="or_ln57_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="512" slack="0"/>
<pin id="422" dir="0" index="1" bw="512" slack="0"/>
<pin id="423" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="or_ln57_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="1"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_3/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln57_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln57_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="33" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_4/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln57_5_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_5/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln57_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_5/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="xor_ln57_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="512" slack="0"/>
<pin id="452" dir="0" index="1" bw="512" slack="0"/>
<pin id="453" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_2/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="and_ln57_2_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="512" slack="0"/>
<pin id="458" dir="0" index="1" bw="512" slack="0"/>
<pin id="459" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_2/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln57_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="512" slack="0"/>
<pin id="464" dir="0" index="1" bw="512" slack="0"/>
<pin id="465" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_4/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln57_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="9" slack="1"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_5/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln57_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_6/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="shl_ln57_6_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="33" slack="0"/>
<pin id="479" dir="0" index="1" bw="9" slack="0"/>
<pin id="480" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_6/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln57_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_7/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="shl_ln57_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="9" slack="0"/>
<pin id="489" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln57_7/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="xor_ln57_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="512" slack="0"/>
<pin id="494" dir="0" index="1" bw="512" slack="0"/>
<pin id="495" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57_3/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="and_ln57_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="512" slack="0"/>
<pin id="500" dir="0" index="1" bw="512" slack="0"/>
<pin id="501" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln57_3/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln57_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="512" slack="0"/>
<pin id="506" dir="0" index="1" bw="512" slack="0"/>
<pin id="507" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_6/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln54_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="512" slack="0"/>
<pin id="512" dir="0" index="1" bw="512" slack="1"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_partset4_load_1_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="512" slack="0"/>
<pin id="517" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_partset4_load_1/1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="i_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_partset4_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="512" slack="0"/>
<pin id="528" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="p_partset4 "/>
</bind>
</comp>

<comp id="537" class="1005" name="tmp_5_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="shl_ln_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="1"/>
<pin id="544" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="549" class="1005" name="zext_ln57_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="416" slack="1"/>
<pin id="551" dir="1" index="1" bw="416" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="554" class="1005" name="xor_ln57_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="417" slack="1"/>
<pin id="556" dir="1" index="1" bw="417" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln57 "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_6_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="1"/>
<pin id="562" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_7_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_8_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="196" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="219" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="190" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="184" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="178" pin="2"/><net_sink comp="238" pin=3"/></net>

<net id="250"><net_src comp="172" pin="2"/><net_sink comp="238" pin=4"/></net>

<net id="251"><net_src comp="234" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="234" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="166" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="160" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="154" pin="2"/><net_sink comp="280" pin=3"/></net>

<net id="292"><net_src comp="148" pin="2"/><net_sink comp="280" pin=4"/></net>

<net id="293"><net_src comp="234" pin="1"/><net_sink comp="280" pin=5"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="142" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="136" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="130" pin="2"/><net_sink comp="294" pin=3"/></net>

<net id="306"><net_src comp="124" pin="2"/><net_sink comp="294" pin=4"/></net>

<net id="307"><net_src comp="234" pin="1"/><net_sink comp="294" pin=5"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="118" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="112" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="106" pin="2"/><net_sink comp="308" pin=3"/></net>

<net id="320"><net_src comp="100" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="321"><net_src comp="234" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="326"><net_src comp="228" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="347"><net_src comp="327" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="327" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="338" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="344" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="341" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="333" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="348" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="74" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="76" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="366" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="360" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="80" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="384" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="82" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="389" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="389" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="393" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="84" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="376" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="402" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="86" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="82" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="441" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="431" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="435" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="84" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="420" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="444" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="88" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="468" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="473" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="490"><net_src comp="483" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="473" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="477" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="84" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="462" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="486" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="522"><net_src comp="92" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="529"><net_src comp="96" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="533"><net_src comp="526" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="540"><net_src comp="238" pin="6"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="545"><net_src comp="252" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="552"><net_src comp="260" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="557"><net_src comp="274" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="563"><net_src comp="280" pin="6"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="568"><net_src comp="294" pin="6"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="573"><net_src comp="308" pin="6"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="483" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_partset4_out | {1 }
 - Input state : 
	Port: block_mm_Pipeline_writeoutput : ABpartial_load | {1 }
	Port: block_mm_Pipeline_writeoutput : p_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_164_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_268_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_372_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_12961_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_1_165_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_2_169_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_3_173_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_23462_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_1_266_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_2_270_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_3_274_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_33963_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_1_367_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_2_371_reload | {1 }
	Port: block_mm_Pipeline_writeoutput : add_3_375_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln54 : 2
		add_ln54 : 2
		br_ln54 : 3
		trunc_ln57 : 2
		tmp_5 : 3
		shl_ln : 3
		zext_ln57 : 4
		shl_ln57 : 5
		zext_ln57_1 : 6
		xor_ln57 : 7
		tmp_6 : 3
		tmp_7 : 3
		tmp_8 : 3
		store_ln54 : 3
		p_partset4_load_1 : 1
		write_ln0 : 2
	State 2
		shl_ln57_1 : 1
		trunc_ln57_2 : 1
		and_ln57 : 1
		and_ln57_4 : 2
		or_ln57 : 2
		tmp_2 : 1
		or_ln : 2
		shl_ln57_2 : 1
		shl_ln57_3 : 1
		xor_ln57_1 : 2
		and_ln57_1 : 3
		or_ln57_2 : 3
		shl_ln57_4 : 1
		shl_ln57_5 : 1
		xor_ln57_2 : 2
		and_ln57_2 : 3
		or_ln57_4 : 3
		shl_ln57_6 : 1
		shl_ln57_7 : 1
		xor_ln57_3 : 2
		and_ln57_3 : 3
		or_ln57_6 : 3
		store_ln54 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          and_ln57_fu_348          |    0    |   511   |
|          |         and_ln57_4_fu_354         |    0    |   416   |
|    and   |         and_ln57_1_fu_414         |    0    |   511   |
|          |         and_ln57_2_fu_456         |    0    |   511   |
|          |         and_ln57_3_fu_498         |    0    |   511   |
|----------|-----------------------------------|---------|---------|
|          |          xor_ln57_fu_274          |    0    |   417   |
|    xor   |         xor_ln57_1_fu_408         |    0    |   511   |
|          |         xor_ln57_2_fu_450         |    0    |   511   |
|          |         xor_ln57_3_fu_492         |    0    |   511   |
|----------|-----------------------------------|---------|---------|
|          |           or_ln57_fu_360          |    0    |   416   |
|          |          or_ln57_1_fu_384         |    0    |    0    |
|          |          or_ln57_2_fu_420         |    0    |   511   |
|    or    |          or_ln57_3_fu_426         |    0    |    0    |
|          |          or_ln57_4_fu_462         |    0    |   511   |
|          |          or_ln57_5_fu_468         |    0    |    0    |
|          |          or_ln57_6_fu_504         |    0    |   511   |
|----------|-----------------------------------|---------|---------|
|          |          shl_ln57_fu_264          |    0    |   106   |
|          |         shl_ln57_1_fu_333         |    0    |    92   |
|          |         shl_ln57_2_fu_393         |    0    |   106   |
|    shl   |         shl_ln57_3_fu_402         |    0    |    92   |
|          |         shl_ln57_4_fu_435         |    0    |   106   |
|          |         shl_ln57_5_fu_444         |    0    |    92   |
|          |         shl_ln57_6_fu_477         |    0    |   106   |
|          |         shl_ln57_7_fu_486         |    0    |    92   |
|----------|-----------------------------------|---------|---------|
|          |            tmp_5_fu_238           |    0    |    20   |
|    mux   |            tmp_6_fu_280           |    0    |    20   |
|          |            tmp_7_fu_294           |    0    |    20   |
|          |            tmp_8_fu_308           |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln54_fu_228          |    0    |    10   |
|----------|-----------------------------------|---------|---------|
|   icmp   |          icmp_ln54_fu_222         |    0    |    8    |
|----------|-----------------------------------|---------|---------|
|          | add_3_375_reload_read_read_fu_100 |    0    |    0    |
|          | add_2_371_reload_read_read_fu_106 |    0    |    0    |
|          | add_1_367_reload_read_read_fu_112 |    0    |    0    |
|          | add_33963_reload_read_read_fu_118 |    0    |    0    |
|          | add_3_274_reload_read_read_fu_124 |    0    |    0    |
|          | add_2_270_reload_read_read_fu_130 |    0    |    0    |
|          | add_1_266_reload_read_read_fu_136 |    0    |    0    |
|          | add_23462_reload_read_read_fu_142 |    0    |    0    |
|   read   | add_3_173_reload_read_read_fu_148 |    0    |    0    |
|          | add_2_169_reload_read_read_fu_154 |    0    |    0    |
|          | add_1_165_reload_read_read_fu_160 |    0    |    0    |
|          | add_12961_reload_read_read_fu_166 |    0    |    0    |
|          |  add_372_reload_read_read_fu_172  |    0    |    0    |
|          |  add_268_reload_read_read_fu_178  |    0    |    0    |
|          |  add_164_reload_read_read_fu_184  |    0    |    0    |
|          |     p_reload_read_read_fu_190     |    0    |    0    |
|          |  ABpartial_load_read_read_fu_196  |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |       write_ln0_write_fu_202      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         trunc_ln57_fu_234         |    0    |    0    |
|   trunc  |        trunc_ln57_1_fu_341        |    0    |    0    |
|          |        trunc_ln57_2_fu_344        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_252           |    0    |    0    |
|          |            or_ln_fu_376           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          zext_ln57_fu_260         |    0    |    0    |
|          |         zext_ln57_1_fu_270        |    0    |    0    |
|          |         zext_ln57_8_fu_330        |    0    |    0    |
|          |         zext_ln57_2_fu_389        |    0    |    0    |
|   zext   |         zext_ln57_3_fu_399        |    0    |    0    |
|          |         zext_ln57_4_fu_431        |    0    |    0    |
|          |         zext_ln57_5_fu_441        |    0    |    0    |
|          |         zext_ln57_6_fu_473        |    0    |    0    |
|          |         zext_ln57_7_fu_483        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |          sext_ln57_fu_338         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|            tmp_2_fu_366           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   7249  |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_519    |    3   |
|p_partset4_reg_526|   512  |
|  shl_ln_reg_542  |    9   |
|   tmp_5_reg_537  |   32   |
|   tmp_6_reg_560  |   32   |
|   tmp_7_reg_565  |   32   |
|   tmp_8_reg_570  |   32   |
| xor_ln57_reg_554 |   417  |
| zext_ln57_reg_549|   416  |
+------------------+--------+
|       Total      |  1485  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  7249  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1485  |    -   |
+-----------+--------+--------+
|   Total   |  1485  |  7249  |
+-----------+--------+--------+
