// Seed: 3569080778
module module_0;
endmodule
macromodule module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input tri0 id_3
);
  wire id_5;
  module_0();
  wire id_6;
  supply1 id_7;
  assign id_7 = 1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0();
endmodule
module module_3 ();
  wire id_1;
  genvar id_2;
  assign id_2[{1, 1, 1}] = id_1;
  id_3(
      .id_0(id_2)
  );
  wire id_4;
  wire id_5;
  module_0();
endmodule
