
RTOS_TP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b64  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e4  08007d34  08007d34  00017d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008018  08008018  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008018  08008018  00018018  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008020  08008020  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008020  08008020  00018020  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008024  08008024  00018024  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008028  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043d4  2000007c  080080a4  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004450  080080a4  00024450  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000137bd  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003364  00000000  00000000  00033869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f00  00000000  00000000  00036bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da8  00000000  00000000  00037ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028d2f  00000000  00000000  00038878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000132cf  00000000  00000000  000615a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f24e9  00000000  00000000  00074876  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00166d5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004510  00000000  00000000  00166db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007d1c 	.word	0x08007d1c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08007d1c 	.word	0x08007d1c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005b4:	b480      	push	{r7}
 80005b6:	b085      	sub	sp, #20
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	4a07      	ldr	r2, [pc, #28]	; (80005e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80005c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005c6:	68bb      	ldr	r3, [r7, #8]
 80005c8:	4a06      	ldr	r2, [pc, #24]	; (80005e4 <vApplicationGetIdleTaskMemory+0x30>)
 80005ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2280      	movs	r2, #128	; 0x80
 80005d0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005d2:	bf00      	nop
 80005d4:	3714      	adds	r7, #20
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	2000009c 	.word	0x2000009c
 80005e4:	200000f0 	.word	0x200000f0

080005e8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e8:	b5b0      	push	{r4, r5, r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ee:	4b0a      	ldr	r3, [pc, #40]	; (8000618 <MX_FREERTOS_Init+0x30>)
 80005f0:	1d3c      	adds	r4, r7, #4
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000600:	1d3b      	adds	r3, r7, #4
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f004 f988 	bl	800491a <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <MX_FREERTOS_Init+0x34>)
 800060e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000610:	bf00      	nop
 8000612:	3720      	adds	r7, #32
 8000614:	46bd      	mov	sp, r7
 8000616:	bdb0      	pop	{r4, r5, r7, pc}
 8000618:	08007d40 	.word	0x08007d40
 800061c:	20000098 	.word	0x20000098

08000620 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f004 f9c2 	bl	80049b2 <osDelay>
 800062e:	e7fb      	b.n	8000628 <StartDefaultTask+0x8>

08000630 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b090      	sub	sp, #64	; 0x40
 8000634:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000636:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000646:	4bad      	ldr	r3, [pc, #692]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4aac      	ldr	r2, [pc, #688]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800064c:	f043 0310 	orr.w	r3, r3, #16
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4baa      	ldr	r3, [pc, #680]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f003 0310 	and.w	r3, r3, #16
 800065a:	62bb      	str	r3, [r7, #40]	; 0x28
 800065c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800065e:	4ba7      	ldr	r3, [pc, #668]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4aa6      	ldr	r2, [pc, #664]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4ba4      	ldr	r3, [pc, #656]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000672:	627b      	str	r3, [r7, #36]	; 0x24
 8000674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000676:	4ba1      	ldr	r3, [pc, #644]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4aa0      	ldr	r2, [pc, #640]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800067c:	f043 0302 	orr.w	r3, r3, #2
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b9e      	ldr	r3, [pc, #632]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0302 	and.w	r3, r3, #2
 800068a:	623b      	str	r3, [r7, #32]
 800068c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800068e:	4b9b      	ldr	r3, [pc, #620]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a9a      	ldr	r2, [pc, #616]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000694:	f043 0308 	orr.w	r3, r3, #8
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b98      	ldr	r3, [pc, #608]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	61fb      	str	r3, [r7, #28]
 80006a4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a6:	4b95      	ldr	r3, [pc, #596]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	4a94      	ldr	r2, [pc, #592]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006ac:	f043 0304 	orr.w	r3, r3, #4
 80006b0:	6313      	str	r3, [r2, #48]	; 0x30
 80006b2:	4b92      	ldr	r3, [pc, #584]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	61bb      	str	r3, [r7, #24]
 80006bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006be:	4b8f      	ldr	r3, [pc, #572]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c2:	4a8e      	ldr	r2, [pc, #568]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006c4:	f043 0301 	orr.w	r3, r3, #1
 80006c8:	6313      	str	r3, [r2, #48]	; 0x30
 80006ca:	4b8c      	ldr	r3, [pc, #560]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	617b      	str	r3, [r7, #20]
 80006d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80006d6:	4b89      	ldr	r3, [pc, #548]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006da:	4a88      	ldr	r2, [pc, #544]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80006e0:	6313      	str	r3, [r2, #48]	; 0x30
 80006e2:	4b86      	ldr	r3, [pc, #536]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80006ea:	613b      	str	r3, [r7, #16]
 80006ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80006ee:	4b83      	ldr	r3, [pc, #524]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f2:	4a82      	ldr	r2, [pc, #520]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006f8:	6313      	str	r3, [r2, #48]	; 0x30
 80006fa:	4b80      	ldr	r3, [pc, #512]	; (80008fc <MX_GPIO_Init+0x2cc>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000702:	60fb      	str	r3, [r7, #12]
 8000704:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000706:	4b7d      	ldr	r3, [pc, #500]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4a7c      	ldr	r2, [pc, #496]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800070c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b7a      	ldr	r3, [pc, #488]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071e:	4b77      	ldr	r3, [pc, #476]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	4a76      	ldr	r2, [pc, #472]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000724:	f043 0320 	orr.w	r3, r3, #32
 8000728:	6313      	str	r3, [r2, #48]	; 0x30
 800072a:	4b74      	ldr	r3, [pc, #464]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	f003 0320 	and.w	r3, r3, #32
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000736:	4b71      	ldr	r3, [pc, #452]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	4a70      	ldr	r2, [pc, #448]	; (80008fc <MX_GPIO_Init+0x2cc>)
 800073c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000740:	6313      	str	r3, [r2, #48]	; 0x30
 8000742:	4b6e      	ldr	r3, [pc, #440]	; (80008fc <MX_GPIO_Init+0x2cc>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800074e:	2201      	movs	r2, #1
 8000750:	2120      	movs	r1, #32
 8000752:	486b      	ldr	r0, [pc, #428]	; (8000900 <MX_GPIO_Init+0x2d0>)
 8000754:	f001 fcde 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Green_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	f241 010e 	movw	r1, #4110	; 0x100e
 800075e:	4869      	ldr	r0, [pc, #420]	; (8000904 <MX_GPIO_Init+0x2d4>)
 8000760:	f001 fcd8 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000764:	2200      	movs	r2, #0
 8000766:	2108      	movs	r1, #8
 8000768:	4867      	ldr	r0, [pc, #412]	; (8000908 <MX_GPIO_Init+0x2d8>)
 800076a:	f001 fcd3 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000774:	4865      	ldr	r0, [pc, #404]	; (800090c <MX_GPIO_Init+0x2dc>)
 8000776:	f001 fccd 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800077a:	2200      	movs	r2, #0
 800077c:	21c8      	movs	r1, #200	; 0xc8
 800077e:	4864      	ldr	r0, [pc, #400]	; (8000910 <MX_GPIO_Init+0x2e0>)
 8000780:	f001 fcc8 	bl	8002114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 8000784:	2310      	movs	r3, #16
 8000786:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000788:	2302      	movs	r3, #2
 800078a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078c:	2300      	movs	r3, #0
 800078e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000790:	2300      	movs	r3, #0
 8000792:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000794:	230e      	movs	r3, #14
 8000796:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8000798:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800079c:	4619      	mov	r1, r3
 800079e:	485d      	ldr	r0, [pc, #372]	; (8000914 <MX_GPIO_Init+0x2e4>)
 80007a0:	f001 fb0c 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80007a4:	2308      	movs	r3, #8
 80007a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007a8:	2300      	movs	r3, #0
 80007aa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ac:	2300      	movs	r3, #0
 80007ae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007b4:	4619      	mov	r1, r3
 80007b6:	4857      	ldr	r0, [pc, #348]	; (8000914 <MX_GPIO_Init+0x2e4>)
 80007b8:	f001 fb00 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80007bc:	2304      	movs	r3, #4
 80007be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c8:	2303      	movs	r3, #3
 80007ca:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007cc:	2309      	movs	r3, #9
 80007ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 80007d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007d4:	4619      	mov	r1, r3
 80007d6:	484f      	ldr	r0, [pc, #316]	; (8000914 <MX_GPIO_Init+0x2e4>)
 80007d8:	f001 faf0 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 80007dc:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 80007e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e2:	2302      	movs	r3, #2
 80007e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ea:	2303      	movs	r3, #3
 80007ec:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007ee:	230b      	movs	r3, #11
 80007f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007f6:	4619      	mov	r1, r3
 80007f8:	4845      	ldr	r0, [pc, #276]	; (8000910 <MX_GPIO_Init+0x2e0>)
 80007fa:	f001 fadf 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 80007fe:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000802:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000804:	2302      	movs	r3, #2
 8000806:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080c:	2303      	movs	r3, #3
 800080e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000810:	230c      	movs	r3, #12
 8000812:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000814:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000818:	4619      	mov	r1, r3
 800081a:	483e      	ldr	r0, [pc, #248]	; (8000914 <MX_GPIO_Init+0x2e4>)
 800081c:	f001 face 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000820:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000824:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000826:	2312      	movs	r3, #18
 8000828:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	2300      	movs	r3, #0
 8000830:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000832:	2304      	movs	r3, #4
 8000834:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000836:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800083a:	4619      	mov	r1, r3
 800083c:	4836      	ldr	r0, [pc, #216]	; (8000918 <MX_GPIO_Init+0x2e8>)
 800083e:	f001 fabd 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000842:	f643 4321 	movw	r3, #15393	; 0x3c21
 8000846:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000848:	2302      	movs	r3, #2
 800084a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000850:	2303      	movs	r3, #3
 8000852:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000854:	230a      	movs	r3, #10
 8000856:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000858:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800085c:	4619      	mov	r1, r3
 800085e:	482e      	ldr	r0, [pc, #184]	; (8000918 <MX_GPIO_Init+0x2e8>)
 8000860:	f001 faac 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000864:	2310      	movs	r3, #16
 8000866:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	2302      	movs	r3, #2
 800086a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000870:	2300      	movs	r3, #0
 8000872:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000874:	2302      	movs	r3, #2
 8000876:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 8000878:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800087c:	4619      	mov	r1, r3
 800087e:	4826      	ldr	r0, [pc, #152]	; (8000918 <MX_GPIO_Init+0x2e8>)
 8000880:	f001 fa9c 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000884:	2380      	movs	r3, #128	; 0x80
 8000886:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000888:	2302      	movs	r3, #2
 800088a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000894:	2308      	movs	r3, #8
 8000896:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000898:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800089c:	4619      	mov	r1, r3
 800089e:	4818      	ldr	r0, [pc, #96]	; (8000900 <MX_GPIO_Init+0x2d0>)
 80008a0:	f001 fa8c 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80008a4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80008a8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b2:	2303      	movs	r3, #3
 80008b4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80008b6:	230c      	movs	r3, #12
 80008b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008be:	4619      	mov	r1, r3
 80008c0:	4816      	ldr	r0, [pc, #88]	; (800091c <MX_GPIO_Init+0x2ec>)
 80008c2:	f001 fa7b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 80008c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	2300      	movs	r3, #0
 80008d6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80008d8:	2301      	movs	r3, #1
 80008da:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008e0:	4619      	mov	r1, r3
 80008e2:	480f      	ldr	r0, [pc, #60]	; (8000920 <MX_GPIO_Init+0x2f0>)
 80008e4:	f001 fa6a 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 80008e8:	2360      	movs	r3, #96	; 0x60
 80008ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ec:	2302      	movs	r3, #2
 80008ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80008f8:	230d      	movs	r3, #13
 80008fa:	e013      	b.n	8000924 <MX_GPIO_Init+0x2f4>
 80008fc:	40023800 	.word	0x40023800
 8000900:	40020c00 	.word	0x40020c00
 8000904:	40022000 	.word	0x40022000
 8000908:	40022800 	.word	0x40022800
 800090c:	40021c00 	.word	0x40021c00
 8000910:	40021800 	.word	0x40021800
 8000914:	40021000 	.word	0x40021000
 8000918:	40020400 	.word	0x40020400
 800091c:	40020800 	.word	0x40020800
 8000920:	40020000 	.word	0x40020000
 8000924:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000926:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800092a:	4619      	mov	r1, r3
 800092c:	48bc      	ldr	r0, [pc, #752]	; (8000c20 <MX_GPIO_Init+0x5f0>)
 800092e:	f001 fa45 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8000932:	2340      	movs	r3, #64	; 0x40
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000936:	2302      	movs	r3, #2
 8000938:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800093e:	2303      	movs	r3, #3
 8000940:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000942:	230a      	movs	r3, #10
 8000944:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8000946:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800094a:	4619      	mov	r1, r3
 800094c:	48b5      	ldr	r0, [pc, #724]	; (8000c24 <MX_GPIO_Init+0x5f4>)
 800094e:	f001 fa35 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8000952:	f248 1333 	movw	r3, #33075	; 0x8133
 8000956:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	2302      	movs	r3, #2
 800095a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000960:	2303      	movs	r3, #3
 8000962:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000964:	230c      	movs	r3, #12
 8000966:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000968:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800096c:	4619      	mov	r1, r3
 800096e:	48ae      	ldr	r0, [pc, #696]	; (8000c28 <MX_GPIO_Init+0x5f8>)
 8000970:	f001 fa24 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8000974:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8000978:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097a:	2302      	movs	r3, #2
 800097c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097e:	2300      	movs	r3, #0
 8000980:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000986:	230e      	movs	r3, #14
 8000988:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800098a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800098e:	4619      	mov	r1, r3
 8000990:	48a6      	ldr	r0, [pc, #664]	; (8000c2c <MX_GPIO_Init+0x5fc>)
 8000992:	f001 fa13 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8000996:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800099a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099c:	2300      	movs	r3, #0
 800099e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80009a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009a8:	4619      	mov	r1, r3
 80009aa:	48a0      	ldr	r0, [pc, #640]	; (8000c2c <MX_GPIO_Init+0x5fc>)
 80009ac:	f001 fa06 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80009b0:	2340      	movs	r3, #64	; 0x40
 80009b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009b4:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80009b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c2:	4619      	mov	r1, r3
 80009c4:	489a      	ldr	r0, [pc, #616]	; (8000c30 <MX_GPIO_Init+0x600>)
 80009c6:	f001 f9f9 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80009ca:	f24c 7303 	movw	r3, #50947	; 0xc703
 80009ce:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d0:	2302      	movs	r3, #2
 80009d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d4:	2300      	movs	r3, #0
 80009d6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d8:	2303      	movs	r3, #3
 80009da:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80009dc:	230c      	movs	r3, #12
 80009de:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009e4:	4619      	mov	r1, r3
 80009e6:	4892      	ldr	r0, [pc, #584]	; (8000c30 <MX_GPIO_Init+0x600>)
 80009e8:	f001 f9e8 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 80009ec:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80009f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f2:	2302      	movs	r3, #2
 80009f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009fa:	2303      	movs	r3, #3
 80009fc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009fe:	230a      	movs	r3, #10
 8000a00:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a06:	4619      	mov	r1, r3
 8000a08:	488a      	ldr	r0, [pc, #552]	; (8000c34 <MX_GPIO_Init+0x604>)
 8000a0a:	f001 f9d7 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000a0e:	23f0      	movs	r3, #240	; 0xf0
 8000a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a12:	2302      	movs	r3, #2
 8000a14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a1e:	230a      	movs	r3, #10
 8000a20:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a26:	4619      	mov	r1, r3
 8000a28:	4883      	ldr	r0, [pc, #524]	; (8000c38 <MX_GPIO_Init+0x608>)
 8000a2a:	f001 f9c7 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin PKPin
                           PKPin PKPin PKPin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000a2e:	23f7      	movs	r3, #247	; 0xf7
 8000a30:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a32:	2302      	movs	r3, #2
 8000a34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a3e:	230e      	movs	r3, #14
 8000a40:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8000a42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a46:	4619      	mov	r1, r3
 8000a48:	487c      	ldr	r0, [pc, #496]	; (8000c3c <MX_GPIO_Init+0x60c>)
 8000a4a:	f001 f9b7 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000a4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	2302      	movs	r3, #2
 8000a56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000a60:	2309      	movs	r3, #9
 8000a62:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8000a64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a68:	4619      	mov	r1, r3
 8000a6a:	486f      	ldr	r0, [pc, #444]	; (8000c28 <MX_GPIO_Init+0x5f8>)
 8000a6c:	f001 f9a6 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8000a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a74:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000a82:	230a      	movs	r3, #10
 8000a84:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8000a86:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4866      	ldr	r0, [pc, #408]	; (8000c28 <MX_GPIO_Init+0x5f8>)
 8000a8e:	f001 f995 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000a92:	2320      	movs	r3, #32
 8000a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a96:	2301      	movs	r3, #1
 8000a98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000aa2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4861      	ldr	r0, [pc, #388]	; (8000c30 <MX_GPIO_Init+0x600>)
 8000aaa:	f001 f987 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000aae:	2308      	movs	r3, #8
 8000ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	2300      	movs	r3, #0
 8000abc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000abe:	230d      	movs	r3, #13
 8000ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000ac2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4859      	ldr	r0, [pc, #356]	; (8000c30 <MX_GPIO_Init+0x600>)
 8000aca:	f001 f977 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Green_Pin|LCD_DISP_Pin;
 8000ace:	f241 030e 	movw	r3, #4110	; 0x100e
 8000ad2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000adc:	2300      	movs	r3, #0
 8000ade:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000ae0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	4854      	ldr	r0, [pc, #336]	; (8000c38 <MX_GPIO_Init+0x608>)
 8000ae8:	f001 f968 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000aec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000af0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af2:	2300      	movs	r3, #0
 8000af4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000afa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000afe:	4619      	mov	r1, r3
 8000b00:	484f      	ldr	r0, [pc, #316]	; (8000c40 <MX_GPIO_Init+0x610>)
 8000b02:	f001 f95b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000b06:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b10:	2300      	movs	r3, #0
 8000b12:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b14:	2303      	movs	r3, #3
 8000b16:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b18:	230c      	movs	r3, #12
 8000b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b20:	4619      	mov	r1, r3
 8000b22:	4848      	ldr	r0, [pc, #288]	; (8000c44 <MX_GPIO_Init+0x614>)
 8000b24:	f001 f94a 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000b28:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8000b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b36:	2300      	movs	r3, #0
 8000b38:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b3a:	230e      	movs	r3, #14
 8000b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000b3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b42:	4619      	mov	r1, r3
 8000b44:	483c      	ldr	r0, [pc, #240]	; (8000c38 <MX_GPIO_Init+0x608>)
 8000b46:	f001 f939 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000b4a:	2308      	movs	r3, #8
 8000b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2300      	movs	r3, #0
 8000b58:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000b5a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4836      	ldr	r0, [pc, #216]	; (8000c3c <MX_GPIO_Init+0x60c>)
 8000b62:	f001 f92b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000b66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6c:	2302      	movs	r3, #2
 8000b6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b70:	2300      	movs	r3, #0
 8000b72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2300      	movs	r3, #0
 8000b76:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000b78:	230d      	movs	r3, #13
 8000b7a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000b7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b80:	4619      	mov	r1, r3
 8000b82:	4829      	ldr	r0, [pc, #164]	; (8000c28 <MX_GPIO_Init+0x5f8>)
 8000b84:	f001 f91a 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000b88:	2310      	movs	r3, #16
 8000b8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b90:	2300      	movs	r3, #0
 8000b92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4825      	ldr	r0, [pc, #148]	; (8000c30 <MX_GPIO_Init+0x600>)
 8000b9c:	f001 f90e 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bac:	2303      	movs	r3, #3
 8000bae:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000bb0:	230c      	movs	r3, #12
 8000bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bb8:	4619      	mov	r1, r3
 8000bba:	481d      	ldr	r0, [pc, #116]	; (8000c30 <MX_GPIO_Init+0x600>)
 8000bbc:	f001 f8fe 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000bc0:	f248 0304 	movw	r3, #32772	; 0x8004
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	481c      	ldr	r0, [pc, #112]	; (8000c48 <MX_GPIO_Init+0x618>)
 8000bd6:	f001 f8f1 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000bda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be0:	2301      	movs	r3, #1
 8000be2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be8:	2300      	movs	r3, #0
 8000bea:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000bec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	4815      	ldr	r0, [pc, #84]	; (8000c48 <MX_GPIO_Init+0x618>)
 8000bf4:	f001 f8e2 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000bf8:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8000bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bfe:	2302      	movs	r3, #2
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000c0a:	230d      	movs	r3, #13
 8000c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c12:	4619      	mov	r1, r3
 8000c14:	480c      	ldr	r0, [pc, #48]	; (8000c48 <MX_GPIO_Init+0x618>)
 8000c16:	f001 f8d1 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e016      	b.n	8000c4c <MX_GPIO_Init+0x61c>
 8000c1e:	bf00      	nop
 8000c20:	40021000 	.word	0x40021000
 8000c24:	40020400 	.word	0x40020400
 8000c28:	40021800 	.word	0x40021800
 8000c2c:	40022400 	.word	0x40022400
 8000c30:	40020c00 	.word	0x40020c00
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40022000 	.word	0x40022000
 8000c3c:	40022800 	.word	0x40022800
 8000c40:	40020800 	.word	0x40020800
 8000c44:	40021400 	.word	0x40021400
 8000c48:	40021c00 	.word	0x40021c00
 8000c4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c52:	2300      	movs	r3, #0
 8000c54:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c56:	2300      	movs	r3, #0
 8000c58:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000c5a:	2302      	movs	r3, #2
 8000c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000c5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c62:	4619      	mov	r1, r3
 8000c64:	48a4      	ldr	r0, [pc, #656]	; (8000ef8 <MX_GPIO_Init+0x8c8>)
 8000c66:	f001 f8a9 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_Pin;
 8000c6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c70:	2300      	movs	r3, #0
 8000c72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c74:	2300      	movs	r3, #0
 8000c76:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(PUSH_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	489e      	ldr	r0, [pc, #632]	; (8000ef8 <MX_GPIO_Init+0x8c8>)
 8000c80:	f001 f89c 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000c84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c92:	2300      	movs	r3, #0
 8000c94:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c96:	2301      	movs	r3, #1
 8000c98:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4896      	ldr	r0, [pc, #600]	; (8000efc <MX_GPIO_Init+0x8cc>)
 8000ca2:	f001 f88b 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000ca6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000caa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000cac:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000cb0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000cb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cba:	4619      	mov	r1, r3
 8000cbc:	488e      	ldr	r0, [pc, #568]	; (8000ef8 <MX_GPIO_Init+0x8c8>)
 8000cbe:	f001 f87d 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000cc2:	23c0      	movs	r3, #192	; 0xc0
 8000cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000cd2:	2308      	movs	r3, #8
 8000cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4888      	ldr	r0, [pc, #544]	; (8000f00 <MX_GPIO_Init+0x8d0>)
 8000cde:	f001 f86d 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000ce2:	2310      	movs	r3, #16
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000cf2:	230a      	movs	r3, #10
 8000cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000cf6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4881      	ldr	r0, [pc, #516]	; (8000f04 <MX_GPIO_Init+0x8d4>)
 8000cfe:	f001 f85d 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000d02:	2328      	movs	r3, #40	; 0x28
 8000d04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d06:	2302      	movs	r3, #2
 8000d08:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d0e:	2303      	movs	r3, #3
 8000d10:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d12:	230c      	movs	r3, #12
 8000d14:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000d16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	4879      	ldr	r0, [pc, #484]	; (8000f04 <MX_GPIO_Init+0x8d4>)
 8000d1e:	f001 f84d 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000d22:	23c8      	movs	r3, #200	; 0xc8
 8000d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d26:	2301      	movs	r3, #1
 8000d28:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d32:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d36:	4619      	mov	r1, r3
 8000d38:	4873      	ldr	r0, [pc, #460]	; (8000f08 <MX_GPIO_Init+0x8d8>)
 8000d3a:	f001 f83f 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000d3e:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000d42:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d44:	2303      	movs	r3, #3
 8000d46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d50:	4619      	mov	r1, r3
 8000d52:	486e      	ldr	r0, [pc, #440]	; (8000f0c <MX_GPIO_Init+0x8dc>)
 8000d54:	f001 f832 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000d58:	2308      	movs	r3, #8
 8000d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d64:	2303      	movs	r3, #3
 8000d66:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d68:	230c      	movs	r3, #12
 8000d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000d6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d70:	4619      	mov	r1, r3
 8000d72:	4863      	ldr	r0, [pc, #396]	; (8000f00 <MX_GPIO_Init+0x8d0>)
 8000d74:	f001 f822 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000d78:	2305      	movs	r3, #5
 8000d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d84:	2303      	movs	r3, #3
 8000d86:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000d88:	230a      	movs	r3, #10
 8000d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d90:	4619      	mov	r1, r3
 8000d92:	485b      	ldr	r0, [pc, #364]	; (8000f00 <MX_GPIO_Init+0x8d0>)
 8000d94:	f001 f812 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d98:	2332      	movs	r3, #50	; 0x32
 8000d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da4:	2303      	movs	r3, #3
 8000da6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000da8:	230b      	movs	r3, #11
 8000daa:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000db0:	4619      	mov	r1, r3
 8000db2:	4853      	ldr	r0, [pc, #332]	; (8000f00 <MX_GPIO_Init+0x8d0>)
 8000db4:	f001 f802 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000db8:	2304      	movs	r3, #4
 8000dba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000dc8:	2309      	movs	r3, #9
 8000dca:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dcc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	484f      	ldr	r0, [pc, #316]	; (8000f10 <MX_GPIO_Init+0x8e0>)
 8000dd4:	f000 fff2 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000dd8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dde:	2302      	movs	r3, #2
 8000de0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000de6:	2303      	movs	r3, #3
 8000de8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000dea:	2309      	movs	r3, #9
 8000dec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000df2:	4619      	mov	r1, r3
 8000df4:	4847      	ldr	r0, [pc, #284]	; (8000f14 <MX_GPIO_Init+0x8e4>)
 8000df6:	f000 ffe1 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000dfa:	2304      	movs	r3, #4
 8000dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000e06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	483e      	ldr	r0, [pc, #248]	; (8000f08 <MX_GPIO_Init+0x8d8>)
 8000e0e:	f000 ffd5 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000e12:	2386      	movs	r3, #134	; 0x86
 8000e14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000e22:	230b      	movs	r3, #11
 8000e24:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4833      	ldr	r0, [pc, #204]	; (8000efc <MX_GPIO_Init+0x8cc>)
 8000e2e:	f000 ffc5 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000e32:	2301      	movs	r3, #1
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e36:	2303      	movs	r3, #3
 8000e38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000e3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e42:	4619      	mov	r1, r3
 8000e44:	482d      	ldr	r0, [pc, #180]	; (8000efc <MX_GPIO_Init+0x8cc>)
 8000e46:	f000 ffb9 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000e4a:	2350      	movs	r3, #80	; 0x50
 8000e4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	2300      	movs	r3, #0
 8000e58:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000e5a:	230d      	movs	r3, #13
 8000e5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e62:	4619      	mov	r1, r3
 8000e64:	4825      	ldr	r0, [pc, #148]	; (8000efc <MX_GPIO_Init+0x8cc>)
 8000e66:	f000 ffa9 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000e6a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000e6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e70:	2312      	movs	r3, #18
 8000e72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e78:	2303      	movs	r3, #3
 8000e7a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000e7c:	2304      	movs	r3, #4
 8000e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000e80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e84:	4619      	mov	r1, r3
 8000e86:	481f      	ldr	r0, [pc, #124]	; (8000f04 <MX_GPIO_Init+0x8d4>)
 8000e88:	f000 ff98 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000e8c:	2328      	movs	r3, #40	; 0x28
 8000e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000e9c:	230a      	movs	r3, #10
 8000e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4815      	ldr	r0, [pc, #84]	; (8000efc <MX_GPIO_Init+0x8cc>)
 8000ea8:	f000 ff88 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000eac:	2340      	movs	r3, #64	; 0x40
 8000eae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb0:	2302      	movs	r3, #2
 8000eb2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000ebc:	2309      	movs	r3, #9
 8000ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	480f      	ldr	r0, [pc, #60]	; (8000f04 <MX_GPIO_Init+0x8d4>)
 8000ec8:	f000 ff78 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000ecc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ede:	2305      	movs	r3, #5
 8000ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4809      	ldr	r0, [pc, #36]	; (8000f10 <MX_GPIO_Init+0x8e0>)
 8000eea:	f000 ff67 	bl	8001dbc <HAL_GPIO_Init>

}
 8000eee:	bf00      	nop
 8000ef0:	3740      	adds	r7, #64	; 0x40
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40022000 	.word	0x40022000
 8000efc:	40020000 	.word	0x40020000
 8000f00:	40020800 	.word	0x40020800
 8000f04:	40021c00 	.word	0x40021c00
 8000f08:	40021800 	.word	0x40021800
 8000f0c:	40021400 	.word	0x40021400
 8000f10:	40020400 	.word	0x40020400
 8000f14:	40020c00 	.word	0x40020c00

08000f18 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f20:	1d39      	adds	r1, r7, #4
 8000f22:	f04f 33ff 	mov.w	r3, #4294967295
 8000f26:	2201      	movs	r2, #1
 8000f28:	4803      	ldr	r0, [pc, #12]	; (8000f38 <__io_putchar+0x20>)
 8000f2a:	f002 fa3f 	bl	80033ac <HAL_UART_Transmit>
	return ch;
 8000f2e:	687b      	ldr	r3, [r7, #4]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000668 	.word	0x20000668

08000f3c <fonction>:

int fonction(int argc, char ** argv)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < argc; ++i) {
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	e00c      	b.n	8000f66 <fonction+0x2a>
		printf("argument %d = %s \r\n",i,argv[i]);
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	683a      	ldr	r2, [r7, #0]
 8000f52:	4413      	add	r3, r2
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	461a      	mov	r2, r3
 8000f58:	68f9      	ldr	r1, [r7, #12]
 8000f5a:	4807      	ldr	r0, [pc, #28]	; (8000f78 <fonction+0x3c>)
 8000f5c:	f005 fce2 	bl	8006924 <iprintf>
	for (int i = 0; i < argc; ++i) {
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	3301      	adds	r3, #1
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fa      	ldr	r2, [r7, #12]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	dbee      	blt.n	8000f4c <fonction+0x10>
	}


	return 0;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	08007d5c 	.word	0x08007d5c

08000f7c <gereLed>:
		printf("%d\r\n", RxBuffer);
	}
}

void gereLed(void * unused)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(activateL == 1){
 8000f84:	4b0d      	ldr	r3, [pc, #52]	; (8000fbc <gereLed+0x40>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d1fb      	bne.n	8000f84 <gereLed+0x8>
			if(delaiL > 0){
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <gereLed+0x44>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dd09      	ble.n	8000fa8 <gereLed+0x2c>
				HAL_GPIO_TogglePin(LED_Green_GPIO_Port, LED_Green_Pin);
 8000f94:	2102      	movs	r1, #2
 8000f96:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <gereLed+0x48>)
 8000f98:	f001 f8d5 	bl	8002146 <HAL_GPIO_TogglePin>
				vTaskDelay(delaiL);
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <gereLed+0x44>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f004 fa5f 	bl	8005464 <vTaskDelay>
 8000fa6:	e7ed      	b.n	8000f84 <gereLed+0x8>
			}
			else {
				activateL = 0;
 8000fa8:	4b04      	ldr	r3, [pc, #16]	; (8000fbc <gereLed+0x40>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
				HAL_GPIO_WritePin(LED_Green_GPIO_Port, LED_Green_Pin, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	4804      	ldr	r0, [pc, #16]	; (8000fc4 <gereLed+0x48>)
 8000fb4:	f001 f8ae 	bl	8002114 <HAL_GPIO_WritePin>
		if(activateL == 1){
 8000fb8:	e7e4      	b.n	8000f84 <gereLed+0x8>
 8000fba:	bf00      	nop
 8000fbc:	200002f8 	.word	0x200002f8
 8000fc0:	200002f0 	.word	0x200002f0
 8000fc4:	40022000 	.word	0x40022000

08000fc8 <spam>:
		}
	}
}

void spam(void * unused)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(activateS == 1){
 8000fd0:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <spam+0x3c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d1fb      	bne.n	8000fd0 <spam+0x8>
			if(delaiS > 0){
 8000fd8:	4b0b      	ldr	r3, [pc, #44]	; (8001008 <spam+0x40>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	dd0c      	ble.n	8000ffa <spam+0x32>
				HAL_UART_Transmit(&huart1, "Q\r\n", 1, HAL_MAX_DELAY);
 8000fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	4909      	ldr	r1, [pc, #36]	; (800100c <spam+0x44>)
 8000fe8:	4809      	ldr	r0, [pc, #36]	; (8001010 <spam+0x48>)
 8000fea:	f002 f9df 	bl	80033ac <HAL_UART_Transmit>
				vTaskDelay(delaiS);
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <spam+0x40>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f004 fa36 	bl	8005464 <vTaskDelay>
 8000ff8:	e7ea      	b.n	8000fd0 <spam+0x8>
			}
			else {
				activateS = 0;
 8000ffa:	4b02      	ldr	r3, [pc, #8]	; (8001004 <spam+0x3c>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
		if(activateS == 1){
 8001000:	e7e6      	b.n	8000fd0 <spam+0x8>
 8001002:	bf00      	nop
 8001004:	200002fc 	.word	0x200002fc
 8001008:	200002f4 	.word	0x200002f4
 800100c:	08007da8 	.word	0x08007da8
 8001010:	20000668 	.word	0x20000668

08001014 <shell>:
		}
	}
}

void shell(void * unused)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	shell_run();
 800101c:	f000 fa72 	bl	8001504 <shell_run>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <led>:

int led(int argc, char ** argv)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
	activateL = 1;
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <led+0x2c>)
 8001034:	2201      	movs	r2, #1
 8001036:	601a      	str	r2, [r3, #0]
	delaiL = atoi(argv[1]);
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	3304      	adds	r3, #4
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4618      	mov	r0, r3
 8001040:	f005 fc2c 	bl	800689c <atoi>
 8001044:	4603      	mov	r3, r0
 8001046:	4a04      	ldr	r2, [pc, #16]	; (8001058 <led+0x30>)
 8001048:	6013      	str	r3, [r2, #0]
	return 0;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	200002f8 	.word	0x200002f8
 8001058:	200002f0 	.word	0x200002f0

0800105c <spamchar>:

int spamchar(int argc, char ** argv)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
	activateS = 1;
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <spamchar+0x2c>)
 8001068:	2201      	movs	r2, #1
 800106a:	601a      	str	r2, [r3, #0]
	delaiS = atoi(argv[1]);
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	3304      	adds	r3, #4
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f005 fc12 	bl	800689c <atoi>
 8001078:	4603      	mov	r3, r0
 800107a:	4a04      	ldr	r2, [pc, #16]	; (800108c <spamchar+0x30>)
 800107c:	6013      	str	r3, [r2, #0]
	return 0;
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200002fc 	.word	0x200002fc
 800108c:	200002f4 	.word	0x200002f4

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001096:	f000 fc90 	bl	80019ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109a:	f000 f85b 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109e:	f7ff fac7 	bl	8000630 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010a2:	f000 fba7 	bl	80017f4 <MX_USART1_UART_Init>

//****************************************//

//****************************************//

	shell_init();
 80010a6:	f000 f955 	bl	8001354 <shell_init>
	shell_add('f', fonction, "Une fonction inutile");
 80010aa:	4a1b      	ldr	r2, [pc, #108]	; (8001118 <main+0x88>)
 80010ac:	491b      	ldr	r1, [pc, #108]	; (800111c <main+0x8c>)
 80010ae:	2066      	movs	r0, #102	; 0x66
 80010b0:	f000 f97c 	bl	80013ac <shell_add>
	shell_add('l', led, "j'allume le led");
 80010b4:	4a1a      	ldr	r2, [pc, #104]	; (8001120 <main+0x90>)
 80010b6:	491b      	ldr	r1, [pc, #108]	; (8001124 <main+0x94>)
 80010b8:	206c      	movs	r0, #108	; 0x6c
 80010ba:	f000 f977 	bl	80013ac <shell_add>
	shell_add('s', spamchar, "je spam de fou");
 80010be:	4a1a      	ldr	r2, [pc, #104]	; (8001128 <main+0x98>)
 80010c0:	491a      	ldr	r1, [pc, #104]	; (800112c <main+0x9c>)
 80010c2:	2073      	movs	r0, #115	; 0x73
 80010c4:	f000 f972 	bl	80013ac <shell_add>
	xTaskCreate(shell, "shell", 1000, NULL, 2, &xHandle2);
 80010c8:	4b19      	ldr	r3, [pc, #100]	; (8001130 <main+0xa0>)
 80010ca:	9301      	str	r3, [sp, #4]
 80010cc:	2302      	movs	r3, #2
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2300      	movs	r3, #0
 80010d2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010d6:	4917      	ldr	r1, [pc, #92]	; (8001134 <main+0xa4>)
 80010d8:	4817      	ldr	r0, [pc, #92]	; (8001138 <main+0xa8>)
 80010da:	f004 f88a 	bl	80051f2 <xTaskCreate>
  	xTaskCreate(gereLed, "gereled", 1000, NULL, 1, &xHandle3);
 80010de:	4b17      	ldr	r3, [pc, #92]	; (800113c <main+0xac>)
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	2301      	movs	r3, #1
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2300      	movs	r3, #0
 80010e8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010ec:	4914      	ldr	r1, [pc, #80]	; (8001140 <main+0xb0>)
 80010ee:	4815      	ldr	r0, [pc, #84]	; (8001144 <main+0xb4>)
 80010f0:	f004 f87f 	bl	80051f2 <xTaskCreate>
  	xTaskCreate(spam, "spam", 1000, NULL, 1, &xHandle4);
 80010f4:	4b14      	ldr	r3, [pc, #80]	; (8001148 <main+0xb8>)
 80010f6:	9301      	str	r3, [sp, #4]
 80010f8:	2301      	movs	r3, #1
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	2300      	movs	r3, #0
 80010fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001102:	4912      	ldr	r1, [pc, #72]	; (800114c <main+0xbc>)
 8001104:	4812      	ldr	r0, [pc, #72]	; (8001150 <main+0xc0>)
 8001106:	f004 f874 	bl	80051f2 <xTaskCreate>


	//configASSERT(pdTRUE==xReturned);

	vTaskStartScheduler();
 800110a:	f004 f9e1 	bl	80054d0 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 800110e:	f7ff fa6b 	bl	80005e8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001112:	f003 fbfb 	bl	800490c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001116:	e7fe      	b.n	8001116 <main+0x86>
 8001118:	08007dac 	.word	0x08007dac
 800111c:	08000f3d 	.word	0x08000f3d
 8001120:	08007dc4 	.word	0x08007dc4
 8001124:	08001029 	.word	0x08001029
 8001128:	08007dd4 	.word	0x08007dd4
 800112c:	0800105d 	.word	0x0800105d
 8001130:	20000300 	.word	0x20000300
 8001134:	08007de4 	.word	0x08007de4
 8001138:	08001015 	.word	0x08001015
 800113c:	20000304 	.word	0x20000304
 8001140:	08007dec 	.word	0x08007dec
 8001144:	08000f7d 	.word	0x08000f7d
 8001148:	20000308 	.word	0x20000308
 800114c:	08007df4 	.word	0x08007df4
 8001150:	08000fc9 	.word	0x08000fc9

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b094      	sub	sp, #80	; 0x50
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	2230      	movs	r2, #48	; 0x30
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f005 fbd6 	bl	8006914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001178:	4b2b      	ldr	r3, [pc, #172]	; (8001228 <SystemClock_Config+0xd4>)
 800117a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117c:	4a2a      	ldr	r2, [pc, #168]	; (8001228 <SystemClock_Config+0xd4>)
 800117e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001182:	6413      	str	r3, [r2, #64]	; 0x40
 8001184:	4b28      	ldr	r3, [pc, #160]	; (8001228 <SystemClock_Config+0xd4>)
 8001186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800118c:	60bb      	str	r3, [r7, #8]
 800118e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001190:	4b26      	ldr	r3, [pc, #152]	; (800122c <SystemClock_Config+0xd8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a25      	ldr	r2, [pc, #148]	; (800122c <SystemClock_Config+0xd8>)
 8001196:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	4b23      	ldr	r3, [pc, #140]	; (800122c <SystemClock_Config+0xd8>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011a8:	2301      	movs	r3, #1
 80011aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011b2:	2302      	movs	r3, #2
 80011b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80011bc:	2319      	movs	r3, #25
 80011be:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 80011c0:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 80011c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011c6:	2302      	movs	r3, #2
 80011c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011ca:	2302      	movs	r3, #2
 80011cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0320 	add.w	r3, r7, #32
 80011d2:	4618      	mov	r0, r3
 80011d4:	f001 f822 	bl	800221c <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80011de:	f000 f827 	bl	8001230 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80011e2:	f000 ffcb 	bl	800217c <HAL_PWREx_EnableOverDrive>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80011ec:	f000 f820 	bl	8001230 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011f0:	230f      	movs	r3, #15
 80011f2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f4:	2302      	movs	r3, #2
 80011f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011fc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001200:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001206:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2107      	movs	r1, #7
 800120e:	4618      	mov	r0, r3
 8001210:	f001 faa8 	bl	8002764 <HAL_RCC_ClockConfig>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800121a:	f000 f809 	bl	8001230 <Error_Handler>
  }
}
 800121e:	bf00      	nop
 8001220:	3750      	adds	r7, #80	; 0x50
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40007000 	.word	0x40007000

08001230 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001234:	b672      	cpsid	i
}
 8001236:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001238:	e7fe      	b.n	8001238 <Error_Handler+0x8>
	...

0800123c <uart_read>:

static char print_buffer[BUFFER_SIZE];

SemaphoreHandle_t sem_uart;

static char uart_read() {
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive_IT(&UART_DEVICE, (uint8_t*)(&c), 1);
 8001242:	1dfb      	adds	r3, r7, #7
 8001244:	2201      	movs	r2, #1
 8001246:	4619      	mov	r1, r3
 8001248:	4807      	ldr	r0, [pc, #28]	; (8001268 <uart_read+0x2c>)
 800124a:	f002 f932 	bl	80034b2 <HAL_UART_Receive_IT>

	// semaphore take
	xSemaphoreTake(sem_uart, portMAX_DELAY);
 800124e:	4b07      	ldr	r3, [pc, #28]	; (800126c <uart_read+0x30>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f04f 31ff 	mov.w	r1, #4294967295
 8001256:	4618      	mov	r0, r3
 8001258:	f003 fdd4 	bl	8004e04 <xQueueSemaphoreTake>

	return c;
 800125c:	79fb      	ldrb	r3, [r7, #7]
}
 800125e:	4618      	mov	r0, r3
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	20000668 	.word	0x20000668
 800126c:	20000638 	.word	0x20000638

08001270 <uart_irq_cb>:

void uart_irq_cb(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
	BaseType_t taskWoken = pdFALSE;
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
	// semaphore give
	xSemaphoreGiveFromISR(sem_uart, &taskWoken);
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <uart_irq_cb+0x38>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	1d3a      	adds	r2, r7, #4
 8001280:	4611      	mov	r1, r2
 8001282:	4618      	mov	r0, r3
 8001284:	f003 fd29 	bl	8004cda <xQueueGiveFromISR>

	// xSemaphoreGiveFromISR écrit dans taskWoken (c'est pour ça qu'on passe un pointer) si elle a réveillé une tâche plus prioritaire
	// on passe taskWoken en paramètre a portYIELD_FROM_ISR qui va appeler le scheduler si une tache plus prioritaire est réveillée

	portYIELD_FROM_ISR(taskWoken)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d007      	beq.n	800129e <uart_irq_cb+0x2e>
 800128e:	4b07      	ldr	r3, [pc, #28]	; (80012ac <uart_irq_cb+0x3c>)
 8001290:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	f3bf 8f4f 	dsb	sy
 800129a:	f3bf 8f6f 	isb	sy
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000638 	.word	0x20000638
 80012ac:	e000ed04 	.word	0xe000ed04

080012b0 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE, (uint8_t*)s, size, HAL_MAX_DELAY);
 80012bc:	887a      	ldrh	r2, [r7, #2]
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	6879      	ldr	r1, [r7, #4]
 80012c4:	4803      	ldr	r0, [pc, #12]	; (80012d4 <uart_write+0x24>)
 80012c6:	f002 f871 	bl	80033ac <HAL_UART_Transmit>
	return size;
 80012ca:	887b      	ldrh	r3, [r7, #2]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000668 	.word	0x20000668

080012d8 <sh_help>:

static int sh_help(int argc, char ** argv) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af02      	add	r7, sp, #8
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	6039      	str	r1, [r7, #0]
	int i;
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80012e2:	2300      	movs	r3, #0
 80012e4:	60fb      	str	r3, [r7, #12]
 80012e6:	e022      	b.n	800132e <sh_help+0x56>
		int size;
		size = snprintf (print_buffer, BUFFER_SIZE, "%c: %s\r\n", shell_func_list[i].c, shell_func_list[i].description);
 80012e8:	4916      	ldr	r1, [pc, #88]	; (8001344 <sh_help+0x6c>)
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	4613      	mov	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	4618      	mov	r0, r3
 80012fa:	4912      	ldr	r1, [pc, #72]	; (8001344 <sh_help+0x6c>)
 80012fc:	68fa      	ldr	r2, [r7, #12]
 80012fe:	4613      	mov	r3, r2
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	4413      	add	r3, r2
 8001304:	009b      	lsls	r3, r3, #2
 8001306:	440b      	add	r3, r1
 8001308:	3308      	adds	r3, #8
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	4603      	mov	r3, r0
 8001310:	4a0d      	ldr	r2, [pc, #52]	; (8001348 <sh_help+0x70>)
 8001312:	2128      	movs	r1, #40	; 0x28
 8001314:	480d      	ldr	r0, [pc, #52]	; (800134c <sh_help+0x74>)
 8001316:	f005 fb1d 	bl	8006954 <sniprintf>
 800131a:	60b8      	str	r0, [r7, #8]
		uart_write(print_buffer, size);
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	b29b      	uxth	r3, r3
 8001320:	4619      	mov	r1, r3
 8001322:	480a      	ldr	r0, [pc, #40]	; (800134c <sh_help+0x74>)
 8001324:	f7ff ffc4 	bl	80012b0 <uart_write>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	3301      	adds	r3, #1
 800132c:	60fb      	str	r3, [r7, #12]
 800132e:	4b08      	ldr	r3, [pc, #32]	; (8001350 <sh_help+0x78>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	429a      	cmp	r2, r3
 8001336:	dbd7      	blt.n	80012e8 <sh_help+0x10>
	}

	return 0;
 8001338:	2300      	movs	r3, #0
}
 800133a:	4618      	mov	r0, r3
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000310 	.word	0x20000310
 8001348:	08007dfc 	.word	0x08007dfc
 800134c:	20000610 	.word	0x20000610
 8001350:	2000030c 	.word	0x2000030c

08001354 <shell_init>:

void shell_init() {
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
	int size = 0;
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]

	size = snprintf (print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 800135e:	4a0e      	ldr	r2, [pc, #56]	; (8001398 <shell_init+0x44>)
 8001360:	2128      	movs	r1, #40	; 0x28
 8001362:	480e      	ldr	r0, [pc, #56]	; (800139c <shell_init+0x48>)
 8001364:	f005 faf6 	bl	8006954 <sniprintf>
 8001368:	6078      	str	r0, [r7, #4]
	uart_write(print_buffer, size);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	b29b      	uxth	r3, r3
 800136e:	4619      	mov	r1, r3
 8001370:	480a      	ldr	r0, [pc, #40]	; (800139c <shell_init+0x48>)
 8001372:	f7ff ff9d 	bl	80012b0 <uart_write>

	sem_uart = xSemaphoreCreateBinary();
 8001376:	2203      	movs	r2, #3
 8001378:	2100      	movs	r1, #0
 800137a:	2001      	movs	r0, #1
 800137c:	f003 fc4c 	bl	8004c18 <xQueueGenericCreate>
 8001380:	4603      	mov	r3, r0
 8001382:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <shell_init+0x4c>)
 8001384:	6013      	str	r3, [r2, #0]

	shell_add('h', sh_help, "Help");
 8001386:	4a07      	ldr	r2, [pc, #28]	; (80013a4 <shell_init+0x50>)
 8001388:	4907      	ldr	r1, [pc, #28]	; (80013a8 <shell_init+0x54>)
 800138a:	2068      	movs	r0, #104	; 0x68
 800138c:	f000 f80e 	bl	80013ac <shell_add>
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	08007e08 	.word	0x08007e08
 800139c:	20000610 	.word	0x20000610
 80013a0:	20000638 	.word	0x20000638
 80013a4:	08007e30 	.word	0x08007e30
 80013a8:	080012d9 	.word	0x080012d9

080013ac <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv), char * description) {
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	60b9      	str	r1, [r7, #8]
 80013b6:	607a      	str	r2, [r7, #4]
 80013b8:	73fb      	strb	r3, [r7, #15]
	if (shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 80013ba:	4b19      	ldr	r3, [pc, #100]	; (8001420 <shell_add+0x74>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b3f      	cmp	r3, #63	; 0x3f
 80013c0:	dc26      	bgt.n	8001410 <shell_add+0x64>
		shell_func_list[shell_func_list_size].c = c;
 80013c2:	4b17      	ldr	r3, [pc, #92]	; (8001420 <shell_add+0x74>)
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	4917      	ldr	r1, [pc, #92]	; (8001424 <shell_add+0x78>)
 80013c8:	4613      	mov	r3, r2
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	440b      	add	r3, r1
 80013d2:	7bfa      	ldrb	r2, [r7, #15]
 80013d4:	701a      	strb	r2, [r3, #0]
		shell_func_list[shell_func_list_size].func = pfunc;
 80013d6:	4b12      	ldr	r3, [pc, #72]	; (8001420 <shell_add+0x74>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	4912      	ldr	r1, [pc, #72]	; (8001424 <shell_add+0x78>)
 80013dc:	4613      	mov	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	3304      	adds	r3, #4
 80013e8:	68ba      	ldr	r2, [r7, #8]
 80013ea:	601a      	str	r2, [r3, #0]
		shell_func_list[shell_func_list_size].description = description;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <shell_add+0x74>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	490c      	ldr	r1, [pc, #48]	; (8001424 <shell_add+0x78>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3308      	adds	r3, #8
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	601a      	str	r2, [r3, #0]
		shell_func_list_size++;
 8001402:	4b07      	ldr	r3, [pc, #28]	; (8001420 <shell_add+0x74>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	3301      	adds	r3, #1
 8001408:	4a05      	ldr	r2, [pc, #20]	; (8001420 <shell_add+0x74>)
 800140a:	6013      	str	r3, [r2, #0]
		return 0;
 800140c:	2300      	movs	r3, #0
 800140e:	e001      	b.n	8001414 <shell_add+0x68>
	}

	return -1;
 8001410:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001414:	4618      	mov	r0, r3
 8001416:	3714      	adds	r7, #20
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	2000030c 	.word	0x2000030c
 8001424:	20000310 	.word	0x20000310

08001428 <shell_exec>:

static int shell_exec(char * buf) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b090      	sub	sp, #64	; 0x40
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	int i;

	char c = buf[0];
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < shell_func_list_size ; i++) {
 8001438:	2300      	movs	r3, #0
 800143a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800143c:	e040      	b.n	80014c0 <shell_exec+0x98>
		if (shell_func_list[i].c == c) {
 800143e:	492d      	ldr	r1, [pc, #180]	; (80014f4 <shell_exec+0xcc>)
 8001440:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001442:	4613      	mov	r3, r2
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	4413      	add	r3, r2
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	440b      	add	r3, r1
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8001452:	429a      	cmp	r2, r3
 8001454:	d131      	bne.n	80014ba <shell_exec+0x92>
			argc = 1;
 8001456:	2301      	movs	r3, #1
 8001458:	63bb      	str	r3, [r7, #56]	; 0x38
			argv[0] = buf;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	637b      	str	r3, [r7, #52]	; 0x34
 8001462:	e013      	b.n	800148c <shell_exec+0x64>
				if(*p == ' ') {
 8001464:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b20      	cmp	r3, #32
 800146a:	d10c      	bne.n	8001486 <shell_exec+0x5e>
					*p = '\0';
 800146c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800146e:	2200      	movs	r2, #0
 8001470:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001474:	1c5a      	adds	r2, r3, #1
 8001476:	63ba      	str	r2, [r7, #56]	; 0x38
 8001478:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800147a:	3201      	adds	r2, #1
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	3340      	adds	r3, #64	; 0x40
 8001480:	443b      	add	r3, r7
 8001482:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001488:	3301      	adds	r3, #1
 800148a:	637b      	str	r3, [r7, #52]	; 0x34
 800148c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <shell_exec+0x72>
 8001494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001496:	2b07      	cmp	r3, #7
 8001498:	dde4      	ble.n	8001464 <shell_exec+0x3c>
				}
			}

			return shell_func_list[i].func(argc, argv);
 800149a:	4916      	ldr	r1, [pc, #88]	; (80014f4 <shell_exec+0xcc>)
 800149c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800149e:	4613      	mov	r3, r2
 80014a0:	005b      	lsls	r3, r3, #1
 80014a2:	4413      	add	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	440b      	add	r3, r1
 80014a8:	3304      	adds	r3, #4
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f107 020c 	add.w	r2, r7, #12
 80014b0:	4611      	mov	r1, r2
 80014b2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80014b4:	4798      	blx	r3
 80014b6:	4603      	mov	r3, r0
 80014b8:	e017      	b.n	80014ea <shell_exec+0xc2>
	for(i = 0 ; i < shell_func_list_size ; i++) {
 80014ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014bc:	3301      	adds	r3, #1
 80014be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80014c0:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <shell_exec+0xd0>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80014c6:	429a      	cmp	r2, r3
 80014c8:	dbb9      	blt.n	800143e <shell_exec+0x16>
		}
	}

	int size;
	size = snprintf (print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80014ca:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80014ce:	4a0b      	ldr	r2, [pc, #44]	; (80014fc <shell_exec+0xd4>)
 80014d0:	2128      	movs	r1, #40	; 0x28
 80014d2:	480b      	ldr	r0, [pc, #44]	; (8001500 <shell_exec+0xd8>)
 80014d4:	f005 fa3e 	bl	8006954 <sniprintf>
 80014d8:	62f8      	str	r0, [r7, #44]	; 0x2c
	uart_write(print_buffer, size);
 80014da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80014dc:	b29b      	uxth	r3, r3
 80014de:	4619      	mov	r1, r3
 80014e0:	4807      	ldr	r0, [pc, #28]	; (8001500 <shell_exec+0xd8>)
 80014e2:	f7ff fee5 	bl	80012b0 <uart_write>
	return -1;
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3740      	adds	r7, #64	; 0x40
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	20000310 	.word	0x20000310
 80014f8:	2000030c 	.word	0x2000030c
 80014fc:	08007e38 	.word	0x08007e38
 8001500:	20000610 	.word	0x20000610

08001504 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run() {
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
	int reading = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	60fb      	str	r3, [r7, #12]
	int pos = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	60bb      	str	r3, [r7, #8]

	static char cmd_buffer[BUFFER_SIZE];

	while (1) {
		uart_write(prompt, 2);
 8001512:	2102      	movs	r1, #2
 8001514:	482a      	ldr	r0, [pc, #168]	; (80015c0 <shell_run+0xbc>)
 8001516:	f7ff fecb 	bl	80012b0 <uart_write>
		reading = 1;
 800151a:	2301      	movs	r3, #1
 800151c:	60fb      	str	r3, [r7, #12]

		while(reading) {
 800151e:	e047      	b.n	80015b0 <shell_run+0xac>
			char c = uart_read();
 8001520:	f7ff fe8c 	bl	800123c <uart_read>
 8001524:	4603      	mov	r3, r0
 8001526:	70fb      	strb	r3, [r7, #3]
			int size;

			switch (c) {
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	2b08      	cmp	r3, #8
 800152c:	d025      	beq.n	800157a <shell_run+0x76>
 800152e:	2b0d      	cmp	r3, #13
 8001530:	d12e      	bne.n	8001590 <shell_run+0x8c>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (print_buffer, BUFFER_SIZE, "\r\n");
 8001532:	4a24      	ldr	r2, [pc, #144]	; (80015c4 <shell_run+0xc0>)
 8001534:	2128      	movs	r1, #40	; 0x28
 8001536:	4824      	ldr	r0, [pc, #144]	; (80015c8 <shell_run+0xc4>)
 8001538:	f005 fa0c 	bl	8006954 <sniprintf>
 800153c:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	b29b      	uxth	r3, r3
 8001542:	4619      	mov	r1, r3
 8001544:	4820      	ldr	r0, [pc, #128]	; (80015c8 <shell_run+0xc4>)
 8001546:	f7ff feb3 	bl	80012b0 <uart_write>
				cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	1c5a      	adds	r2, r3, #1
 800154e:	60ba      	str	r2, [r7, #8]
 8001550:	4a1e      	ldr	r2, [pc, #120]	; (80015cc <shell_run+0xc8>)
 8001552:	2100      	movs	r1, #0
 8001554:	54d1      	strb	r1, [r2, r3]
				size = snprintf (print_buffer, BUFFER_SIZE, ":%s\r\n", cmd_buffer);
 8001556:	4b1d      	ldr	r3, [pc, #116]	; (80015cc <shell_run+0xc8>)
 8001558:	4a1d      	ldr	r2, [pc, #116]	; (80015d0 <shell_run+0xcc>)
 800155a:	2128      	movs	r1, #40	; 0x28
 800155c:	481a      	ldr	r0, [pc, #104]	; (80015c8 <shell_run+0xc4>)
 800155e:	f005 f9f9 	bl	8006954 <sniprintf>
 8001562:	6078      	str	r0, [r7, #4]
				uart_write(print_buffer, size);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	b29b      	uxth	r3, r3
 8001568:	4619      	mov	r1, r3
 800156a:	4817      	ldr	r0, [pc, #92]	; (80015c8 <shell_run+0xc4>)
 800156c:	f7ff fea0 	bl	80012b0 <uart_write>
				reading = 0;        //exit read loop
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
				pos = 0;            //reset buffer
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
				break;
 8001578:	e01a      	b.n	80015b0 <shell_run+0xac>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	2b00      	cmp	r3, #0
 800157e:	dd16      	ble.n	80015ae <shell_run+0xaa>
					pos--;          //remove it in buffer
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	3b01      	subs	r3, #1
 8001584:	60bb      	str	r3, [r7, #8]

					uart_write(backspace, 3);	// delete the char on the terminal
 8001586:	2103      	movs	r1, #3
 8001588:	4812      	ldr	r0, [pc, #72]	; (80015d4 <shell_run+0xd0>)
 800158a:	f7ff fe91 	bl	80012b0 <uart_write>
				}
				break;
 800158e:	e00e      	b.n	80015ae <shell_run+0xaa>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	2b27      	cmp	r3, #39	; 0x27
 8001594:	dc0c      	bgt.n	80015b0 <shell_run+0xac>
					uart_write(&c, 1);
 8001596:	1cfb      	adds	r3, r7, #3
 8001598:	2101      	movs	r1, #1
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff fe88 	bl	80012b0 <uart_write>
					cmd_buffer[pos++] = c; //store
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	1c5a      	adds	r2, r3, #1
 80015a4:	60ba      	str	r2, [r7, #8]
 80015a6:	78f9      	ldrb	r1, [r7, #3]
 80015a8:	4a08      	ldr	r2, [pc, #32]	; (80015cc <shell_run+0xc8>)
 80015aa:	54d1      	strb	r1, [r2, r3]
 80015ac:	e000      	b.n	80015b0 <shell_run+0xac>
				break;
 80015ae:	bf00      	nop
		while(reading) {
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1b4      	bne.n	8001520 <shell_run+0x1c>
				}
			}
		}
		shell_exec(cmd_buffer);
 80015b6:	4805      	ldr	r0, [pc, #20]	; (80015cc <shell_run+0xc8>)
 80015b8:	f7ff ff36 	bl	8001428 <shell_exec>
		uart_write(prompt, 2);
 80015bc:	e7a9      	b.n	8001512 <shell_run+0xe>
 80015be:	bf00      	nop
 80015c0:	20000004 	.word	0x20000004
 80015c4:	08007e50 	.word	0x08007e50
 80015c8:	20000610 	.word	0x20000610
 80015cc:	2000063c 	.word	0x2000063c
 80015d0:	08007e54 	.word	0x08007e54
 80015d4:	20000000 	.word	0x20000000

080015d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <HAL_MspInit+0x4c>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	4a10      	ldr	r2, [pc, #64]	; (8001624 <HAL_MspInit+0x4c>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015e8:	6413      	str	r3, [r2, #64]	; 0x40
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <HAL_MspInit+0x4c>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015f6:	4b0b      	ldr	r3, [pc, #44]	; (8001624 <HAL_MspInit+0x4c>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	4a0a      	ldr	r2, [pc, #40]	; (8001624 <HAL_MspInit+0x4c>)
 80015fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001600:	6453      	str	r3, [r2, #68]	; 0x44
 8001602:	4b08      	ldr	r3, [pc, #32]	; (8001624 <HAL_MspInit+0x4c>)
 8001604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800160a:	603b      	str	r3, [r7, #0]
 800160c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	210f      	movs	r1, #15
 8001612:	f06f 0001 	mvn.w	r0, #1
 8001616:	f000 fb08 	bl	8001c2a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800161a:	bf00      	nop
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40023800 	.word	0x40023800

08001628 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800162c:	e7fe      	b.n	800162c <NMI_Handler+0x4>

0800162e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001632:	e7fe      	b.n	8001632 <HardFault_Handler+0x4>

08001634 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001638:	e7fe      	b.n	8001638 <MemManage_Handler+0x4>

0800163a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800163a:	b480      	push	{r7}
 800163c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800163e:	e7fe      	b.n	800163e <BusFault_Handler+0x4>

08001640 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001644:	e7fe      	b.n	8001644 <UsageFault_Handler+0x4>

08001646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001646:	b480      	push	{r7}
 8001648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001658:	f000 f9ec 	bl	8001a34 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800165c:	f004 fb4a 	bl	8005cf4 <xTaskGetSchedulerState>
 8001660:	4603      	mov	r3, r0
 8001662:	2b01      	cmp	r3, #1
 8001664:	d001      	beq.n	800166a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001666:	f004 fe9f 	bl	80063a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
	...

08001670 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	uart_irq_cb();
 8001674:	f7ff fdfc 	bl	8001270 <uart_irq_cb>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <USART1_IRQHandler+0x14>)
 800167a:	f001 ff5f 	bl	800353c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	20000668 	.word	0x20000668

08001688 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	60f8      	str	r0, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	e00a      	b.n	80016b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800169a:	f3af 8000 	nop.w
 800169e:	4601      	mov	r1, r0
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	1c5a      	adds	r2, r3, #1
 80016a4:	60ba      	str	r2, [r7, #8]
 80016a6:	b2ca      	uxtb	r2, r1
 80016a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3301      	adds	r3, #1
 80016ae:	617b      	str	r3, [r7, #20]
 80016b0:	697a      	ldr	r2, [r7, #20]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbf0      	blt.n	800169a <_read+0x12>
	}

return len;
 80016b8:	687b      	ldr	r3, [r7, #4]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b086      	sub	sp, #24
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	60f8      	str	r0, [r7, #12]
 80016ca:	60b9      	str	r1, [r7, #8]
 80016cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	e009      	b.n	80016e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80016d4:	68bb      	ldr	r3, [r7, #8]
 80016d6:	1c5a      	adds	r2, r3, #1
 80016d8:	60ba      	str	r2, [r7, #8]
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff fc1b 	bl	8000f18 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dbf1      	blt.n	80016d4 <_write+0x12>
	}
	return len;
 80016f0:	687b      	ldr	r3, [r7, #4]
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3718      	adds	r7, #24
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <_close>:

int _close(int file)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
	return -1;
 8001702:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001706:	4618      	mov	r0, r3
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001710:	4770      	bx	lr

08001712 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001712:	b480      	push	{r7}
 8001714:	b083      	sub	sp, #12
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
 800171a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001722:	605a      	str	r2, [r3, #4]
	return 0;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <_isatty>:

int _isatty(int file)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
	return 1;
 800173a:	2301      	movs	r3, #1
}
 800173c:	4618      	mov	r0, r3
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
	return 0;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
	...

08001764 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800176c:	4a14      	ldr	r2, [pc, #80]	; (80017c0 <_sbrk+0x5c>)
 800176e:	4b15      	ldr	r3, [pc, #84]	; (80017c4 <_sbrk+0x60>)
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001778:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <_sbrk+0x64>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d102      	bne.n	8001786 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001780:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <_sbrk+0x64>)
 8001782:	4a12      	ldr	r2, [pc, #72]	; (80017cc <_sbrk+0x68>)
 8001784:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001786:	4b10      	ldr	r3, [pc, #64]	; (80017c8 <_sbrk+0x64>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	429a      	cmp	r2, r3
 8001792:	d207      	bcs.n	80017a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001794:	f005 f886 	bl	80068a4 <__errno>
 8001798:	4603      	mov	r3, r0
 800179a:	220c      	movs	r2, #12
 800179c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800179e:	f04f 33ff 	mov.w	r3, #4294967295
 80017a2:	e009      	b.n	80017b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017a4:	4b08      	ldr	r3, [pc, #32]	; (80017c8 <_sbrk+0x64>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017aa:	4b07      	ldr	r3, [pc, #28]	; (80017c8 <_sbrk+0x64>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4413      	add	r3, r2
 80017b2:	4a05      	ldr	r2, [pc, #20]	; (80017c8 <_sbrk+0x64>)
 80017b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017b6:	68fb      	ldr	r3, [r7, #12]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20050000 	.word	0x20050000
 80017c4:	00000400 	.word	0x00000400
 80017c8:	20000664 	.word	0x20000664
 80017cc:	20004450 	.word	0x20004450

080017d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <SystemInit+0x20>)
 80017d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017da:	4a05      	ldr	r2, [pc, #20]	; (80017f0 <SystemInit+0x20>)
 80017dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017f8:	4b14      	ldr	r3, [pc, #80]	; (800184c <MX_USART1_UART_Init+0x58>)
 80017fa:	4a15      	ldr	r2, [pc, #84]	; (8001850 <MX_USART1_UART_Init+0x5c>)
 80017fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001800:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001804:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001806:	4b11      	ldr	r3, [pc, #68]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <MX_USART1_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001814:	2200      	movs	r2, #0
 8001816:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <MX_USART1_UART_Init+0x58>)
 800181a:	220c      	movs	r2, #12
 800181c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800181e:	4b0b      	ldr	r3, [pc, #44]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001820:	2200      	movs	r2, #0
 8001822:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001824:	4b09      	ldr	r3, [pc, #36]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001826:	2200      	movs	r2, #0
 8001828:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800182a:	4b08      	ldr	r3, [pc, #32]	; (800184c <MX_USART1_UART_Init+0x58>)
 800182c:	2200      	movs	r2, #0
 800182e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001832:	2200      	movs	r2, #0
 8001834:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001836:	4805      	ldr	r0, [pc, #20]	; (800184c <MX_USART1_UART_Init+0x58>)
 8001838:	f001 fd6a 	bl	8003310 <HAL_UART_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001842:	f7ff fcf5 	bl	8001230 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	20000668 	.word	0x20000668
 8001850:	40011000 	.word	0x40011000

08001854 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b0ac      	sub	sp, #176	; 0xb0
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800186c:	f107 0318 	add.w	r3, r7, #24
 8001870:	2284      	movs	r2, #132	; 0x84
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f005 f84d 	bl	8006914 <memset>
  if(uartHandle->Instance==USART1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a36      	ldr	r2, [pc, #216]	; (8001958 <HAL_UART_MspInit+0x104>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d164      	bne.n	800194e <HAL_UART_MspInit+0xfa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001884:	2340      	movs	r3, #64	; 0x40
 8001886:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001888:	2300      	movs	r3, #0
 800188a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800188c:	f107 0318 	add.w	r3, r7, #24
 8001890:	4618      	mov	r0, r3
 8001892:	f001 f94d 	bl	8002b30 <HAL_RCCEx_PeriphCLKConfig>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800189c:	f7ff fcc8 	bl	8001230 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018a0:	4b2e      	ldr	r3, [pc, #184]	; (800195c <HAL_UART_MspInit+0x108>)
 80018a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a4:	4a2d      	ldr	r2, [pc, #180]	; (800195c <HAL_UART_MspInit+0x108>)
 80018a6:	f043 0310 	orr.w	r3, r3, #16
 80018aa:	6453      	str	r3, [r2, #68]	; 0x44
 80018ac:	4b2b      	ldr	r3, [pc, #172]	; (800195c <HAL_UART_MspInit+0x108>)
 80018ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018b0:	f003 0310 	and.w	r3, r3, #16
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b8:	4b28      	ldr	r3, [pc, #160]	; (800195c <HAL_UART_MspInit+0x108>)
 80018ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018bc:	4a27      	ldr	r2, [pc, #156]	; (800195c <HAL_UART_MspInit+0x108>)
 80018be:	f043 0302 	orr.w	r3, r3, #2
 80018c2:	6313      	str	r3, [r2, #48]	; 0x30
 80018c4:	4b25      	ldr	r3, [pc, #148]	; (800195c <HAL_UART_MspInit+0x108>)
 80018c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d0:	4b22      	ldr	r3, [pc, #136]	; (800195c <HAL_UART_MspInit+0x108>)
 80018d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d4:	4a21      	ldr	r2, [pc, #132]	; (800195c <HAL_UART_MspInit+0x108>)
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	6313      	str	r3, [r2, #48]	; 0x30
 80018dc:	4b1f      	ldr	r3, [pc, #124]	; (800195c <HAL_UART_MspInit+0x108>)
 80018de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2300      	movs	r3, #0
 80018fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001900:	2307      	movs	r3, #7
 8001902:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001906:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800190a:	4619      	mov	r1, r3
 800190c:	4814      	ldr	r0, [pc, #80]	; (8001960 <HAL_UART_MspInit+0x10c>)
 800190e:	f000 fa55 	bl	8001dbc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001912:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001916:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191a:	2302      	movs	r3, #2
 800191c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800192c:	2307      	movs	r3, #7
 800192e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001932:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001936:	4619      	mov	r1, r3
 8001938:	480a      	ldr	r0, [pc, #40]	; (8001964 <HAL_UART_MspInit+0x110>)
 800193a:	f000 fa3f 	bl	8001dbc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2105      	movs	r1, #5
 8001942:	2025      	movs	r0, #37	; 0x25
 8001944:	f000 f971 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001948:	2025      	movs	r0, #37	; 0x25
 800194a:	f000 f98a 	bl	8001c62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800194e:	bf00      	nop
 8001950:	37b0      	adds	r7, #176	; 0xb0
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40011000 	.word	0x40011000
 800195c:	40023800 	.word	0x40023800
 8001960:	40020400 	.word	0x40020400
 8001964:	40020000 	.word	0x40020000

08001968 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001968:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019a0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800196c:	480d      	ldr	r0, [pc, #52]	; (80019a4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800196e:	490e      	ldr	r1, [pc, #56]	; (80019a8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001970:	4a0e      	ldr	r2, [pc, #56]	; (80019ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001974:	e002      	b.n	800197c <LoopCopyDataInit>

08001976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800197a:	3304      	adds	r3, #4

0800197c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800197c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800197e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001980:	d3f9      	bcc.n	8001976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001982:	4a0b      	ldr	r2, [pc, #44]	; (80019b0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001984:	4c0b      	ldr	r4, [pc, #44]	; (80019b4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001988:	e001      	b.n	800198e <LoopFillZerobss>

0800198a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800198a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800198c:	3204      	adds	r2, #4

0800198e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800198e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001990:	d3fb      	bcc.n	800198a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001992:	f7ff ff1d 	bl	80017d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001996:	f004 ff8b 	bl	80068b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800199a:	f7ff fb79 	bl	8001090 <main>
  bx  lr    
 800199e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019a0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80019a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019a8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80019ac:	08008028 	.word	0x08008028
  ldr r2, =_sbss
 80019b0:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80019b4:	20004450 	.word	0x20004450

080019b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019b8:	e7fe      	b.n	80019b8 <ADC_IRQHandler>

080019ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019be:	2003      	movs	r0, #3
 80019c0:	f000 f928 	bl	8001c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019c4:	200f      	movs	r0, #15
 80019c6:	f000 f805 	bl	80019d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019ca:	f7ff fe05 	bl	80015d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019ce:	2300      	movs	r3, #0
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_InitTick+0x54>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_InitTick+0x58>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	4619      	mov	r1, r3
 80019e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 f943 	bl	8001c7e <HAL_SYSTICK_Config>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e00e      	b.n	8001a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b0f      	cmp	r3, #15
 8001a06:	d80a      	bhi.n	8001a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f000 f90b 	bl	8001c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a14:	4a06      	ldr	r2, [pc, #24]	; (8001a30 <HAL_InitTick+0x5c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e000      	b.n	8001a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000008 	.word	0x20000008
 8001a2c:	20000010 	.word	0x20000010
 8001a30:	2000000c 	.word	0x2000000c

08001a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_IncTick+0x20>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <HAL_IncTick+0x24>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <HAL_IncTick+0x24>)
 8001a46:	6013      	str	r3, [r2, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20000010 	.word	0x20000010
 8001a58:	200006f0 	.word	0x200006f0

08001a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a60:	4b03      	ldr	r3, [pc, #12]	; (8001a70 <HAL_GetTick+0x14>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	200006f0 	.word	0x200006f0

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0b      	ldr	r3, [pc, #44]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a9c:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa2:	4a04      	ldr	r2, [pc, #16]	; (8001ab4 <__NVIC_SetPriorityGrouping+0x40>)
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	60d3      	str	r3, [r2, #12]
}
 8001aa8:	bf00      	nop
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab2:	4770      	bx	lr
 8001ab4:	e000ed00 	.word	0xe000ed00
 8001ab8:	05fa0000 	.word	0x05fa0000

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	; (8001b10 <__NVIC_EnableIRQ+0x38>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	; (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	; (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	; 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001be0:	d301      	bcc.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00f      	b.n	8001c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4a0a      	ldr	r2, [pc, #40]	; (8001c10 <SysTick_Config+0x40>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	210f      	movs	r1, #15
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f7ff ff8e 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <SysTick_Config+0x40>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <SysTick_Config+0x40>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ff29 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	4603      	mov	r3, r0
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c3c:	f7ff ff3e 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	6978      	ldr	r0, [r7, #20]
 8001c48:	f7ff ff8e 	bl	8001b68 <NVIC_EncodePriority>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff5d 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	4603      	mov	r3, r0
 8001c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff31 	bl	8001ad8 <__NVIC_EnableIRQ>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ffa2 	bl	8001bd0 <SysTick_Config>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b084      	sub	sp, #16
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001ca4:	f7ff feda 	bl	8001a5c <HAL_GetTick>
 8001ca8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	2b02      	cmp	r3, #2
 8001cb4:	d008      	beq.n	8001cc8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2280      	movs	r2, #128	; 0x80
 8001cba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e052      	b.n	8001d6e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 0216 	bic.w	r2, r2, #22
 8001cd6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	695a      	ldr	r2, [r3, #20]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ce6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d103      	bne.n	8001cf8 <HAL_DMA_Abort+0x62>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d007      	beq.n	8001d08 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f022 0208 	bic.w	r2, r2, #8
 8001d06:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f022 0201 	bic.w	r2, r2, #1
 8001d16:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d18:	e013      	b.n	8001d42 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d1a:	f7ff fe9f 	bl	8001a5c <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b05      	cmp	r3, #5
 8001d26:	d90c      	bls.n	8001d42 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2220      	movs	r2, #32
 8001d2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2203      	movs	r2, #3
 8001d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e015      	b.n	8001d6e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1e4      	bne.n	8001d1a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d54:	223f      	movs	r2, #63	; 0x3f
 8001d56:	409a      	lsls	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d84:	b2db      	uxtb	r3, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d004      	beq.n	8001d94 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2280      	movs	r2, #128	; 0x80
 8001d8e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e00c      	b.n	8001dae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2205      	movs	r2, #5
 8001d98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0201 	bic.w	r2, r2, #1
 8001daa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
	...

08001dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b089      	sub	sp, #36	; 0x24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	61fb      	str	r3, [r7, #28]
 8001dda:	e175      	b.n	80020c8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001ddc:	2201      	movs	r2, #1
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	4013      	ands	r3, r2
 8001dee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	f040 8164 	bne.w	80020c2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b01      	cmp	r3, #1
 8001e04:	d005      	beq.n	8001e12 <HAL_GPIO_Init+0x56>
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d130      	bne.n	8001e74 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	68da      	ldr	r2, [r3, #12]
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	69ba      	ldr	r2, [r7, #24]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e48:	2201      	movs	r2, #1
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	69ba      	ldr	r2, [r7, #24]
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	091b      	lsrs	r3, r3, #4
 8001e5e:	f003 0201 	and.w	r2, r3, #1
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	fa02 f303 	lsl.w	r3, r2, r3
 8001e68:	69ba      	ldr	r2, [r7, #24]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	2b03      	cmp	r3, #3
 8001e7e:	d017      	beq.n	8001eb0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	2203      	movs	r2, #3
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	43db      	mvns	r3, r3
 8001e92:	69ba      	ldr	r2, [r7, #24]
 8001e94:	4013      	ands	r3, r2
 8001e96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	689a      	ldr	r2, [r3, #8]
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f003 0303 	and.w	r3, r3, #3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d123      	bne.n	8001f04 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	08da      	lsrs	r2, r3, #3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3208      	adds	r2, #8
 8001ec4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	220f      	movs	r2, #15
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	4013      	ands	r3, r2
 8001ede:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	691a      	ldr	r2, [r3, #16]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f003 0307 	and.w	r3, r3, #7
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	69ba      	ldr	r2, [r7, #24]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	08da      	lsrs	r2, r3, #3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3208      	adds	r2, #8
 8001efe:	69b9      	ldr	r1, [r7, #24]
 8001f00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	2203      	movs	r2, #3
 8001f10:	fa02 f303 	lsl.w	r3, r2, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f003 0203 	and.w	r2, r3, #3
 8001f24:	69fb      	ldr	r3, [r7, #28]
 8001f26:	005b      	lsls	r3, r3, #1
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	69ba      	ldr	r2, [r7, #24]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69ba      	ldr	r2, [r7, #24]
 8001f36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	f000 80be 	beq.w	80020c2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f46:	4b66      	ldr	r3, [pc, #408]	; (80020e0 <HAL_GPIO_Init+0x324>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4a:	4a65      	ldr	r2, [pc, #404]	; (80020e0 <HAL_GPIO_Init+0x324>)
 8001f4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f50:	6453      	str	r3, [r2, #68]	; 0x44
 8001f52:	4b63      	ldr	r3, [pc, #396]	; (80020e0 <HAL_GPIO_Init+0x324>)
 8001f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f5e:	4a61      	ldr	r2, [pc, #388]	; (80020e4 <HAL_GPIO_Init+0x328>)
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	089b      	lsrs	r3, r3, #2
 8001f64:	3302      	adds	r3, #2
 8001f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f6c:	69fb      	ldr	r3, [r7, #28]
 8001f6e:	f003 0303 	and.w	r3, r3, #3
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	220f      	movs	r2, #15
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a58      	ldr	r2, [pc, #352]	; (80020e8 <HAL_GPIO_Init+0x32c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d037      	beq.n	8001ffa <HAL_GPIO_Init+0x23e>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a57      	ldr	r2, [pc, #348]	; (80020ec <HAL_GPIO_Init+0x330>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d031      	beq.n	8001ff6 <HAL_GPIO_Init+0x23a>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a56      	ldr	r2, [pc, #344]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d02b      	beq.n	8001ff2 <HAL_GPIO_Init+0x236>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a55      	ldr	r2, [pc, #340]	; (80020f4 <HAL_GPIO_Init+0x338>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d025      	beq.n	8001fee <HAL_GPIO_Init+0x232>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a54      	ldr	r2, [pc, #336]	; (80020f8 <HAL_GPIO_Init+0x33c>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d01f      	beq.n	8001fea <HAL_GPIO_Init+0x22e>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a53      	ldr	r2, [pc, #332]	; (80020fc <HAL_GPIO_Init+0x340>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d019      	beq.n	8001fe6 <HAL_GPIO_Init+0x22a>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a52      	ldr	r2, [pc, #328]	; (8002100 <HAL_GPIO_Init+0x344>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <HAL_GPIO_Init+0x226>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a51      	ldr	r2, [pc, #324]	; (8002104 <HAL_GPIO_Init+0x348>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00d      	beq.n	8001fde <HAL_GPIO_Init+0x222>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a50      	ldr	r2, [pc, #320]	; (8002108 <HAL_GPIO_Init+0x34c>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d007      	beq.n	8001fda <HAL_GPIO_Init+0x21e>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a4f      	ldr	r2, [pc, #316]	; (800210c <HAL_GPIO_Init+0x350>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d101      	bne.n	8001fd6 <HAL_GPIO_Init+0x21a>
 8001fd2:	2309      	movs	r3, #9
 8001fd4:	e012      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fd6:	230a      	movs	r3, #10
 8001fd8:	e010      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fda:	2308      	movs	r3, #8
 8001fdc:	e00e      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fde:	2307      	movs	r3, #7
 8001fe0:	e00c      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fe2:	2306      	movs	r3, #6
 8001fe4:	e00a      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fe6:	2305      	movs	r3, #5
 8001fe8:	e008      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fea:	2304      	movs	r3, #4
 8001fec:	e006      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e004      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e002      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <HAL_GPIO_Init+0x240>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	69fa      	ldr	r2, [r7, #28]
 8001ffe:	f002 0203 	and.w	r2, r2, #3
 8002002:	0092      	lsls	r2, r2, #2
 8002004:	4093      	lsls	r3, r2
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800200c:	4935      	ldr	r1, [pc, #212]	; (80020e4 <HAL_GPIO_Init+0x328>)
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	089b      	lsrs	r3, r3, #2
 8002012:	3302      	adds	r3, #2
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800201a:	4b3d      	ldr	r3, [pc, #244]	; (8002110 <HAL_GPIO_Init+0x354>)
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	43db      	mvns	r3, r3
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	4013      	ands	r3, r2
 8002028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002036:	69ba      	ldr	r2, [r7, #24]
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4313      	orrs	r3, r2
 800203c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800203e:	4a34      	ldr	r2, [pc, #208]	; (8002110 <HAL_GPIO_Init+0x354>)
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002044:	4b32      	ldr	r3, [pc, #200]	; (8002110 <HAL_GPIO_Init+0x354>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	43db      	mvns	r3, r3
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	4013      	ands	r3, r2
 8002052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002060:	69ba      	ldr	r2, [r7, #24]
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	4313      	orrs	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002068:	4a29      	ldr	r2, [pc, #164]	; (8002110 <HAL_GPIO_Init+0x354>)
 800206a:	69bb      	ldr	r3, [r7, #24]
 800206c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800206e:	4b28      	ldr	r3, [pc, #160]	; (8002110 <HAL_GPIO_Init+0x354>)
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	43db      	mvns	r3, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4013      	ands	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800208a:	69ba      	ldr	r2, [r7, #24]
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4313      	orrs	r3, r2
 8002090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002092:	4a1f      	ldr	r2, [pc, #124]	; (8002110 <HAL_GPIO_Init+0x354>)
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002098:	4b1d      	ldr	r3, [pc, #116]	; (8002110 <HAL_GPIO_Init+0x354>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d003      	beq.n	80020bc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80020bc:	4a14      	ldr	r2, [pc, #80]	; (8002110 <HAL_GPIO_Init+0x354>)
 80020be:	69bb      	ldr	r3, [r7, #24]
 80020c0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3301      	adds	r3, #1
 80020c6:	61fb      	str	r3, [r7, #28]
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	2b0f      	cmp	r3, #15
 80020cc:	f67f ae86 	bls.w	8001ddc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80020d0:	bf00      	nop
 80020d2:	bf00      	nop
 80020d4:	3724      	adds	r7, #36	; 0x24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40013800 	.word	0x40013800
 80020e8:	40020000 	.word	0x40020000
 80020ec:	40020400 	.word	0x40020400
 80020f0:	40020800 	.word	0x40020800
 80020f4:	40020c00 	.word	0x40020c00
 80020f8:	40021000 	.word	0x40021000
 80020fc:	40021400 	.word	0x40021400
 8002100:	40021800 	.word	0x40021800
 8002104:	40021c00 	.word	0x40021c00
 8002108:	40022000 	.word	0x40022000
 800210c:	40022400 	.word	0x40022400
 8002110:	40013c00 	.word	0x40013c00

08002114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	460b      	mov	r3, r1
 800211e:	807b      	strh	r3, [r7, #2]
 8002120:	4613      	mov	r3, r2
 8002122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002124:	787b      	ldrb	r3, [r7, #1]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800212a:	887a      	ldrh	r2, [r7, #2]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002130:	e003      	b.n	800213a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002132:	887b      	ldrh	r3, [r7, #2]
 8002134:	041a      	lsls	r2, r3, #16
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	619a      	str	r2, [r3, #24]
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002158:	887a      	ldrh	r2, [r7, #2]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4013      	ands	r3, r2
 800215e:	041a      	lsls	r2, r3, #16
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	43d9      	mvns	r1, r3
 8002164:	887b      	ldrh	r3, [r7, #2]
 8002166:	400b      	ands	r3, r1
 8002168:	431a      	orrs	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	619a      	str	r2, [r3, #24]
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
	...

0800217c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002186:	4b23      	ldr	r3, [pc, #140]	; (8002214 <HAL_PWREx_EnableOverDrive+0x98>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218a:	4a22      	ldr	r2, [pc, #136]	; (8002214 <HAL_PWREx_EnableOverDrive+0x98>)
 800218c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002190:	6413      	str	r3, [r2, #64]	; 0x40
 8002192:	4b20      	ldr	r3, [pc, #128]	; (8002214 <HAL_PWREx_EnableOverDrive+0x98>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800219a:	603b      	str	r3, [r7, #0]
 800219c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800219e:	4b1e      	ldr	r3, [pc, #120]	; (8002218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a1d      	ldr	r2, [pc, #116]	; (8002218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021a8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021aa:	f7ff fc57 	bl	8001a5c <HAL_GetTick>
 80021ae:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021b0:	e009      	b.n	80021c6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021b2:	f7ff fc53 	bl	8001a5c <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021c0:	d901      	bls.n	80021c6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e022      	b.n	800220c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021c6:	4b14      	ldr	r3, [pc, #80]	; (8002218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d2:	d1ee      	bne.n	80021b2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80021d4:	4b10      	ldr	r3, [pc, #64]	; (8002218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a0f      	ldr	r2, [pc, #60]	; (8002218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021de:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021e0:	f7ff fc3c 	bl	8001a5c <HAL_GetTick>
 80021e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80021e6:	e009      	b.n	80021fc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021e8:	f7ff fc38 	bl	8001a5c <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	1ad3      	subs	r3, r2, r3
 80021f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021f6:	d901      	bls.n	80021fc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e007      	b.n	800220c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80021fc:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002204:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002208:	d1ee      	bne.n	80021e8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	40023800 	.word	0x40023800
 8002218:	40007000 	.word	0x40007000

0800221c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002224:	2300      	movs	r3, #0
 8002226:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e291      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	2b00      	cmp	r3, #0
 800223c:	f000 8087 	beq.w	800234e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002240:	4b96      	ldr	r3, [pc, #600]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f003 030c 	and.w	r3, r3, #12
 8002248:	2b04      	cmp	r3, #4
 800224a:	d00c      	beq.n	8002266 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800224c:	4b93      	ldr	r3, [pc, #588]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800224e:	689b      	ldr	r3, [r3, #8]
 8002250:	f003 030c 	and.w	r3, r3, #12
 8002254:	2b08      	cmp	r3, #8
 8002256:	d112      	bne.n	800227e <HAL_RCC_OscConfig+0x62>
 8002258:	4b90      	ldr	r3, [pc, #576]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002260:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002264:	d10b      	bne.n	800227e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002266:	4b8d      	ldr	r3, [pc, #564]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d06c      	beq.n	800234c <HAL_RCC_OscConfig+0x130>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d168      	bne.n	800234c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e26b      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002286:	d106      	bne.n	8002296 <HAL_RCC_OscConfig+0x7a>
 8002288:	4b84      	ldr	r3, [pc, #528]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a83      	ldr	r2, [pc, #524]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800228e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002292:	6013      	str	r3, [r2, #0]
 8002294:	e02e      	b.n	80022f4 <HAL_RCC_OscConfig+0xd8>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10c      	bne.n	80022b8 <HAL_RCC_OscConfig+0x9c>
 800229e:	4b7f      	ldr	r3, [pc, #508]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a7e      	ldr	r2, [pc, #504]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022a8:	6013      	str	r3, [r2, #0]
 80022aa:	4b7c      	ldr	r3, [pc, #496]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a7b      	ldr	r2, [pc, #492]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	e01d      	b.n	80022f4 <HAL_RCC_OscConfig+0xd8>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022c0:	d10c      	bne.n	80022dc <HAL_RCC_OscConfig+0xc0>
 80022c2:	4b76      	ldr	r3, [pc, #472]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a75      	ldr	r2, [pc, #468]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	4b73      	ldr	r3, [pc, #460]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a72      	ldr	r2, [pc, #456]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	e00b      	b.n	80022f4 <HAL_RCC_OscConfig+0xd8>
 80022dc:	4b6f      	ldr	r3, [pc, #444]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a6e      	ldr	r2, [pc, #440]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022e6:	6013      	str	r3, [r2, #0]
 80022e8:	4b6c      	ldr	r3, [pc, #432]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a6b      	ldr	r2, [pc, #428]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80022ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d013      	beq.n	8002324 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fc:	f7ff fbae 	bl	8001a5c <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002304:	f7ff fbaa 	bl	8001a5c <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b64      	cmp	r3, #100	; 0x64
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e21f      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002316:	4b61      	ldr	r3, [pc, #388]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0f0      	beq.n	8002304 <HAL_RCC_OscConfig+0xe8>
 8002322:	e014      	b.n	800234e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002324:	f7ff fb9a 	bl	8001a5c <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800232c:	f7ff fb96 	bl	8001a5c <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	; 0x64
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e20b      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233e:	4b57      	ldr	r3, [pc, #348]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f0      	bne.n	800232c <HAL_RCC_OscConfig+0x110>
 800234a:	e000      	b.n	800234e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d069      	beq.n	800242e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800235a:	4b50      	ldr	r3, [pc, #320]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 030c 	and.w	r3, r3, #12
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00b      	beq.n	800237e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002366:	4b4d      	ldr	r3, [pc, #308]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
 800236e:	2b08      	cmp	r3, #8
 8002370:	d11c      	bne.n	80023ac <HAL_RCC_OscConfig+0x190>
 8002372:	4b4a      	ldr	r3, [pc, #296]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d116      	bne.n	80023ac <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237e:	4b47      	ldr	r3, [pc, #284]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d005      	beq.n	8002396 <HAL_RCC_OscConfig+0x17a>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d001      	beq.n	8002396 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e1df      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002396:	4b41      	ldr	r3, [pc, #260]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	493d      	ldr	r1, [pc, #244]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023aa:	e040      	b.n	800242e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d023      	beq.n	80023fc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b4:	4b39      	ldr	r3, [pc, #228]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a38      	ldr	r2, [pc, #224]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c0:	f7ff fb4c 	bl	8001a5c <HAL_GetTick>
 80023c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c6:	e008      	b.n	80023da <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c8:	f7ff fb48 	bl	8001a5c <HAL_GetTick>
 80023cc:	4602      	mov	r2, r0
 80023ce:	693b      	ldr	r3, [r7, #16]
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	2b02      	cmp	r3, #2
 80023d4:	d901      	bls.n	80023da <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e1bd      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023da:	4b30      	ldr	r3, [pc, #192]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f0      	beq.n	80023c8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e6:	4b2d      	ldr	r3, [pc, #180]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	4929      	ldr	r1, [pc, #164]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]
 80023fa:	e018      	b.n	800242e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023fc:	4b27      	ldr	r3, [pc, #156]	; (800249c <HAL_RCC_OscConfig+0x280>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a26      	ldr	r2, [pc, #152]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002402:	f023 0301 	bic.w	r3, r3, #1
 8002406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002408:	f7ff fb28 	bl	8001a5c <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002410:	f7ff fb24 	bl	8001a5c <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e199      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002422:	4b1e      	ldr	r3, [pc, #120]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0308 	and.w	r3, r3, #8
 8002436:	2b00      	cmp	r3, #0
 8002438:	d038      	beq.n	80024ac <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d019      	beq.n	8002476 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002442:	4b16      	ldr	r3, [pc, #88]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002446:	4a15      	ldr	r2, [pc, #84]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002448:	f043 0301 	orr.w	r3, r3, #1
 800244c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800244e:	f7ff fb05 	bl	8001a5c <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002456:	f7ff fb01 	bl	8001a5c <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e176      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002468:	4b0c      	ldr	r3, [pc, #48]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800246a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800246c:	f003 0302 	and.w	r3, r3, #2
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0f0      	beq.n	8002456 <HAL_RCC_OscConfig+0x23a>
 8002474:	e01a      	b.n	80024ac <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002476:	4b09      	ldr	r3, [pc, #36]	; (800249c <HAL_RCC_OscConfig+0x280>)
 8002478:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800247a:	4a08      	ldr	r2, [pc, #32]	; (800249c <HAL_RCC_OscConfig+0x280>)
 800247c:	f023 0301 	bic.w	r3, r3, #1
 8002480:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002482:	f7ff faeb 	bl	8001a5c <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002488:	e00a      	b.n	80024a0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800248a:	f7ff fae7 	bl	8001a5c <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b02      	cmp	r3, #2
 8002496:	d903      	bls.n	80024a0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e15c      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
 800249c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024a0:	4b91      	ldr	r3, [pc, #580]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80024a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1ee      	bne.n	800248a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 80a4 	beq.w	8002602 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ba:	4b8b      	ldr	r3, [pc, #556]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10d      	bne.n	80024e2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	4b88      	ldr	r3, [pc, #544]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	4a87      	ldr	r2, [pc, #540]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80024cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024d0:	6413      	str	r3, [r2, #64]	; 0x40
 80024d2:	4b85      	ldr	r3, [pc, #532]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024de:	2301      	movs	r3, #1
 80024e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024e2:	4b82      	ldr	r3, [pc, #520]	; (80026ec <HAL_RCC_OscConfig+0x4d0>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d118      	bne.n	8002520 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024ee:	4b7f      	ldr	r3, [pc, #508]	; (80026ec <HAL_RCC_OscConfig+0x4d0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a7e      	ldr	r2, [pc, #504]	; (80026ec <HAL_RCC_OscConfig+0x4d0>)
 80024f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fa:	f7ff faaf 	bl	8001a5c <HAL_GetTick>
 80024fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002500:	e008      	b.n	8002514 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002502:	f7ff faab 	bl	8001a5c <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b64      	cmp	r3, #100	; 0x64
 800250e:	d901      	bls.n	8002514 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	e120      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002514:	4b75      	ldr	r3, [pc, #468]	; (80026ec <HAL_RCC_OscConfig+0x4d0>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800251c:	2b00      	cmp	r3, #0
 800251e:	d0f0      	beq.n	8002502 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d106      	bne.n	8002536 <HAL_RCC_OscConfig+0x31a>
 8002528:	4b6f      	ldr	r3, [pc, #444]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800252a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800252c:	4a6e      	ldr	r2, [pc, #440]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6713      	str	r3, [r2, #112]	; 0x70
 8002534:	e02d      	b.n	8002592 <HAL_RCC_OscConfig+0x376>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0x33c>
 800253e:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002540:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002542:	4a69      	ldr	r2, [pc, #420]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	6713      	str	r3, [r2, #112]	; 0x70
 800254a:	4b67      	ldr	r3, [pc, #412]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800254c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800254e:	4a66      	ldr	r2, [pc, #408]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002550:	f023 0304 	bic.w	r3, r3, #4
 8002554:	6713      	str	r3, [r2, #112]	; 0x70
 8002556:	e01c      	b.n	8002592 <HAL_RCC_OscConfig+0x376>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	2b05      	cmp	r3, #5
 800255e:	d10c      	bne.n	800257a <HAL_RCC_OscConfig+0x35e>
 8002560:	4b61      	ldr	r3, [pc, #388]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002564:	4a60      	ldr	r2, [pc, #384]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002566:	f043 0304 	orr.w	r3, r3, #4
 800256a:	6713      	str	r3, [r2, #112]	; 0x70
 800256c:	4b5e      	ldr	r3, [pc, #376]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800256e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002570:	4a5d      	ldr	r2, [pc, #372]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	6713      	str	r3, [r2, #112]	; 0x70
 8002578:	e00b      	b.n	8002592 <HAL_RCC_OscConfig+0x376>
 800257a:	4b5b      	ldr	r3, [pc, #364]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800257c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800257e:	4a5a      	ldr	r2, [pc, #360]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002580:	f023 0301 	bic.w	r3, r3, #1
 8002584:	6713      	str	r3, [r2, #112]	; 0x70
 8002586:	4b58      	ldr	r3, [pc, #352]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002588:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800258a:	4a57      	ldr	r2, [pc, #348]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800258c:	f023 0304 	bic.w	r3, r3, #4
 8002590:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d015      	beq.n	80025c6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800259a:	f7ff fa5f 	bl	8001a5c <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025a0:	e00a      	b.n	80025b8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a2:	f7ff fa5b 	bl	8001a5c <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e0ce      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b8:	4b4b      	ldr	r3, [pc, #300]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80025ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d0ee      	beq.n	80025a2 <HAL_RCC_OscConfig+0x386>
 80025c4:	e014      	b.n	80025f0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025c6:	f7ff fa49 	bl	8001a5c <HAL_GetTick>
 80025ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025cc:	e00a      	b.n	80025e4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ce:	f7ff fa45 	bl	8001a5c <HAL_GetTick>
 80025d2:	4602      	mov	r2, r0
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025dc:	4293      	cmp	r3, r2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e0b8      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e4:	4b40      	ldr	r3, [pc, #256]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80025e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d1ee      	bne.n	80025ce <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025f0:	7dfb      	ldrb	r3, [r7, #23]
 80025f2:	2b01      	cmp	r3, #1
 80025f4:	d105      	bne.n	8002602 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025f6:	4b3c      	ldr	r3, [pc, #240]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80025f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fa:	4a3b      	ldr	r2, [pc, #236]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80025fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002600:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	699b      	ldr	r3, [r3, #24]
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 80a4 	beq.w	8002754 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800260c:	4b36      	ldr	r3, [pc, #216]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f003 030c 	and.w	r3, r3, #12
 8002614:	2b08      	cmp	r3, #8
 8002616:	d06b      	beq.n	80026f0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	699b      	ldr	r3, [r3, #24]
 800261c:	2b02      	cmp	r3, #2
 800261e:	d149      	bne.n	80026b4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002620:	4b31      	ldr	r3, [pc, #196]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a30      	ldr	r2, [pc, #192]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800262a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7ff fa16 	bl	8001a5c <HAL_GetTick>
 8002630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002634:	f7ff fa12 	bl	8001a5c <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e087      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002646:	4b28      	ldr	r3, [pc, #160]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f0      	bne.n	8002634 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	69da      	ldr	r2, [r3, #28]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a1b      	ldr	r3, [r3, #32]
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002660:	019b      	lsls	r3, r3, #6
 8002662:	431a      	orrs	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002668:	085b      	lsrs	r3, r3, #1
 800266a:	3b01      	subs	r3, #1
 800266c:	041b      	lsls	r3, r3, #16
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002674:	061b      	lsls	r3, r3, #24
 8002676:	4313      	orrs	r3, r2
 8002678:	4a1b      	ldr	r2, [pc, #108]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800267a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800267e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002680:	4b19      	ldr	r3, [pc, #100]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a18      	ldr	r2, [pc, #96]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 8002686:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800268a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7ff f9e6 	bl	8001a5c <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002694:	f7ff f9e2 	bl	8001a5c <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e057      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x478>
 80026b2:	e04f      	b.n	8002754 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b4:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a0b      	ldr	r2, [pc, #44]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80026ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f7ff f9cc 	bl	8001a5c <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026c6:	e008      	b.n	80026da <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026c8:	f7ff f9c8 	bl	8001a5c <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e03d      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026da:	4b03      	ldr	r3, [pc, #12]	; (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1f0      	bne.n	80026c8 <HAL_RCC_OscConfig+0x4ac>
 80026e6:	e035      	b.n	8002754 <HAL_RCC_OscConfig+0x538>
 80026e8:	40023800 	.word	0x40023800
 80026ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80026f0:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <HAL_RCC_OscConfig+0x544>)
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d028      	beq.n	8002750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002708:	429a      	cmp	r2, r3
 800270a:	d121      	bne.n	8002750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002716:	429a      	cmp	r2, r3
 8002718:	d11a      	bne.n	8002750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002720:	4013      	ands	r3, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002726:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002728:	4293      	cmp	r3, r2
 800272a:	d111      	bne.n	8002750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002736:	085b      	lsrs	r3, r3, #1
 8002738:	3b01      	subs	r3, #1
 800273a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800273c:	429a      	cmp	r2, r3
 800273e:	d107      	bne.n	8002750 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e000      	b.n	8002756 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	40023800 	.word	0x40023800

08002764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800276e:	2300      	movs	r3, #0
 8002770:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0d0      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800277c:	4b6a      	ldr	r3, [pc, #424]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	683a      	ldr	r2, [r7, #0]
 8002786:	429a      	cmp	r2, r3
 8002788:	d910      	bls.n	80027ac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800278a:	4b67      	ldr	r3, [pc, #412]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f023 020f 	bic.w	r2, r3, #15
 8002792:	4965      	ldr	r1, [pc, #404]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	4313      	orrs	r3, r2
 8002798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800279a:	4b63      	ldr	r3, [pc, #396]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	683a      	ldr	r2, [r7, #0]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	d001      	beq.n	80027ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027a8:	2301      	movs	r3, #1
 80027aa:	e0b8      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0302 	and.w	r3, r3, #2
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d020      	beq.n	80027fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d005      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027c4:	4b59      	ldr	r3, [pc, #356]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	4a58      	ldr	r2, [pc, #352]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80027ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0308 	and.w	r3, r3, #8
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027dc:	4b53      	ldr	r3, [pc, #332]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	4a52      	ldr	r2, [pc, #328]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80027e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80027e6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e8:	4b50      	ldr	r3, [pc, #320]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	494d      	ldr	r1, [pc, #308]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	2b00      	cmp	r3, #0
 8002804:	d040      	beq.n	8002888 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d107      	bne.n	800281e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800280e:	4b47      	ldr	r3, [pc, #284]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002816:	2b00      	cmp	r3, #0
 8002818:	d115      	bne.n	8002846 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e07f      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	2b02      	cmp	r3, #2
 8002824:	d107      	bne.n	8002836 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002826:	4b41      	ldr	r3, [pc, #260]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800282e:	2b00      	cmp	r3, #0
 8002830:	d109      	bne.n	8002846 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e073      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002836:	4b3d      	ldr	r3, [pc, #244]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0302 	and.w	r3, r3, #2
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e06b      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002846:	4b39      	ldr	r3, [pc, #228]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f023 0203 	bic.w	r2, r3, #3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	4936      	ldr	r1, [pc, #216]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 8002854:	4313      	orrs	r3, r2
 8002856:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002858:	f7ff f900 	bl	8001a5c <HAL_GetTick>
 800285c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800285e:	e00a      	b.n	8002876 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002860:	f7ff f8fc 	bl	8001a5c <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	f241 3288 	movw	r2, #5000	; 0x1388
 800286e:	4293      	cmp	r3, r2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e053      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002876:	4b2d      	ldr	r3, [pc, #180]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 8002878:	689b      	ldr	r3, [r3, #8]
 800287a:	f003 020c 	and.w	r2, r3, #12
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	429a      	cmp	r2, r3
 8002886:	d1eb      	bne.n	8002860 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002888:	4b27      	ldr	r3, [pc, #156]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 030f 	and.w	r3, r3, #15
 8002890:	683a      	ldr	r2, [r7, #0]
 8002892:	429a      	cmp	r2, r3
 8002894:	d210      	bcs.n	80028b8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002896:	4b24      	ldr	r3, [pc, #144]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f023 020f 	bic.w	r2, r3, #15
 800289e:	4922      	ldr	r1, [pc, #136]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028a6:	4b20      	ldr	r3, [pc, #128]	; (8002928 <HAL_RCC_ClockConfig+0x1c4>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	683a      	ldr	r2, [r7, #0]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e032      	b.n	800291e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0304 	and.w	r3, r3, #4
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d008      	beq.n	80028d6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028c4:	4b19      	ldr	r3, [pc, #100]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	4916      	ldr	r1, [pc, #88]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 0308 	and.w	r3, r3, #8
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d009      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028e2:	4b12      	ldr	r3, [pc, #72]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	490e      	ldr	r1, [pc, #56]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028f6:	f000 f821 	bl	800293c <HAL_RCC_GetSysClockFreq>
 80028fa:	4602      	mov	r2, r0
 80028fc:	4b0b      	ldr	r3, [pc, #44]	; (800292c <HAL_RCC_ClockConfig+0x1c8>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	091b      	lsrs	r3, r3, #4
 8002902:	f003 030f 	and.w	r3, r3, #15
 8002906:	490a      	ldr	r1, [pc, #40]	; (8002930 <HAL_RCC_ClockConfig+0x1cc>)
 8002908:	5ccb      	ldrb	r3, [r1, r3]
 800290a:	fa22 f303 	lsr.w	r3, r2, r3
 800290e:	4a09      	ldr	r2, [pc, #36]	; (8002934 <HAL_RCC_ClockConfig+0x1d0>)
 8002910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002912:	4b09      	ldr	r3, [pc, #36]	; (8002938 <HAL_RCC_ClockConfig+0x1d4>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff f85c 	bl	80019d4 <HAL_InitTick>

  return HAL_OK;
 800291c:	2300      	movs	r3, #0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	40023c00 	.word	0x40023c00
 800292c:	40023800 	.word	0x40023800
 8002930:	08007e64 	.word	0x08007e64
 8002934:	20000008 	.word	0x20000008
 8002938:	2000000c 	.word	0x2000000c

0800293c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800293c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002940:	b090      	sub	sp, #64	; 0x40
 8002942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	637b      	str	r3, [r7, #52]	; 0x34
 8002948:	2300      	movs	r3, #0
 800294a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800294c:	2300      	movs	r3, #0
 800294e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002950:	2300      	movs	r3, #0
 8002952:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002954:	4b59      	ldr	r3, [pc, #356]	; (8002abc <HAL_RCC_GetSysClockFreq+0x180>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	f003 030c 	and.w	r3, r3, #12
 800295c:	2b08      	cmp	r3, #8
 800295e:	d00d      	beq.n	800297c <HAL_RCC_GetSysClockFreq+0x40>
 8002960:	2b08      	cmp	r3, #8
 8002962:	f200 80a1 	bhi.w	8002aa8 <HAL_RCC_GetSysClockFreq+0x16c>
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <HAL_RCC_GetSysClockFreq+0x34>
 800296a:	2b04      	cmp	r3, #4
 800296c:	d003      	beq.n	8002976 <HAL_RCC_GetSysClockFreq+0x3a>
 800296e:	e09b      	b.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002970:	4b53      	ldr	r3, [pc, #332]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002972:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002974:	e09b      	b.n	8002aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002976:	4b53      	ldr	r3, [pc, #332]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 8002978:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800297a:	e098      	b.n	8002aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800297c:	4b4f      	ldr	r3, [pc, #316]	; (8002abc <HAL_RCC_GetSysClockFreq+0x180>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002984:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002986:	4b4d      	ldr	r3, [pc, #308]	; (8002abc <HAL_RCC_GetSysClockFreq+0x180>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d028      	beq.n	80029e4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002992:	4b4a      	ldr	r3, [pc, #296]	; (8002abc <HAL_RCC_GetSysClockFreq+0x180>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	099b      	lsrs	r3, r3, #6
 8002998:	2200      	movs	r2, #0
 800299a:	623b      	str	r3, [r7, #32]
 800299c:	627a      	str	r2, [r7, #36]	; 0x24
 800299e:	6a3b      	ldr	r3, [r7, #32]
 80029a0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029a4:	2100      	movs	r1, #0
 80029a6:	4b47      	ldr	r3, [pc, #284]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 80029a8:	fb03 f201 	mul.w	r2, r3, r1
 80029ac:	2300      	movs	r3, #0
 80029ae:	fb00 f303 	mul.w	r3, r0, r3
 80029b2:	4413      	add	r3, r2
 80029b4:	4a43      	ldr	r2, [pc, #268]	; (8002ac4 <HAL_RCC_GetSysClockFreq+0x188>)
 80029b6:	fba0 1202 	umull	r1, r2, r0, r2
 80029ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 80029bc:	460a      	mov	r2, r1
 80029be:	62ba      	str	r2, [r7, #40]	; 0x28
 80029c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029c2:	4413      	add	r3, r2
 80029c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80029c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029c8:	2200      	movs	r2, #0
 80029ca:	61bb      	str	r3, [r7, #24]
 80029cc:	61fa      	str	r2, [r7, #28]
 80029ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029d2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80029d6:	f7fd fc6b 	bl	80002b0 <__aeabi_uldivmod>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4613      	mov	r3, r2
 80029e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80029e2:	e053      	b.n	8002a8c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029e4:	4b35      	ldr	r3, [pc, #212]	; (8002abc <HAL_RCC_GetSysClockFreq+0x180>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	099b      	lsrs	r3, r3, #6
 80029ea:	2200      	movs	r2, #0
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	617a      	str	r2, [r7, #20]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80029f6:	f04f 0b00 	mov.w	fp, #0
 80029fa:	4652      	mov	r2, sl
 80029fc:	465b      	mov	r3, fp
 80029fe:	f04f 0000 	mov.w	r0, #0
 8002a02:	f04f 0100 	mov.w	r1, #0
 8002a06:	0159      	lsls	r1, r3, #5
 8002a08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a0c:	0150      	lsls	r0, r2, #5
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	ebb2 080a 	subs.w	r8, r2, sl
 8002a16:	eb63 090b 	sbc.w	r9, r3, fp
 8002a1a:	f04f 0200 	mov.w	r2, #0
 8002a1e:	f04f 0300 	mov.w	r3, #0
 8002a22:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002a26:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002a2a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002a2e:	ebb2 0408 	subs.w	r4, r2, r8
 8002a32:	eb63 0509 	sbc.w	r5, r3, r9
 8002a36:	f04f 0200 	mov.w	r2, #0
 8002a3a:	f04f 0300 	mov.w	r3, #0
 8002a3e:	00eb      	lsls	r3, r5, #3
 8002a40:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a44:	00e2      	lsls	r2, r4, #3
 8002a46:	4614      	mov	r4, r2
 8002a48:	461d      	mov	r5, r3
 8002a4a:	eb14 030a 	adds.w	r3, r4, sl
 8002a4e:	603b      	str	r3, [r7, #0]
 8002a50:	eb45 030b 	adc.w	r3, r5, fp
 8002a54:	607b      	str	r3, [r7, #4]
 8002a56:	f04f 0200 	mov.w	r2, #0
 8002a5a:	f04f 0300 	mov.w	r3, #0
 8002a5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a62:	4629      	mov	r1, r5
 8002a64:	028b      	lsls	r3, r1, #10
 8002a66:	4621      	mov	r1, r4
 8002a68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a6c:	4621      	mov	r1, r4
 8002a6e:	028a      	lsls	r2, r1, #10
 8002a70:	4610      	mov	r0, r2
 8002a72:	4619      	mov	r1, r3
 8002a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a76:	2200      	movs	r2, #0
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	60fa      	str	r2, [r7, #12]
 8002a7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a80:	f7fd fc16 	bl	80002b0 <__aeabi_uldivmod>
 8002a84:	4602      	mov	r2, r0
 8002a86:	460b      	mov	r3, r1
 8002a88:	4613      	mov	r3, r2
 8002a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <HAL_RCC_GetSysClockFreq+0x180>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	0c1b      	lsrs	r3, r3, #16
 8002a92:	f003 0303 	and.w	r3, r3, #3
 8002a96:	3301      	adds	r3, #1
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8002a9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002aa6:	e002      	b.n	8002aae <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002aa8:	4b05      	ldr	r3, [pc, #20]	; (8002ac0 <HAL_RCC_GetSysClockFreq+0x184>)
 8002aaa:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002aac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3740      	adds	r7, #64	; 0x40
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aba:	bf00      	nop
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	00f42400 	.word	0x00f42400
 8002ac4:	017d7840 	.word	0x017d7840

08002ac8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002acc:	4b03      	ldr	r3, [pc, #12]	; (8002adc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ace:	681b      	ldr	r3, [r3, #0]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	20000008 	.word	0x20000008

08002ae0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002ae4:	f7ff fff0 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002ae8:	4602      	mov	r2, r0
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	0a9b      	lsrs	r3, r3, #10
 8002af0:	f003 0307 	and.w	r3, r3, #7
 8002af4:	4903      	ldr	r1, [pc, #12]	; (8002b04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002af6:	5ccb      	ldrb	r3, [r1, r3]
 8002af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	40023800 	.word	0x40023800
 8002b04:	08007e74 	.word	0x08007e74

08002b08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b0c:	f7ff ffdc 	bl	8002ac8 <HAL_RCC_GetHCLKFreq>
 8002b10:	4602      	mov	r2, r0
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	0b5b      	lsrs	r3, r3, #13
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	4903      	ldr	r1, [pc, #12]	; (8002b2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b1e:	5ccb      	ldrb	r3, [r1, r3]
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	08007e74 	.word	0x08007e74

08002b30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002b44:	2300      	movs	r3, #0
 8002b46:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d012      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002b58:	4b69      	ldr	r3, [pc, #420]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	4a68      	ldr	r2, [pc, #416]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b62:	6093      	str	r3, [r2, #8]
 8002b64:	4b66      	ldr	r3, [pc, #408]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b6c:	4964      	ldr	r1, [pc, #400]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d101      	bne.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d017      	beq.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b8a:	4b5d      	ldr	r3, [pc, #372]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b90:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b98:	4959      	ldr	r1, [pc, #356]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ba4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ba8:	d101      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002baa:	2301      	movs	r3, #1
 8002bac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d101      	bne.n	8002bba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d017      	beq.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002bc6:	4b4e      	ldr	r3, [pc, #312]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bcc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd4:	494a      	ldr	r1, [pc, #296]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bd6:	4313      	orrs	r3, r2
 8002bd8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002be4:	d101      	bne.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002be6:	2301      	movs	r3, #1
 8002be8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d101      	bne.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002c02:	2301      	movs	r3, #1
 8002c04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0320 	and.w	r3, r3, #32
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 808b 	beq.w	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c14:	4b3a      	ldr	r3, [pc, #232]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c18:	4a39      	ldr	r2, [pc, #228]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c1e:	6413      	str	r3, [r2, #64]	; 0x40
 8002c20:	4b37      	ldr	r3, [pc, #220]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c28:	60bb      	str	r3, [r7, #8]
 8002c2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002c2c:	4b35      	ldr	r3, [pc, #212]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a34      	ldr	r2, [pc, #208]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c38:	f7fe ff10 	bl	8001a5c <HAL_GetTick>
 8002c3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c40:	f7fe ff0c 	bl	8001a5c <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b64      	cmp	r3, #100	; 0x64
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e357      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002c52:	4b2c      	ldr	r3, [pc, #176]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d0f0      	beq.n	8002c40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c5e:	4b28      	ldr	r3, [pc, #160]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c68:	693b      	ldr	r3, [r7, #16]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d035      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	d02e      	beq.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c7c:	4b20      	ldr	r3, [pc, #128]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c86:	4b1e      	ldr	r3, [pc, #120]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c8a:	4a1d      	ldr	r2, [pc, #116]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c90:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c92:	4b1b      	ldr	r3, [pc, #108]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c96:	4a1a      	ldr	r2, [pc, #104]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002c9e:	4a18      	ldr	r2, [pc, #96]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ca4:	4b16      	ldr	r3, [pc, #88]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d114      	bne.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cb0:	f7fe fed4 	bl	8001a5c <HAL_GetTick>
 8002cb4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cb6:	e00a      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb8:	f7fe fed0 	bl	8001a5c <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d901      	bls.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002cca:	2303      	movs	r3, #3
 8002ccc:	e319      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cce:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cd2:	f003 0302 	and.w	r3, r3, #2
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d0ee      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ce6:	d111      	bne.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002ce8:	4b05      	ldr	r3, [pc, #20]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cea:	689b      	ldr	r3, [r3, #8]
 8002cec:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cf4:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002cf6:	400b      	ands	r3, r1
 8002cf8:	4901      	ldr	r1, [pc, #4]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	608b      	str	r3, [r1, #8]
 8002cfe:	e00b      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002d00:	40023800 	.word	0x40023800
 8002d04:	40007000 	.word	0x40007000
 8002d08:	0ffffcff 	.word	0x0ffffcff
 8002d0c:	4baa      	ldr	r3, [pc, #680]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	4aa9      	ldr	r2, [pc, #676]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d12:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002d16:	6093      	str	r3, [r2, #8]
 8002d18:	4ba7      	ldr	r3, [pc, #668]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d1a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d24:	49a4      	ldr	r1, [pc, #656]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0310 	and.w	r3, r3, #16
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d010      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002d36:	4ba0      	ldr	r3, [pc, #640]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d3c:	4a9e      	ldr	r2, [pc, #632]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d42:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002d46:	4b9c      	ldr	r3, [pc, #624]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d48:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	4999      	ldr	r1, [pc, #612]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d00a      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d64:	4b94      	ldr	r3, [pc, #592]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d6a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d72:	4991      	ldr	r1, [pc, #580]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00a      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d86:	4b8c      	ldr	r3, [pc, #560]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d8c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d94:	4988      	ldr	r1, [pc, #544]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00a      	beq.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002da8:	4b83      	ldr	r3, [pc, #524]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002db6:	4980      	ldr	r1, [pc, #512]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00a      	beq.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002dca:	4b7b      	ldr	r3, [pc, #492]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dd0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd8:	4977      	ldr	r1, [pc, #476]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00a      	beq.n	8002e02 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dec:	4b72      	ldr	r3, [pc, #456]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df2:	f023 0203 	bic.w	r2, r3, #3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	496f      	ldr	r1, [pc, #444]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00a      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e0e:	4b6a      	ldr	r3, [pc, #424]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e14:	f023 020c 	bic.w	r2, r3, #12
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e1c:	4966      	ldr	r1, [pc, #408]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00a      	beq.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e30:	4b61      	ldr	r3, [pc, #388]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e36:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e3e:	495e      	ldr	r1, [pc, #376]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00a      	beq.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e52:	4b59      	ldr	r3, [pc, #356]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e58:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e60:	4955      	ldr	r1, [pc, #340]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d00a      	beq.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e74:	4b50      	ldr	r3, [pc, #320]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e7a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e82:	494d      	ldr	r1, [pc, #308]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d00a      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002e96:	4b48      	ldr	r3, [pc, #288]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ea4:	4944      	ldr	r1, [pc, #272]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00a      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002eb8:	4b3f      	ldr	r3, [pc, #252]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ebe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec6:	493c      	ldr	r1, [pc, #240]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002eda:	4b37      	ldr	r3, [pc, #220]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002edc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ee0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee8:	4933      	ldr	r1, [pc, #204]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00a      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002efc:	4b2e      	ldr	r3, [pc, #184]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f02:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002f0a:	492b      	ldr	r1, [pc, #172]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d011      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002f1e:	4b26      	ldr	r3, [pc, #152]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f24:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f2c:	4922      	ldr	r1, [pc, #136]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f3c:	d101      	bne.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d00a      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f5e:	4b16      	ldr	r3, [pc, #88]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f64:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f6c:	4912      	ldr	r1, [pc, #72]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00b      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f80:	4b0d      	ldr	r3, [pc, #52]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f86:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f90:	4909      	ldr	r1, [pc, #36]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d006      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 80d9 	beq.w	800315e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002fac:	4b02      	ldr	r3, [pc, #8]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a01      	ldr	r2, [pc, #4]	; (8002fb8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002fb2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002fb6:	e001      	b.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002fb8:	40023800 	.word	0x40023800
 8002fbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fbe:	f7fe fd4d 	bl	8001a5c <HAL_GetTick>
 8002fc2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fc6:	f7fe fd49 	bl	8001a5c <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b64      	cmp	r3, #100	; 0x64
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e194      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002fd8:	4b6c      	ldr	r3, [pc, #432]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1f0      	bne.n	8002fc6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d021      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d11d      	bne.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ff8:	4b64      	ldr	r3, [pc, #400]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ffa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ffe:	0c1b      	lsrs	r3, r3, #16
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003006:	4b61      	ldr	r3, [pc, #388]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003008:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800300c:	0e1b      	lsrs	r3, r3, #24
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	019a      	lsls	r2, r3, #6
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	041b      	lsls	r3, r3, #16
 800301e:	431a      	orrs	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	061b      	lsls	r3, r3, #24
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	071b      	lsls	r3, r3, #28
 800302c:	4957      	ldr	r1, [pc, #348]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800302e:	4313      	orrs	r3, r2
 8003030:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d004      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003044:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003048:	d00a      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003052:	2b00      	cmp	r3, #0
 8003054:	d02e      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800305e:	d129      	bne.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003060:	4b4a      	ldr	r3, [pc, #296]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003062:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003066:	0c1b      	lsrs	r3, r3, #16
 8003068:	f003 0303 	and.w	r3, r3, #3
 800306c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800306e:	4b47      	ldr	r3, [pc, #284]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003070:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003074:	0f1b      	lsrs	r3, r3, #28
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	019a      	lsls	r2, r3, #6
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	041b      	lsls	r3, r3, #16
 8003086:	431a      	orrs	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	061b      	lsls	r3, r3, #24
 800308e:	431a      	orrs	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	071b      	lsls	r3, r3, #28
 8003094:	493d      	ldr	r1, [pc, #244]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003096:	4313      	orrs	r3, r2
 8003098:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800309c:	4b3b      	ldr	r3, [pc, #236]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800309e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80030a2:	f023 021f 	bic.w	r2, r3, #31
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030aa:	3b01      	subs	r3, #1
 80030ac:	4937      	ldr	r1, [pc, #220]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030ae:	4313      	orrs	r3, r2
 80030b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d01d      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80030c0:	4b32      	ldr	r3, [pc, #200]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030c6:	0e1b      	lsrs	r3, r3, #24
 80030c8:	f003 030f 	and.w	r3, r3, #15
 80030cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030ce:	4b2f      	ldr	r3, [pc, #188]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80030d4:	0f1b      	lsrs	r3, r3, #28
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	019a      	lsls	r2, r3, #6
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	041b      	lsls	r3, r3, #16
 80030e8:	431a      	orrs	r2, r3
 80030ea:	693b      	ldr	r3, [r7, #16]
 80030ec:	061b      	lsls	r3, r3, #24
 80030ee:	431a      	orrs	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	071b      	lsls	r3, r3, #28
 80030f4:	4925      	ldr	r1, [pc, #148]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d011      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	019a      	lsls	r2, r3, #6
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	691b      	ldr	r3, [r3, #16]
 8003112:	041b      	lsls	r3, r3, #16
 8003114:	431a      	orrs	r2, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	061b      	lsls	r3, r3, #24
 800311c:	431a      	orrs	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	071b      	lsls	r3, r3, #28
 8003124:	4919      	ldr	r1, [pc, #100]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003126:	4313      	orrs	r3, r2
 8003128:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800312c:	4b17      	ldr	r3, [pc, #92]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a16      	ldr	r2, [pc, #88]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003132:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003136:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003138:	f7fe fc90 	bl	8001a5c <HAL_GetTick>
 800313c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800313e:	e008      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003140:	f7fe fc8c 	bl	8001a5c <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b64      	cmp	r3, #100	; 0x64
 800314c:	d901      	bls.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e0d7      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003152:	4b0e      	ldr	r3, [pc, #56]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d0f0      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	2b01      	cmp	r3, #1
 8003162:	f040 80cd 	bne.w	8003300 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003166:	4b09      	ldr	r3, [pc, #36]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a08      	ldr	r2, [pc, #32]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800316c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003170:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003172:	f7fe fc73 	bl	8001a5c <HAL_GetTick>
 8003176:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003178:	e00a      	b.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800317a:	f7fe fc6f 	bl	8001a5c <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b64      	cmp	r3, #100	; 0x64
 8003186:	d903      	bls.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e0ba      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800318c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003190:	4b5e      	ldr	r3, [pc, #376]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800319c:	d0ed      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d003      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d009      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d02e      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d12a      	bne.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031c6:	4b51      	ldr	r3, [pc, #324]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031cc:	0c1b      	lsrs	r3, r3, #16
 80031ce:	f003 0303 	and.w	r3, r3, #3
 80031d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80031d4:	4b4d      	ldr	r3, [pc, #308]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031da:	0f1b      	lsrs	r3, r3, #28
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	019a      	lsls	r2, r3, #6
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	041b      	lsls	r3, r3, #16
 80031ec:	431a      	orrs	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	699b      	ldr	r3, [r3, #24]
 80031f2:	061b      	lsls	r3, r3, #24
 80031f4:	431a      	orrs	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	071b      	lsls	r3, r3, #28
 80031fa:	4944      	ldr	r1, [pc, #272]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80031fc:	4313      	orrs	r3, r2
 80031fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003202:	4b42      	ldr	r3, [pc, #264]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003204:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003208:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003210:	3b01      	subs	r3, #1
 8003212:	021b      	lsls	r3, r3, #8
 8003214:	493d      	ldr	r1, [pc, #244]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003216:	4313      	orrs	r3, r2
 8003218:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d022      	beq.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800322c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003230:	d11d      	bne.n	800326e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003232:	4b36      	ldr	r3, [pc, #216]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003238:	0e1b      	lsrs	r3, r3, #24
 800323a:	f003 030f 	and.w	r3, r3, #15
 800323e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003240:	4b32      	ldr	r3, [pc, #200]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003246:	0f1b      	lsrs	r3, r3, #28
 8003248:	f003 0307 	and.w	r3, r3, #7
 800324c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	019a      	lsls	r2, r3, #6
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a1b      	ldr	r3, [r3, #32]
 8003258:	041b      	lsls	r3, r3, #16
 800325a:	431a      	orrs	r2, r3
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	061b      	lsls	r3, r3, #24
 8003260:	431a      	orrs	r2, r3
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	071b      	lsls	r3, r3, #28
 8003266:	4929      	ldr	r1, [pc, #164]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003268:	4313      	orrs	r3, r2
 800326a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0308 	and.w	r3, r3, #8
 8003276:	2b00      	cmp	r3, #0
 8003278:	d028      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800327a:	4b24      	ldr	r3, [pc, #144]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800327c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003280:	0e1b      	lsrs	r3, r3, #24
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003288:	4b20      	ldr	r3, [pc, #128]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328e:	0c1b      	lsrs	r3, r3, #16
 8003290:	f003 0303 	and.w	r3, r3, #3
 8003294:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	019a      	lsls	r2, r3, #6
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	041b      	lsls	r3, r3, #16
 80032a0:	431a      	orrs	r2, r3
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	061b      	lsls	r3, r3, #24
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	071b      	lsls	r3, r3, #28
 80032ae:	4917      	ldr	r1, [pc, #92]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032b0:	4313      	orrs	r3, r2
 80032b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032b6:	4b15      	ldr	r3, [pc, #84]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032bc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c4:	4911      	ldr	r1, [pc, #68]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80032cc:	4b0f      	ldr	r3, [pc, #60]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a0e      	ldr	r2, [pc, #56]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032d8:	f7fe fbc0 	bl	8001a5c <HAL_GetTick>
 80032dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032de:	e008      	b.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80032e0:	f7fe fbbc 	bl	8001a5c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b64      	cmp	r3, #100	; 0x64
 80032ec:	d901      	bls.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e007      	b.n	8003302 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80032f2:	4b06      	ldr	r3, [pc, #24]	; (800330c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032fe:	d1ef      	bne.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003300:	2300      	movs	r3, #0
}
 8003302:	4618      	mov	r0, r3
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	40023800 	.word	0x40023800

08003310 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d101      	bne.n	8003322 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e040      	b.n	80033a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003326:	2b00      	cmp	r3, #0
 8003328:	d106      	bne.n	8003338 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003332:	6878      	ldr	r0, [r7, #4]
 8003334:	f7fe fa8e 	bl	8001854 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2224      	movs	r2, #36	; 0x24
 800333c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 0201 	bic.w	r2, r2, #1
 800334c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 fbf0 	bl	8003b34 <UART_SetConfig>
 8003354:	4603      	mov	r3, r0
 8003356:	2b01      	cmp	r3, #1
 8003358:	d101      	bne.n	800335e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e022      	b.n	80033a4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003362:	2b00      	cmp	r3, #0
 8003364:	d002      	beq.n	800336c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f000 fe48 	bl	8003ffc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800337a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689a      	ldr	r2, [r3, #8]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800338a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f042 0201 	orr.w	r2, r2, #1
 800339a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 fecf 	bl	8004140 <UART_CheckIdleState>
 80033a2:	4603      	mov	r3, r0
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}

080033ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08a      	sub	sp, #40	; 0x28
 80033b0:	af02      	add	r7, sp, #8
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	603b      	str	r3, [r7, #0]
 80033b8:	4613      	mov	r3, r2
 80033ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80033c0:	2b20      	cmp	r3, #32
 80033c2:	d171      	bne.n	80034a8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <HAL_UART_Transmit+0x24>
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d101      	bne.n	80033d4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e06a      	b.n	80034aa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2200      	movs	r2, #0
 80033d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2221      	movs	r2, #33	; 0x21
 80033e0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033e2:	f7fe fb3b 	bl	8001a5c <HAL_GetTick>
 80033e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	88fa      	ldrh	r2, [r7, #6]
 80033ec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	88fa      	ldrh	r2, [r7, #6]
 80033f4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003400:	d108      	bne.n	8003414 <HAL_UART_Transmit+0x68>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d104      	bne.n	8003414 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	61bb      	str	r3, [r7, #24]
 8003412:	e003      	b.n	800341c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800341c:	e02c      	b.n	8003478 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2200      	movs	r2, #0
 8003426:	2180      	movs	r1, #128	; 0x80
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 fec0 	bl	80041ae <UART_WaitOnFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e038      	b.n	80034aa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10b      	bne.n	8003456 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800344c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	3302      	adds	r3, #2
 8003452:	61bb      	str	r3, [r7, #24]
 8003454:	e007      	b.n	8003466 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	781a      	ldrb	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	3301      	adds	r3, #1
 8003464:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800346c:	b29b      	uxth	r3, r3
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800347e:	b29b      	uxth	r3, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1cc      	bne.n	800341e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	2200      	movs	r2, #0
 800348c:	2140      	movs	r1, #64	; 0x40
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 fe8d 	bl	80041ae <UART_WaitOnFlagUntilTimeout>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e005      	b.n	80034aa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2220      	movs	r2, #32
 80034a2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80034a4:	2300      	movs	r3, #0
 80034a6:	e000      	b.n	80034aa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80034a8:	2302      	movs	r3, #2
  }
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3720      	adds	r7, #32
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b08a      	sub	sp, #40	; 0x28
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	60f8      	str	r0, [r7, #12]
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	4613      	mov	r3, r2
 80034be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80034c6:	2b20      	cmp	r3, #32
 80034c8:	d132      	bne.n	8003530 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d002      	beq.n	80034d6 <HAL_UART_Receive_IT+0x24>
 80034d0:	88fb      	ldrh	r3, [r7, #6]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e02b      	b.n	8003532 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d018      	beq.n	8003520 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	e853 3f00 	ldrex	r3, [r3]
 80034fa:	613b      	str	r3, [r7, #16]
   return(result);
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003502:	627b      	str	r3, [r7, #36]	; 0x24
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	461a      	mov	r2, r3
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	623b      	str	r3, [r7, #32]
 800350e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003510:	69f9      	ldr	r1, [r7, #28]
 8003512:	6a3a      	ldr	r2, [r7, #32]
 8003514:	e841 2300 	strex	r3, r2, [r1]
 8003518:	61bb      	str	r3, [r7, #24]
   return(result);
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d1e6      	bne.n	80034ee <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003520:	88fb      	ldrh	r3, [r7, #6]
 8003522:	461a      	mov	r2, r3
 8003524:	68b9      	ldr	r1, [r7, #8]
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 ff08 	bl	800433c <UART_Start_Receive_IT>
 800352c:	4603      	mov	r3, r0
 800352e:	e000      	b.n	8003532 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8003530:	2302      	movs	r3, #2
  }
}
 8003532:	4618      	mov	r0, r3
 8003534:	3728      	adds	r7, #40	; 0x28
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b0ba      	sub	sp, #232	; 0xe8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003562:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003566:	f640 030f 	movw	r3, #2063	; 0x80f
 800356a:	4013      	ands	r3, r2
 800356c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003570:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003574:	2b00      	cmp	r3, #0
 8003576:	d115      	bne.n	80035a4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00f      	beq.n	80035a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003588:	f003 0320 	and.w	r3, r3, #32
 800358c:	2b00      	cmp	r3, #0
 800358e:	d009      	beq.n	80035a4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 8297 	beq.w	8003ac8 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	4798      	blx	r3
      }
      return;
 80035a2:	e291      	b.n	8003ac8 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80035a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 8117 	beq.w	80037dc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80035ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d106      	bne.n	80035c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80035ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80035be:	4b85      	ldr	r3, [pc, #532]	; (80037d4 <HAL_UART_IRQHandler+0x298>)
 80035c0:	4013      	ands	r3, r2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f000 810a 	beq.w	80037dc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80035c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d011      	beq.n	80035f8 <HAL_UART_IRQHandler+0xbc>
 80035d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d00b      	beq.n	80035f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2201      	movs	r2, #1
 80035e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035ee:	f043 0201 	orr.w	r2, r3, #1
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d011      	beq.n	8003628 <HAL_UART_IRQHandler+0xec>
 8003604:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00b      	beq.n	8003628 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2202      	movs	r2, #2
 8003616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800361e:	f043 0204 	orr.w	r2, r3, #4
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800362c:	f003 0304 	and.w	r3, r3, #4
 8003630:	2b00      	cmp	r3, #0
 8003632:	d011      	beq.n	8003658 <HAL_UART_IRQHandler+0x11c>
 8003634:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003638:	f003 0301 	and.w	r3, r3, #1
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00b      	beq.n	8003658 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2204      	movs	r2, #4
 8003646:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800364e:	f043 0202 	orr.w	r2, r3, #2
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800365c:	f003 0308 	and.w	r3, r3, #8
 8003660:	2b00      	cmp	r3, #0
 8003662:	d017      	beq.n	8003694 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003668:	f003 0320 	and.w	r3, r3, #32
 800366c:	2b00      	cmp	r3, #0
 800366e:	d105      	bne.n	800367c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003674:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00b      	beq.n	8003694 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2208      	movs	r2, #8
 8003682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800368a:	f043 0208 	orr.w	r2, r3, #8
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003698:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800369c:	2b00      	cmp	r3, #0
 800369e:	d012      	beq.n	80036c6 <HAL_UART_IRQHandler+0x18a>
 80036a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00c      	beq.n	80036c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036bc:	f043 0220 	orr.w	r2, r3, #32
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 81fd 	beq.w	8003acc <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80036d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036d6:	f003 0320 	and.w	r3, r3, #32
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00d      	beq.n	80036fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80036de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036e2:	f003 0320 	and.w	r3, r3, #32
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d007      	beq.n	80036fa <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d003      	beq.n	80036fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003700:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800370e:	2b40      	cmp	r3, #64	; 0x40
 8003710:	d005      	beq.n	800371e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003712:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003716:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800371a:	2b00      	cmp	r3, #0
 800371c:	d04f      	beq.n	80037be <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f000 fed2 	bl	80044c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800372e:	2b40      	cmp	r3, #64	; 0x40
 8003730:	d141      	bne.n	80037b6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	3308      	adds	r3, #8
 8003738:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003740:	e853 3f00 	ldrex	r3, [r3]
 8003744:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003748:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800374c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003750:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	3308      	adds	r3, #8
 800375a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800375e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003762:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003766:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800376a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800376e:	e841 2300 	strex	r3, r2, [r1]
 8003772:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003776:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1d9      	bne.n	8003732 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003782:	2b00      	cmp	r3, #0
 8003784:	d013      	beq.n	80037ae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800378a:	4a13      	ldr	r2, [pc, #76]	; (80037d8 <HAL_UART_IRQHandler+0x29c>)
 800378c:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003792:	4618      	mov	r0, r3
 8003794:	f7fe faef 	bl	8001d76 <HAL_DMA_Abort_IT>
 8003798:	4603      	mov	r3, r0
 800379a:	2b00      	cmp	r3, #0
 800379c:	d017      	beq.n	80037ce <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80037a8:	4610      	mov	r0, r2
 80037aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ac:	e00f      	b.n	80037ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 f9aa 	bl	8003b08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037b4:	e00b      	b.n	80037ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f9a6 	bl	8003b08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037bc:	e007      	b.n	80037ce <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f9a2 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80037cc:	e17e      	b.n	8003acc <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037ce:	bf00      	nop
    return;
 80037d0:	e17c      	b.n	8003acc <HAL_UART_IRQHandler+0x590>
 80037d2:	bf00      	nop
 80037d4:	04000120 	.word	0x04000120
 80037d8:	08004591 	.word	0x08004591

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	f040 814c 	bne.w	8003a7e <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80037e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037ea:	f003 0310 	and.w	r3, r3, #16
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 8145 	beq.w	8003a7e <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80037f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037f8:	f003 0310 	and.w	r3, r3, #16
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	f000 813e 	beq.w	8003a7e <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2210      	movs	r2, #16
 8003808:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003814:	2b40      	cmp	r3, #64	; 0x40
 8003816:	f040 80b6 	bne.w	8003986 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003826:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800382a:	2b00      	cmp	r3, #0
 800382c:	f000 8150 	beq.w	8003ad0 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003836:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800383a:	429a      	cmp	r2, r3
 800383c:	f080 8148 	bcs.w	8003ad0 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003846:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800384e:	69db      	ldr	r3, [r3, #28]
 8003850:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003854:	f000 8086 	beq.w	8003964 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003860:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003864:	e853 3f00 	ldrex	r3, [r3]
 8003868:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800386c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003874:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	461a      	mov	r2, r3
 800387e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003882:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003886:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800388a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800388e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003892:	e841 2300 	strex	r3, r2, [r1]
 8003896:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800389a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1da      	bne.n	8003858 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	3308      	adds	r3, #8
 80038a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038ac:	e853 3f00 	ldrex	r3, [r3]
 80038b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80038b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038b4:	f023 0301 	bic.w	r3, r3, #1
 80038b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	3308      	adds	r3, #8
 80038c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80038c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80038ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80038ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80038d2:	e841 2300 	strex	r3, r2, [r1]
 80038d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80038d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1e1      	bne.n	80038a2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3308      	adds	r3, #8
 80038e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038e8:	e853 3f00 	ldrex	r3, [r3]
 80038ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80038ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3308      	adds	r3, #8
 80038fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003902:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003904:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003906:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003908:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800390a:	e841 2300 	strex	r3, r2, [r1]
 800390e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003910:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1e3      	bne.n	80038de <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800392c:	e853 3f00 	ldrex	r3, [r3]
 8003930:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003934:	f023 0310 	bic.w	r3, r3, #16
 8003938:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	461a      	mov	r2, r3
 8003942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003946:	65bb      	str	r3, [r7, #88]	; 0x58
 8003948:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800394c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800394e:	e841 2300 	strex	r3, r2, [r1]
 8003952:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003954:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1e4      	bne.n	8003924 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800395e:	4618      	mov	r0, r3
 8003960:	f7fe f999 	bl	8001c96 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2202      	movs	r2, #2
 8003968:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003976:	b29b      	uxth	r3, r3
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	b29b      	uxth	r3, r3
 800397c:	4619      	mov	r1, r3
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f000 f8cc 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003984:	e0a4      	b.n	8003ad0 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003992:	b29b      	uxth	r3, r3
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 8096 	beq.w	8003ad4 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80039a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 8091 	beq.w	8003ad4 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ba:	e853 3f00 	ldrex	r3, [r3]
 80039be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80039c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80039c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	461a      	mov	r2, r3
 80039d0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80039d4:	647b      	str	r3, [r7, #68]	; 0x44
 80039d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039dc:	e841 2300 	strex	r3, r2, [r1]
 80039e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80039e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1e4      	bne.n	80039b2 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3308      	adds	r3, #8
 80039ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f2:	e853 3f00 	ldrex	r3, [r3]
 80039f6:	623b      	str	r3, [r7, #32]
   return(result);
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	f023 0301 	bic.w	r3, r3, #1
 80039fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	3308      	adds	r3, #8
 8003a08:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003a0c:	633a      	str	r2, [r7, #48]	; 0x30
 8003a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a12:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a14:	e841 2300 	strex	r3, r2, [r1]
 8003a18:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1e3      	bne.n	80039e8 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2220      	movs	r2, #32
 8003a24:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	e853 3f00 	ldrex	r3, [r3]
 8003a40:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f023 0310 	bic.w	r3, r3, #16
 8003a48:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	461a      	mov	r2, r3
 8003a52:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003a56:	61fb      	str	r3, [r7, #28]
 8003a58:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5a:	69b9      	ldr	r1, [r7, #24]
 8003a5c:	69fa      	ldr	r2, [r7, #28]
 8003a5e:	e841 2300 	strex	r3, r2, [r1]
 8003a62:	617b      	str	r3, [r7, #20]
   return(result);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e4      	bne.n	8003a34 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a70:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003a74:	4619      	mov	r1, r3
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f000 f850 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a7c:	e02a      	b.n	8003ad4 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d00e      	beq.n	8003aa8 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d008      	beq.n	8003aa8 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d01c      	beq.n	8003ad8 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	4798      	blx	r3
    }
    return;
 8003aa6:	e017      	b.n	8003ad8 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d012      	beq.n	8003ada <HAL_UART_IRQHandler+0x59e>
 8003ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00c      	beq.n	8003ada <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 fd7b 	bl	80045bc <UART_EndTransmit_IT>
    return;
 8003ac6:	e008      	b.n	8003ada <HAL_UART_IRQHandler+0x59e>
      return;
 8003ac8:	bf00      	nop
 8003aca:	e006      	b.n	8003ada <HAL_UART_IRQHandler+0x59e>
    return;
 8003acc:	bf00      	nop
 8003ace:	e004      	b.n	8003ada <HAL_UART_IRQHandler+0x59e>
      return;
 8003ad0:	bf00      	nop
 8003ad2:	e002      	b.n	8003ada <HAL_UART_IRQHandler+0x59e>
      return;
 8003ad4:	bf00      	nop
 8003ad6:	e000      	b.n	8003ada <HAL_UART_IRQHandler+0x59e>
    return;
 8003ad8:	bf00      	nop
  }

}
 8003ada:	37e8      	adds	r7, #232	; 0xe8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003ae8:	bf00      	nop
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b28:	bf00      	nop
 8003b2a:	370c      	adds	r7, #12
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	4ba6      	ldr	r3, [pc, #664]	; (8003df8 <UART_SetConfig+0x2c4>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	6979      	ldr	r1, [r7, #20]
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a94      	ldr	r2, [pc, #592]	; (8003dfc <UART_SetConfig+0x2c8>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d120      	bne.n	8003bf2 <UART_SetConfig+0xbe>
 8003bb0:	4b93      	ldr	r3, [pc, #588]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	2b03      	cmp	r3, #3
 8003bbc:	d816      	bhi.n	8003bec <UART_SetConfig+0xb8>
 8003bbe:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <UART_SetConfig+0x90>)
 8003bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc4:	08003bd5 	.word	0x08003bd5
 8003bc8:	08003be1 	.word	0x08003be1
 8003bcc:	08003bdb 	.word	0x08003bdb
 8003bd0:	08003be7 	.word	0x08003be7
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	77fb      	strb	r3, [r7, #31]
 8003bd8:	e150      	b.n	8003e7c <UART_SetConfig+0x348>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	77fb      	strb	r3, [r7, #31]
 8003bde:	e14d      	b.n	8003e7c <UART_SetConfig+0x348>
 8003be0:	2304      	movs	r3, #4
 8003be2:	77fb      	strb	r3, [r7, #31]
 8003be4:	e14a      	b.n	8003e7c <UART_SetConfig+0x348>
 8003be6:	2308      	movs	r3, #8
 8003be8:	77fb      	strb	r3, [r7, #31]
 8003bea:	e147      	b.n	8003e7c <UART_SetConfig+0x348>
 8003bec:	2310      	movs	r3, #16
 8003bee:	77fb      	strb	r3, [r7, #31]
 8003bf0:	e144      	b.n	8003e7c <UART_SetConfig+0x348>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a83      	ldr	r2, [pc, #524]	; (8003e04 <UART_SetConfig+0x2d0>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d132      	bne.n	8003c62 <UART_SetConfig+0x12e>
 8003bfc:	4b80      	ldr	r3, [pc, #512]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c02:	f003 030c 	and.w	r3, r3, #12
 8003c06:	2b0c      	cmp	r3, #12
 8003c08:	d828      	bhi.n	8003c5c <UART_SetConfig+0x128>
 8003c0a:	a201      	add	r2, pc, #4	; (adr r2, 8003c10 <UART_SetConfig+0xdc>)
 8003c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c10:	08003c45 	.word	0x08003c45
 8003c14:	08003c5d 	.word	0x08003c5d
 8003c18:	08003c5d 	.word	0x08003c5d
 8003c1c:	08003c5d 	.word	0x08003c5d
 8003c20:	08003c51 	.word	0x08003c51
 8003c24:	08003c5d 	.word	0x08003c5d
 8003c28:	08003c5d 	.word	0x08003c5d
 8003c2c:	08003c5d 	.word	0x08003c5d
 8003c30:	08003c4b 	.word	0x08003c4b
 8003c34:	08003c5d 	.word	0x08003c5d
 8003c38:	08003c5d 	.word	0x08003c5d
 8003c3c:	08003c5d 	.word	0x08003c5d
 8003c40:	08003c57 	.word	0x08003c57
 8003c44:	2300      	movs	r3, #0
 8003c46:	77fb      	strb	r3, [r7, #31]
 8003c48:	e118      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	77fb      	strb	r3, [r7, #31]
 8003c4e:	e115      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c50:	2304      	movs	r3, #4
 8003c52:	77fb      	strb	r3, [r7, #31]
 8003c54:	e112      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c56:	2308      	movs	r3, #8
 8003c58:	77fb      	strb	r3, [r7, #31]
 8003c5a:	e10f      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	77fb      	strb	r3, [r7, #31]
 8003c60:	e10c      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a68      	ldr	r2, [pc, #416]	; (8003e08 <UART_SetConfig+0x2d4>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d120      	bne.n	8003cae <UART_SetConfig+0x17a>
 8003c6c:	4b64      	ldr	r3, [pc, #400]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c72:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c76:	2b30      	cmp	r3, #48	; 0x30
 8003c78:	d013      	beq.n	8003ca2 <UART_SetConfig+0x16e>
 8003c7a:	2b30      	cmp	r3, #48	; 0x30
 8003c7c:	d814      	bhi.n	8003ca8 <UART_SetConfig+0x174>
 8003c7e:	2b20      	cmp	r3, #32
 8003c80:	d009      	beq.n	8003c96 <UART_SetConfig+0x162>
 8003c82:	2b20      	cmp	r3, #32
 8003c84:	d810      	bhi.n	8003ca8 <UART_SetConfig+0x174>
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d002      	beq.n	8003c90 <UART_SetConfig+0x15c>
 8003c8a:	2b10      	cmp	r3, #16
 8003c8c:	d006      	beq.n	8003c9c <UART_SetConfig+0x168>
 8003c8e:	e00b      	b.n	8003ca8 <UART_SetConfig+0x174>
 8003c90:	2300      	movs	r3, #0
 8003c92:	77fb      	strb	r3, [r7, #31]
 8003c94:	e0f2      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c96:	2302      	movs	r3, #2
 8003c98:	77fb      	strb	r3, [r7, #31]
 8003c9a:	e0ef      	b.n	8003e7c <UART_SetConfig+0x348>
 8003c9c:	2304      	movs	r3, #4
 8003c9e:	77fb      	strb	r3, [r7, #31]
 8003ca0:	e0ec      	b.n	8003e7c <UART_SetConfig+0x348>
 8003ca2:	2308      	movs	r3, #8
 8003ca4:	77fb      	strb	r3, [r7, #31]
 8003ca6:	e0e9      	b.n	8003e7c <UART_SetConfig+0x348>
 8003ca8:	2310      	movs	r3, #16
 8003caa:	77fb      	strb	r3, [r7, #31]
 8003cac:	e0e6      	b.n	8003e7c <UART_SetConfig+0x348>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a56      	ldr	r2, [pc, #344]	; (8003e0c <UART_SetConfig+0x2d8>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d120      	bne.n	8003cfa <UART_SetConfig+0x1c6>
 8003cb8:	4b51      	ldr	r3, [pc, #324]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cbe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003cc2:	2bc0      	cmp	r3, #192	; 0xc0
 8003cc4:	d013      	beq.n	8003cee <UART_SetConfig+0x1ba>
 8003cc6:	2bc0      	cmp	r3, #192	; 0xc0
 8003cc8:	d814      	bhi.n	8003cf4 <UART_SetConfig+0x1c0>
 8003cca:	2b80      	cmp	r3, #128	; 0x80
 8003ccc:	d009      	beq.n	8003ce2 <UART_SetConfig+0x1ae>
 8003cce:	2b80      	cmp	r3, #128	; 0x80
 8003cd0:	d810      	bhi.n	8003cf4 <UART_SetConfig+0x1c0>
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d002      	beq.n	8003cdc <UART_SetConfig+0x1a8>
 8003cd6:	2b40      	cmp	r3, #64	; 0x40
 8003cd8:	d006      	beq.n	8003ce8 <UART_SetConfig+0x1b4>
 8003cda:	e00b      	b.n	8003cf4 <UART_SetConfig+0x1c0>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	77fb      	strb	r3, [r7, #31]
 8003ce0:	e0cc      	b.n	8003e7c <UART_SetConfig+0x348>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	77fb      	strb	r3, [r7, #31]
 8003ce6:	e0c9      	b.n	8003e7c <UART_SetConfig+0x348>
 8003ce8:	2304      	movs	r3, #4
 8003cea:	77fb      	strb	r3, [r7, #31]
 8003cec:	e0c6      	b.n	8003e7c <UART_SetConfig+0x348>
 8003cee:	2308      	movs	r3, #8
 8003cf0:	77fb      	strb	r3, [r7, #31]
 8003cf2:	e0c3      	b.n	8003e7c <UART_SetConfig+0x348>
 8003cf4:	2310      	movs	r3, #16
 8003cf6:	77fb      	strb	r3, [r7, #31]
 8003cf8:	e0c0      	b.n	8003e7c <UART_SetConfig+0x348>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a44      	ldr	r2, [pc, #272]	; (8003e10 <UART_SetConfig+0x2dc>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d125      	bne.n	8003d50 <UART_SetConfig+0x21c>
 8003d04:	4b3e      	ldr	r3, [pc, #248]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d12:	d017      	beq.n	8003d44 <UART_SetConfig+0x210>
 8003d14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d18:	d817      	bhi.n	8003d4a <UART_SetConfig+0x216>
 8003d1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d1e:	d00b      	beq.n	8003d38 <UART_SetConfig+0x204>
 8003d20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d24:	d811      	bhi.n	8003d4a <UART_SetConfig+0x216>
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <UART_SetConfig+0x1fe>
 8003d2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d2e:	d006      	beq.n	8003d3e <UART_SetConfig+0x20a>
 8003d30:	e00b      	b.n	8003d4a <UART_SetConfig+0x216>
 8003d32:	2300      	movs	r3, #0
 8003d34:	77fb      	strb	r3, [r7, #31]
 8003d36:	e0a1      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d38:	2302      	movs	r3, #2
 8003d3a:	77fb      	strb	r3, [r7, #31]
 8003d3c:	e09e      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d3e:	2304      	movs	r3, #4
 8003d40:	77fb      	strb	r3, [r7, #31]
 8003d42:	e09b      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d44:	2308      	movs	r3, #8
 8003d46:	77fb      	strb	r3, [r7, #31]
 8003d48:	e098      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d4a:	2310      	movs	r3, #16
 8003d4c:	77fb      	strb	r3, [r7, #31]
 8003d4e:	e095      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a2f      	ldr	r2, [pc, #188]	; (8003e14 <UART_SetConfig+0x2e0>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d125      	bne.n	8003da6 <UART_SetConfig+0x272>
 8003d5a:	4b29      	ldr	r3, [pc, #164]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d68:	d017      	beq.n	8003d9a <UART_SetConfig+0x266>
 8003d6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d6e:	d817      	bhi.n	8003da0 <UART_SetConfig+0x26c>
 8003d70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d74:	d00b      	beq.n	8003d8e <UART_SetConfig+0x25a>
 8003d76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d7a:	d811      	bhi.n	8003da0 <UART_SetConfig+0x26c>
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <UART_SetConfig+0x254>
 8003d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d84:	d006      	beq.n	8003d94 <UART_SetConfig+0x260>
 8003d86:	e00b      	b.n	8003da0 <UART_SetConfig+0x26c>
 8003d88:	2301      	movs	r3, #1
 8003d8a:	77fb      	strb	r3, [r7, #31]
 8003d8c:	e076      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d8e:	2302      	movs	r3, #2
 8003d90:	77fb      	strb	r3, [r7, #31]
 8003d92:	e073      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d94:	2304      	movs	r3, #4
 8003d96:	77fb      	strb	r3, [r7, #31]
 8003d98:	e070      	b.n	8003e7c <UART_SetConfig+0x348>
 8003d9a:	2308      	movs	r3, #8
 8003d9c:	77fb      	strb	r3, [r7, #31]
 8003d9e:	e06d      	b.n	8003e7c <UART_SetConfig+0x348>
 8003da0:	2310      	movs	r3, #16
 8003da2:	77fb      	strb	r3, [r7, #31]
 8003da4:	e06a      	b.n	8003e7c <UART_SetConfig+0x348>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a1b      	ldr	r2, [pc, #108]	; (8003e18 <UART_SetConfig+0x2e4>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d138      	bne.n	8003e22 <UART_SetConfig+0x2ee>
 8003db0:	4b13      	ldr	r3, [pc, #76]	; (8003e00 <UART_SetConfig+0x2cc>)
 8003db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003dba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003dbe:	d017      	beq.n	8003df0 <UART_SetConfig+0x2bc>
 8003dc0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003dc4:	d82a      	bhi.n	8003e1c <UART_SetConfig+0x2e8>
 8003dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dca:	d00b      	beq.n	8003de4 <UART_SetConfig+0x2b0>
 8003dcc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dd0:	d824      	bhi.n	8003e1c <UART_SetConfig+0x2e8>
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d003      	beq.n	8003dde <UART_SetConfig+0x2aa>
 8003dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dda:	d006      	beq.n	8003dea <UART_SetConfig+0x2b6>
 8003ddc:	e01e      	b.n	8003e1c <UART_SetConfig+0x2e8>
 8003dde:	2300      	movs	r3, #0
 8003de0:	77fb      	strb	r3, [r7, #31]
 8003de2:	e04b      	b.n	8003e7c <UART_SetConfig+0x348>
 8003de4:	2302      	movs	r3, #2
 8003de6:	77fb      	strb	r3, [r7, #31]
 8003de8:	e048      	b.n	8003e7c <UART_SetConfig+0x348>
 8003dea:	2304      	movs	r3, #4
 8003dec:	77fb      	strb	r3, [r7, #31]
 8003dee:	e045      	b.n	8003e7c <UART_SetConfig+0x348>
 8003df0:	2308      	movs	r3, #8
 8003df2:	77fb      	strb	r3, [r7, #31]
 8003df4:	e042      	b.n	8003e7c <UART_SetConfig+0x348>
 8003df6:	bf00      	nop
 8003df8:	efff69f3 	.word	0xefff69f3
 8003dfc:	40011000 	.word	0x40011000
 8003e00:	40023800 	.word	0x40023800
 8003e04:	40004400 	.word	0x40004400
 8003e08:	40004800 	.word	0x40004800
 8003e0c:	40004c00 	.word	0x40004c00
 8003e10:	40005000 	.word	0x40005000
 8003e14:	40011400 	.word	0x40011400
 8003e18:	40007800 	.word	0x40007800
 8003e1c:	2310      	movs	r3, #16
 8003e1e:	77fb      	strb	r3, [r7, #31]
 8003e20:	e02c      	b.n	8003e7c <UART_SetConfig+0x348>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a72      	ldr	r2, [pc, #456]	; (8003ff0 <UART_SetConfig+0x4bc>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d125      	bne.n	8003e78 <UART_SetConfig+0x344>
 8003e2c:	4b71      	ldr	r3, [pc, #452]	; (8003ff4 <UART_SetConfig+0x4c0>)
 8003e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e3a:	d017      	beq.n	8003e6c <UART_SetConfig+0x338>
 8003e3c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e40:	d817      	bhi.n	8003e72 <UART_SetConfig+0x33e>
 8003e42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e46:	d00b      	beq.n	8003e60 <UART_SetConfig+0x32c>
 8003e48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e4c:	d811      	bhi.n	8003e72 <UART_SetConfig+0x33e>
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d003      	beq.n	8003e5a <UART_SetConfig+0x326>
 8003e52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e56:	d006      	beq.n	8003e66 <UART_SetConfig+0x332>
 8003e58:	e00b      	b.n	8003e72 <UART_SetConfig+0x33e>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	77fb      	strb	r3, [r7, #31]
 8003e5e:	e00d      	b.n	8003e7c <UART_SetConfig+0x348>
 8003e60:	2302      	movs	r3, #2
 8003e62:	77fb      	strb	r3, [r7, #31]
 8003e64:	e00a      	b.n	8003e7c <UART_SetConfig+0x348>
 8003e66:	2304      	movs	r3, #4
 8003e68:	77fb      	strb	r3, [r7, #31]
 8003e6a:	e007      	b.n	8003e7c <UART_SetConfig+0x348>
 8003e6c:	2308      	movs	r3, #8
 8003e6e:	77fb      	strb	r3, [r7, #31]
 8003e70:	e004      	b.n	8003e7c <UART_SetConfig+0x348>
 8003e72:	2310      	movs	r3, #16
 8003e74:	77fb      	strb	r3, [r7, #31]
 8003e76:	e001      	b.n	8003e7c <UART_SetConfig+0x348>
 8003e78:	2310      	movs	r3, #16
 8003e7a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	69db      	ldr	r3, [r3, #28]
 8003e80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e84:	d15b      	bne.n	8003f3e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003e86:	7ffb      	ldrb	r3, [r7, #31]
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d828      	bhi.n	8003ede <UART_SetConfig+0x3aa>
 8003e8c:	a201      	add	r2, pc, #4	; (adr r2, 8003e94 <UART_SetConfig+0x360>)
 8003e8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e92:	bf00      	nop
 8003e94:	08003eb9 	.word	0x08003eb9
 8003e98:	08003ec1 	.word	0x08003ec1
 8003e9c:	08003ec9 	.word	0x08003ec9
 8003ea0:	08003edf 	.word	0x08003edf
 8003ea4:	08003ecf 	.word	0x08003ecf
 8003ea8:	08003edf 	.word	0x08003edf
 8003eac:	08003edf 	.word	0x08003edf
 8003eb0:	08003edf 	.word	0x08003edf
 8003eb4:	08003ed7 	.word	0x08003ed7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eb8:	f7fe fe12 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003ebc:	61b8      	str	r0, [r7, #24]
        break;
 8003ebe:	e013      	b.n	8003ee8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ec0:	f7fe fe22 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
 8003ec4:	61b8      	str	r0, [r7, #24]
        break;
 8003ec6:	e00f      	b.n	8003ee8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ec8:	4b4b      	ldr	r3, [pc, #300]	; (8003ff8 <UART_SetConfig+0x4c4>)
 8003eca:	61bb      	str	r3, [r7, #24]
        break;
 8003ecc:	e00c      	b.n	8003ee8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ece:	f7fe fd35 	bl	800293c <HAL_RCC_GetSysClockFreq>
 8003ed2:	61b8      	str	r0, [r7, #24]
        break;
 8003ed4:	e008      	b.n	8003ee8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ed6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003eda:	61bb      	str	r3, [r7, #24]
        break;
 8003edc:	e004      	b.n	8003ee8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	77bb      	strb	r3, [r7, #30]
        break;
 8003ee6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ee8:	69bb      	ldr	r3, [r7, #24]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d074      	beq.n	8003fd8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	005a      	lsls	r2, r3, #1
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	085b      	lsrs	r3, r3, #1
 8003ef8:	441a      	add	r2, r3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f02:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	2b0f      	cmp	r3, #15
 8003f08:	d916      	bls.n	8003f38 <UART_SetConfig+0x404>
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f10:	d212      	bcs.n	8003f38 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	f023 030f 	bic.w	r3, r3, #15
 8003f1a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	085b      	lsrs	r3, r3, #1
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	b29a      	uxth	r2, r3
 8003f28:	89fb      	ldrh	r3, [r7, #14]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	89fa      	ldrh	r2, [r7, #14]
 8003f34:	60da      	str	r2, [r3, #12]
 8003f36:	e04f      	b.n	8003fd8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	77bb      	strb	r3, [r7, #30]
 8003f3c:	e04c      	b.n	8003fd8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f3e:	7ffb      	ldrb	r3, [r7, #31]
 8003f40:	2b08      	cmp	r3, #8
 8003f42:	d828      	bhi.n	8003f96 <UART_SetConfig+0x462>
 8003f44:	a201      	add	r2, pc, #4	; (adr r2, 8003f4c <UART_SetConfig+0x418>)
 8003f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4a:	bf00      	nop
 8003f4c:	08003f71 	.word	0x08003f71
 8003f50:	08003f79 	.word	0x08003f79
 8003f54:	08003f81 	.word	0x08003f81
 8003f58:	08003f97 	.word	0x08003f97
 8003f5c:	08003f87 	.word	0x08003f87
 8003f60:	08003f97 	.word	0x08003f97
 8003f64:	08003f97 	.word	0x08003f97
 8003f68:	08003f97 	.word	0x08003f97
 8003f6c:	08003f8f 	.word	0x08003f8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f70:	f7fe fdb6 	bl	8002ae0 <HAL_RCC_GetPCLK1Freq>
 8003f74:	61b8      	str	r0, [r7, #24]
        break;
 8003f76:	e013      	b.n	8003fa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f78:	f7fe fdc6 	bl	8002b08 <HAL_RCC_GetPCLK2Freq>
 8003f7c:	61b8      	str	r0, [r7, #24]
        break;
 8003f7e:	e00f      	b.n	8003fa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f80:	4b1d      	ldr	r3, [pc, #116]	; (8003ff8 <UART_SetConfig+0x4c4>)
 8003f82:	61bb      	str	r3, [r7, #24]
        break;
 8003f84:	e00c      	b.n	8003fa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f86:	f7fe fcd9 	bl	800293c <HAL_RCC_GetSysClockFreq>
 8003f8a:	61b8      	str	r0, [r7, #24]
        break;
 8003f8c:	e008      	b.n	8003fa0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f92:	61bb      	str	r3, [r7, #24]
        break;
 8003f94:	e004      	b.n	8003fa0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	77bb      	strb	r3, [r7, #30]
        break;
 8003f9e:	bf00      	nop
    }

    if (pclk != 0U)
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d018      	beq.n	8003fd8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	085a      	lsrs	r2, r3, #1
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	441a      	add	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	2b0f      	cmp	r3, #15
 8003fbe:	d909      	bls.n	8003fd4 <UART_SetConfig+0x4a0>
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fc6:	d205      	bcs.n	8003fd4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	b29a      	uxth	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	60da      	str	r2, [r3, #12]
 8003fd2:	e001      	b.n	8003fd8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003fe4:	7fbb      	ldrb	r3, [r7, #30]
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3720      	adds	r7, #32
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40007c00 	.word	0x40007c00
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	00f42400 	.word	0x00f42400

08003ffc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d00a      	beq.n	8004026 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	430a      	orrs	r2, r1
 8004024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00a      	beq.n	800406a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800406e:	f003 0308 	and.w	r3, r3, #8
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00a      	beq.n	800408c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	430a      	orrs	r2, r1
 800408a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004090:	f003 0310 	and.w	r3, r3, #16
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00a      	beq.n	80040ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	430a      	orrs	r2, r1
 80040ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b2:	f003 0320 	and.w	r3, r3, #32
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d00a      	beq.n	80040d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	430a      	orrs	r2, r1
 80040ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d01a      	beq.n	8004112 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	430a      	orrs	r2, r1
 80040f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040fa:	d10a      	bne.n	8004112 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	430a      	orrs	r2, r1
 8004110:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00a      	beq.n	8004134 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	605a      	str	r2, [r3, #4]
  }
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b086      	sub	sp, #24
 8004144:	af02      	add	r7, sp, #8
 8004146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2200      	movs	r2, #0
 800414c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004150:	f7fd fc84 	bl	8001a5c <HAL_GetTick>
 8004154:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0308 	and.w	r3, r3, #8
 8004160:	2b08      	cmp	r3, #8
 8004162:	d10e      	bne.n	8004182 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004164:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004168:	9300      	str	r3, [sp, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2200      	movs	r2, #0
 800416e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f81b 	bl	80041ae <UART_WaitOnFlagUntilTimeout>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800417e:	2303      	movs	r3, #3
 8004180:	e011      	b.n	80041a6 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2220      	movs	r2, #32
 8004186:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2220      	movs	r2, #32
 800418c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b09c      	sub	sp, #112	; 0x70
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	60f8      	str	r0, [r7, #12]
 80041b6:	60b9      	str	r1, [r7, #8]
 80041b8:	603b      	str	r3, [r7, #0]
 80041ba:	4613      	mov	r3, r2
 80041bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041be:	e0a7      	b.n	8004310 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c6:	f000 80a3 	beq.w	8004310 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ca:	f7fd fc47 	bl	8001a5c <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d302      	bcc.n	80041e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80041da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d13f      	bne.n	8004260 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041e8:	e853 3f00 	ldrex	r3, [r3]
 80041ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80041ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80041f4:	667b      	str	r3, [r7, #100]	; 0x64
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	461a      	mov	r2, r3
 80041fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004200:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004202:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004204:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004206:	e841 2300 	strex	r3, r2, [r1]
 800420a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800420c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800420e:	2b00      	cmp	r3, #0
 8004210:	d1e6      	bne.n	80041e0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3308      	adds	r3, #8
 8004218:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800421a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800421c:	e853 3f00 	ldrex	r3, [r3]
 8004220:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004224:	f023 0301 	bic.w	r3, r3, #1
 8004228:	663b      	str	r3, [r7, #96]	; 0x60
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	3308      	adds	r3, #8
 8004230:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004232:	64ba      	str	r2, [r7, #72]	; 0x48
 8004234:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004236:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004238:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800423a:	e841 2300 	strex	r3, r2, [r1]
 800423e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004240:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004242:	2b00      	cmp	r3, #0
 8004244:	d1e5      	bne.n	8004212 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2220      	movs	r2, #32
 800424a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e068      	b.n	8004332 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0304 	and.w	r3, r3, #4
 800426a:	2b00      	cmp	r3, #0
 800426c:	d050      	beq.n	8004310 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004278:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800427c:	d148      	bne.n	8004310 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004286:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004290:	e853 3f00 	ldrex	r3, [r3]
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004298:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800429c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	461a      	mov	r2, r3
 80042a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042a6:	637b      	str	r3, [r7, #52]	; 0x34
 80042a8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042ae:	e841 2300 	strex	r3, r2, [r1]
 80042b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80042b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1e6      	bne.n	8004288 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	3308      	adds	r3, #8
 80042c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	e853 3f00 	ldrex	r3, [r3]
 80042c8:	613b      	str	r3, [r7, #16]
   return(result);
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	f023 0301 	bic.w	r3, r3, #1
 80042d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	3308      	adds	r3, #8
 80042d8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80042da:	623a      	str	r2, [r7, #32]
 80042dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042de:	69f9      	ldr	r1, [r7, #28]
 80042e0:	6a3a      	ldr	r2, [r7, #32]
 80042e2:	e841 2300 	strex	r3, r2, [r1]
 80042e6:	61bb      	str	r3, [r7, #24]
   return(result);
 80042e8:	69bb      	ldr	r3, [r7, #24]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1e5      	bne.n	80042ba <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2220      	movs	r2, #32
 80042f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2220      	movs	r2, #32
 80042f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e010      	b.n	8004332 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	4013      	ands	r3, r2
 800431a:	68ba      	ldr	r2, [r7, #8]
 800431c:	429a      	cmp	r2, r3
 800431e:	bf0c      	ite	eq
 8004320:	2301      	moveq	r3, #1
 8004322:	2300      	movne	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	461a      	mov	r2, r3
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	429a      	cmp	r2, r3
 800432c:	f43f af48 	beq.w	80041c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004330:	2300      	movs	r3, #0
}
 8004332:	4618      	mov	r0, r3
 8004334:	3770      	adds	r7, #112	; 0x70
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
	...

0800433c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800433c:	b480      	push	{r7}
 800433e:	b097      	sub	sp, #92	; 0x5c
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	4613      	mov	r3, r2
 8004348:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	88fa      	ldrh	r2, [r7, #6]
 8004354:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	88fa      	ldrh	r2, [r7, #6]
 800435c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800436e:	d10e      	bne.n	800438e <UART_Start_Receive_IT+0x52>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d105      	bne.n	8004384 <UART_Start_Receive_IT+0x48>
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800437e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004382:	e02d      	b.n	80043e0 <UART_Start_Receive_IT+0xa4>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	22ff      	movs	r2, #255	; 0xff
 8004388:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800438c:	e028      	b.n	80043e0 <UART_Start_Receive_IT+0xa4>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d10d      	bne.n	80043b2 <UART_Start_Receive_IT+0x76>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d104      	bne.n	80043a8 <UART_Start_Receive_IT+0x6c>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	22ff      	movs	r2, #255	; 0xff
 80043a2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80043a6:	e01b      	b.n	80043e0 <UART_Start_Receive_IT+0xa4>
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	227f      	movs	r2, #127	; 0x7f
 80043ac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80043b0:	e016      	b.n	80043e0 <UART_Start_Receive_IT+0xa4>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043ba:	d10d      	bne.n	80043d8 <UART_Start_Receive_IT+0x9c>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d104      	bne.n	80043ce <UART_Start_Receive_IT+0x92>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	227f      	movs	r2, #127	; 0x7f
 80043c8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80043cc:	e008      	b.n	80043e0 <UART_Start_Receive_IT+0xa4>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	223f      	movs	r2, #63	; 0x3f
 80043d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80043d6:	e003      	b.n	80043e0 <UART_Start_Receive_IT+0xa4>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2200      	movs	r2, #0
 80043dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2222      	movs	r2, #34	; 0x22
 80043ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	3308      	adds	r3, #8
 80043f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043fa:	e853 3f00 	ldrex	r3, [r3]
 80043fe:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004402:	f043 0301 	orr.w	r3, r3, #1
 8004406:	657b      	str	r3, [r7, #84]	; 0x54
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	3308      	adds	r3, #8
 800440e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004410:	64ba      	str	r2, [r7, #72]	; 0x48
 8004412:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004414:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004416:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004418:	e841 2300 	strex	r3, r2, [r1]
 800441c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800441e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1e5      	bne.n	80043f0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800442c:	d107      	bne.n	800443e <UART_Start_Receive_IT+0x102>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d103      	bne.n	800443e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4a21      	ldr	r2, [pc, #132]	; (80044c0 <UART_Start_Receive_IT+0x184>)
 800443a:	669a      	str	r2, [r3, #104]	; 0x68
 800443c:	e002      	b.n	8004444 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	4a20      	ldr	r2, [pc, #128]	; (80044c4 <UART_Start_Receive_IT+0x188>)
 8004442:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d019      	beq.n	8004480 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004454:	e853 3f00 	ldrex	r3, [r3]
 8004458:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800445a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800445c:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004460:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	461a      	mov	r2, r3
 8004468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800446a:	637b      	str	r3, [r7, #52]	; 0x34
 800446c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004470:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004472:	e841 2300 	strex	r3, r2, [r1]
 8004476:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1e6      	bne.n	800444c <UART_Start_Receive_IT+0x110>
 800447e:	e018      	b.n	80044b2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	e853 3f00 	ldrex	r3, [r3]
 800448c:	613b      	str	r3, [r7, #16]
   return(result);
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	f043 0320 	orr.w	r3, r3, #32
 8004494:	653b      	str	r3, [r7, #80]	; 0x50
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	461a      	mov	r2, r3
 800449c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800449e:	623b      	str	r3, [r7, #32]
 80044a0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a2:	69f9      	ldr	r1, [r7, #28]
 80044a4:	6a3a      	ldr	r2, [r7, #32]
 80044a6:	e841 2300 	strex	r3, r2, [r1]
 80044aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1e6      	bne.n	8004480 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	375c      	adds	r7, #92	; 0x5c
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr
 80044c0:	08004777 	.word	0x08004777
 80044c4:	08004611 	.word	0x08004611

080044c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b095      	sub	sp, #84	; 0x54
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044d8:	e853 3f00 	ldrex	r3, [r3]
 80044dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80044de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80044e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	461a      	mov	r2, r3
 80044ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044ee:	643b      	str	r3, [r7, #64]	; 0x40
 80044f0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80044f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80044f6:	e841 2300 	strex	r3, r2, [r1]
 80044fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80044fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d1e6      	bne.n	80044d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	3308      	adds	r3, #8
 8004508:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	e853 3f00 	ldrex	r3, [r3]
 8004510:	61fb      	str	r3, [r7, #28]
   return(result);
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f023 0301 	bic.w	r3, r3, #1
 8004518:	64bb      	str	r3, [r7, #72]	; 0x48
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3308      	adds	r3, #8
 8004520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004522:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004524:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004526:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004528:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800452a:	e841 2300 	strex	r3, r2, [r1]
 800452e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1e5      	bne.n	8004502 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800453a:	2b01      	cmp	r3, #1
 800453c:	d118      	bne.n	8004570 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	e853 3f00 	ldrex	r3, [r3]
 800454a:	60bb      	str	r3, [r7, #8]
   return(result);
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f023 0310 	bic.w	r3, r3, #16
 8004552:	647b      	str	r3, [r7, #68]	; 0x44
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	461a      	mov	r2, r3
 800455a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800455c:	61bb      	str	r3, [r7, #24]
 800455e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004560:	6979      	ldr	r1, [r7, #20]
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	e841 2300 	strex	r3, r2, [r1]
 8004568:	613b      	str	r3, [r7, #16]
   return(result);
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1e6      	bne.n	800453e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2220      	movs	r2, #32
 8004574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004584:	bf00      	nop
 8004586:	3754      	adds	r7, #84	; 0x54
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800459c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f7ff faaa 	bl	8003b08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045b4:	bf00      	nop
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b088      	sub	sp, #32
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	e853 3f00 	ldrex	r3, [r3]
 80045d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045d8:	61fb      	str	r3, [r7, #28]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	461a      	mov	r2, r3
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	61bb      	str	r3, [r7, #24]
 80045e4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e6:	6979      	ldr	r1, [r7, #20]
 80045e8:	69ba      	ldr	r2, [r7, #24]
 80045ea:	e841 2300 	strex	r3, r2, [r1]
 80045ee:	613b      	str	r3, [r7, #16]
   return(result);
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1e6      	bne.n	80045c4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2220      	movs	r2, #32
 80045fa:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f7ff fa6c 	bl	8003ae0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004608:	bf00      	nop
 800460a:	3720      	adds	r7, #32
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b096      	sub	sp, #88	; 0x58
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800461e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004628:	2b22      	cmp	r3, #34	; 0x22
 800462a:	f040 8098 	bne.w	800475e <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004634:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004638:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800463c:	b2d9      	uxtb	r1, r3
 800463e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004642:	b2da      	uxtb	r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004648:	400a      	ands	r2, r1
 800464a:	b2d2      	uxtb	r2, r2
 800464c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800465e:	b29b      	uxth	r3, r3
 8004660:	3b01      	subs	r3, #1
 8004662:	b29a      	uxth	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004670:	b29b      	uxth	r3, r3
 8004672:	2b00      	cmp	r3, #0
 8004674:	d17b      	bne.n	800476e <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800467e:	e853 3f00 	ldrex	r3, [r3]
 8004682:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004684:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004686:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800468a:	653b      	str	r3, [r7, #80]	; 0x50
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	461a      	mov	r2, r3
 8004692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004694:	647b      	str	r3, [r7, #68]	; 0x44
 8004696:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004698:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800469a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800469c:	e841 2300 	strex	r3, r2, [r1]
 80046a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80046a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1e6      	bne.n	8004676 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	3308      	adds	r3, #8
 80046ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	e853 3f00 	ldrex	r3, [r3]
 80046b6:	623b      	str	r3, [r7, #32]
   return(result);
 80046b8:	6a3b      	ldr	r3, [r7, #32]
 80046ba:	f023 0301 	bic.w	r3, r3, #1
 80046be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	3308      	adds	r3, #8
 80046c6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80046c8:	633a      	str	r2, [r7, #48]	; 0x30
 80046ca:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80046ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046d0:	e841 2300 	strex	r3, r2, [r1]
 80046d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80046d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1e5      	bne.n	80046a8 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2220      	movs	r2, #32
 80046e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d12e      	bne.n	8004756 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	e853 3f00 	ldrex	r3, [r3]
 800470a:	60fb      	str	r3, [r7, #12]
   return(result);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0310 	bic.w	r3, r3, #16
 8004712:	64bb      	str	r3, [r7, #72]	; 0x48
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	461a      	mov	r2, r3
 800471a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800471c:	61fb      	str	r3, [r7, #28]
 800471e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	69b9      	ldr	r1, [r7, #24]
 8004722:	69fa      	ldr	r2, [r7, #28]
 8004724:	e841 2300 	strex	r3, r2, [r1]
 8004728:	617b      	str	r3, [r7, #20]
   return(result);
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1e6      	bne.n	80046fe <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	f003 0310 	and.w	r3, r3, #16
 800473a:	2b10      	cmp	r3, #16
 800473c:	d103      	bne.n	8004746 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	2210      	movs	r2, #16
 8004744:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800474c:	4619      	mov	r1, r3
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f7ff f9e4 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004754:	e00b      	b.n	800476e <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004756:	6878      	ldr	r0, [r7, #4]
 8004758:	f7ff f9cc 	bl	8003af4 <HAL_UART_RxCpltCallback>
}
 800475c:	e007      	b.n	800476e <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699a      	ldr	r2, [r3, #24]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f042 0208 	orr.w	r2, r2, #8
 800476c:	619a      	str	r2, [r3, #24]
}
 800476e:	bf00      	nop
 8004770:	3758      	adds	r7, #88	; 0x58
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b096      	sub	sp, #88	; 0x58
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004784:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800478e:	2b22      	cmp	r3, #34	; 0x22
 8004790:	f040 8098 	bne.w	80048c4 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800479a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a2:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80047a4:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80047a8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80047ac:	4013      	ands	r3, r2
 80047ae:	b29a      	uxth	r2, r3
 80047b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047b2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b8:	1c9a      	adds	r2, r3, #2
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80047c4:	b29b      	uxth	r3, r3
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d17b      	bne.n	80048d4 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047e4:	e853 3f00 	ldrex	r3, [r3]
 80047e8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80047ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80047f0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047fa:	643b      	str	r3, [r7, #64]	; 0x40
 80047fc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004800:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004802:	e841 2300 	strex	r3, r2, [r1]
 8004806:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1e6      	bne.n	80047dc <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	3308      	adds	r3, #8
 8004814:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004816:	6a3b      	ldr	r3, [r7, #32]
 8004818:	e853 3f00 	ldrex	r3, [r3]
 800481c:	61fb      	str	r3, [r7, #28]
   return(result);
 800481e:	69fb      	ldr	r3, [r7, #28]
 8004820:	f023 0301 	bic.w	r3, r3, #1
 8004824:	64bb      	str	r3, [r7, #72]	; 0x48
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	3308      	adds	r3, #8
 800482c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800482e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004830:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004832:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004834:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004836:	e841 2300 	strex	r3, r2, [r1]
 800483a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	2b00      	cmp	r3, #0
 8004840:	d1e5      	bne.n	800480e <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2220      	movs	r2, #32
 8004846:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800485a:	2b01      	cmp	r3, #1
 800485c:	d12e      	bne.n	80048bc <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	e853 3f00 	ldrex	r3, [r3]
 8004870:	60bb      	str	r3, [r7, #8]
   return(result);
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	f023 0310 	bic.w	r3, r3, #16
 8004878:	647b      	str	r3, [r7, #68]	; 0x44
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004882:	61bb      	str	r3, [r7, #24]
 8004884:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004886:	6979      	ldr	r1, [r7, #20]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	e841 2300 	strex	r3, r2, [r1]
 800488e:	613b      	str	r3, [r7, #16]
   return(result);
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1e6      	bne.n	8004864 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	69db      	ldr	r3, [r3, #28]
 800489c:	f003 0310 	and.w	r3, r3, #16
 80048a0:	2b10      	cmp	r3, #16
 80048a2:	d103      	bne.n	80048ac <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2210      	movs	r2, #16
 80048aa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80048b2:	4619      	mov	r1, r3
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff f931 	bl	8003b1c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80048ba:	e00b      	b.n	80048d4 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f7ff f919 	bl	8003af4 <HAL_UART_RxCpltCallback>
}
 80048c2:	e007      	b.n	80048d4 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f042 0208 	orr.w	r2, r2, #8
 80048d2:	619a      	str	r2, [r3, #24]
}
 80048d4:	bf00      	nop
 80048d6:	3758      	adds	r7, #88	; 0x58
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}

080048dc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80048dc:	b480      	push	{r7}
 80048de:	b085      	sub	sp, #20
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	4603      	mov	r3, r0
 80048e4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80048e6:	2300      	movs	r3, #0
 80048e8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80048ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80048ee:	2b84      	cmp	r3, #132	; 0x84
 80048f0:	d005      	beq.n	80048fe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80048f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	4413      	add	r3, r2
 80048fa:	3303      	adds	r3, #3
 80048fc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80048fe:	68fb      	ldr	r3, [r7, #12]
}
 8004900:	4618      	mov	r0, r3
 8004902:	3714      	adds	r7, #20
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004910:	f000 fdde 	bl	80054d0 <vTaskStartScheduler>
  
  return osOK;
 8004914:	2300      	movs	r3, #0
}
 8004916:	4618      	mov	r0, r3
 8004918:	bd80      	pop	{r7, pc}

0800491a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800491a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800491c:	b089      	sub	sp, #36	; 0x24
 800491e:	af04      	add	r7, sp, #16
 8004920:	6078      	str	r0, [r7, #4]
 8004922:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	695b      	ldr	r3, [r3, #20]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d020      	beq.n	800496e <osThreadCreate+0x54>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d01c      	beq.n	800496e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685c      	ldr	r4, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681d      	ldr	r5, [r3, #0]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	691e      	ldr	r6, [r3, #16]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff ffc8 	bl	80048dc <makeFreeRtosPriority>
 800494c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	695b      	ldr	r3, [r3, #20]
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004956:	9202      	str	r2, [sp, #8]
 8004958:	9301      	str	r3, [sp, #4]
 800495a:	9100      	str	r1, [sp, #0]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	4632      	mov	r2, r6
 8004960:	4629      	mov	r1, r5
 8004962:	4620      	mov	r0, r4
 8004964:	f000 fbe2 	bl	800512c <xTaskCreateStatic>
 8004968:	4603      	mov	r3, r0
 800496a:	60fb      	str	r3, [r7, #12]
 800496c:	e01c      	b.n	80049a8 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	685c      	ldr	r4, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800497a:	b29e      	uxth	r6, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004982:	4618      	mov	r0, r3
 8004984:	f7ff ffaa 	bl	80048dc <makeFreeRtosPriority>
 8004988:	4602      	mov	r2, r0
 800498a:	f107 030c 	add.w	r3, r7, #12
 800498e:	9301      	str	r3, [sp, #4]
 8004990:	9200      	str	r2, [sp, #0]
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	4632      	mov	r2, r6
 8004996:	4629      	mov	r1, r5
 8004998:	4620      	mov	r0, r4
 800499a:	f000 fc2a 	bl	80051f2 <xTaskCreate>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d001      	beq.n	80049a8 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80049a4:	2300      	movs	r3, #0
 80049a6:	e000      	b.n	80049aa <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80049a8:	68fb      	ldr	r3, [r7, #12]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3714      	adds	r7, #20
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080049b2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b084      	sub	sp, #16
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d001      	beq.n	80049c8 <osDelay+0x16>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	e000      	b.n	80049ca <osDelay+0x18>
 80049c8:	2301      	movs	r3, #1
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fd4a 	bl	8005464 <vTaskDelay>
  
  return osOK;
 80049d0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f103 0208 	add.w	r2, r3, #8
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f04f 32ff 	mov.w	r2, #4294967295
 80049f2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f103 0208 	add.w	r2, r3, #8
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f103 0208 	add.w	r2, r3, #8
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr

08004a1a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b083      	sub	sp, #12
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	689a      	ldr	r2, [r3, #8]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	683a      	ldr	r2, [r7, #0]
 8004a58:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	683a      	ldr	r2, [r7, #0]
 8004a5e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	1c5a      	adds	r2, r3, #1
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	601a      	str	r2, [r3, #0]
}
 8004a70:	bf00      	nop
 8004a72:	3714      	adds	r7, #20
 8004a74:	46bd      	mov	sp, r7
 8004a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7a:	4770      	bx	lr

08004a7c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b085      	sub	sp, #20
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a92:	d103      	bne.n	8004a9c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	691b      	ldr	r3, [r3, #16]
 8004a98:	60fb      	str	r3, [r7, #12]
 8004a9a:	e00c      	b.n	8004ab6 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3308      	adds	r3, #8
 8004aa0:	60fb      	str	r3, [r7, #12]
 8004aa2:	e002      	b.n	8004aaa <vListInsert+0x2e>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	60fb      	str	r3, [r7, #12]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d2f6      	bcs.n	8004aa4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	683a      	ldr	r2, [r7, #0]
 8004ad0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	601a      	str	r2, [r3, #0]
}
 8004ae2:	bf00      	nop
 8004ae4:	3714      	adds	r7, #20
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aec:	4770      	bx	lr

08004aee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004aee:	b480      	push	{r7}
 8004af0:	b085      	sub	sp, #20
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	687a      	ldr	r2, [r7, #4]
 8004b02:	6892      	ldr	r2, [r2, #8]
 8004b04:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6852      	ldr	r2, [r2, #4]
 8004b0e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	429a      	cmp	r2, r3
 8004b18:	d103      	bne.n	8004b22 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689a      	ldr	r2, [r3, #8]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	1e5a      	subs	r2, r3, #1
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
	...

08004b44 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10c      	bne.n	8004b72 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5c:	b672      	cpsid	i
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	b662      	cpsie	i
 8004b6c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004b6e:	bf00      	nop
 8004b70:	e7fe      	b.n	8004b70 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8004b72:	f001 fb83 	bl	800627c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b7e:	68f9      	ldr	r1, [r7, #12]
 8004b80:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004b82:	fb01 f303 	mul.w	r3, r1, r3
 8004b86:	441a      	add	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	68f9      	ldr	r1, [r7, #12]
 8004ba6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004ba8:	fb01 f303 	mul.w	r3, r1, r3
 8004bac:	441a      	add	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	22ff      	movs	r2, #255	; 0xff
 8004bb6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	22ff      	movs	r2, #255	; 0xff
 8004bbe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d114      	bne.n	8004bf2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d01a      	beq.n	8004c06 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	3310      	adds	r3, #16
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f000 fec9 	bl	800596c <xTaskRemoveFromEventList>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d012      	beq.n	8004c06 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004be0:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <xQueueGenericReset+0xd0>)
 8004be2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004be6:	601a      	str	r2, [r3, #0]
 8004be8:	f3bf 8f4f 	dsb	sy
 8004bec:	f3bf 8f6f 	isb	sy
 8004bf0:	e009      	b.n	8004c06 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	3310      	adds	r3, #16
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f7ff feef 	bl	80049da <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	3324      	adds	r3, #36	; 0x24
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff feea 	bl	80049da <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c06:	f001 fb6d 	bl	80062e4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c0a:	2301      	movs	r3, #1
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	e000ed04 	.word	0xe000ed04

08004c18 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b08a      	sub	sp, #40	; 0x28
 8004c1c:	af02      	add	r7, sp, #8
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	4613      	mov	r3, r2
 8004c24:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10c      	bne.n	8004c46 <xQueueGenericCreate+0x2e>
	__asm volatile
 8004c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c30:	b672      	cpsid	i
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	b662      	cpsie	i
 8004c40:	613b      	str	r3, [r7, #16]
}
 8004c42:	bf00      	nop
 8004c44:	e7fe      	b.n	8004c44 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d102      	bne.n	8004c52 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61fb      	str	r3, [r7, #28]
 8004c50:	e004      	b.n	8004c5c <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	fb02 f303 	mul.w	r3, r2, r3
 8004c5a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004c5c:	69fb      	ldr	r3, [r7, #28]
 8004c5e:	3348      	adds	r3, #72	; 0x48
 8004c60:	4618      	mov	r0, r3
 8004c62:	f001 fc37 	bl	80064d4 <pvPortMalloc>
 8004c66:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d011      	beq.n	8004c92 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	3348      	adds	r3, #72	; 0x48
 8004c76:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c80:	79fa      	ldrb	r2, [r7, #7]
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	4613      	mov	r3, r2
 8004c88:	697a      	ldr	r2, [r7, #20]
 8004c8a:	68b9      	ldr	r1, [r7, #8]
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f805 	bl	8004c9c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c92:	69bb      	ldr	r3, [r7, #24]
	}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3720      	adds	r7, #32
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	60f8      	str	r0, [r7, #12]
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	607a      	str	r2, [r7, #4]
 8004ca8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d103      	bne.n	8004cb8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	601a      	str	r2, [r3, #0]
 8004cb6:	e002      	b.n	8004cbe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	687a      	ldr	r2, [r7, #4]
 8004cbc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004cca:	2101      	movs	r1, #1
 8004ccc:	69b8      	ldr	r0, [r7, #24]
 8004cce:	f7ff ff39 	bl	8004b44 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004cd2:	bf00      	nop
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b08e      	sub	sp, #56	; 0x38
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10c      	bne.n	8004d08 <xQueueGiveFromISR+0x2e>
	__asm volatile
 8004cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cf2:	b672      	cpsid	i
 8004cf4:	f383 8811 	msr	BASEPRI, r3
 8004cf8:	f3bf 8f6f 	isb	sy
 8004cfc:	f3bf 8f4f 	dsb	sy
 8004d00:	b662      	cpsie	i
 8004d02:	623b      	str	r3, [r7, #32]
}
 8004d04:	bf00      	nop
 8004d06:	e7fe      	b.n	8004d06 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00c      	beq.n	8004d2a <xQueueGiveFromISR+0x50>
	__asm volatile
 8004d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d14:	b672      	cpsid	i
 8004d16:	f383 8811 	msr	BASEPRI, r3
 8004d1a:	f3bf 8f6f 	isb	sy
 8004d1e:	f3bf 8f4f 	dsb	sy
 8004d22:	b662      	cpsie	i
 8004d24:	61fb      	str	r3, [r7, #28]
}
 8004d26:	bf00      	nop
 8004d28:	e7fe      	b.n	8004d28 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d103      	bne.n	8004d3a <xQueueGiveFromISR+0x60>
 8004d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <xQueueGiveFromISR+0x64>
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e000      	b.n	8004d40 <xQueueGiveFromISR+0x66>
 8004d3e:	2300      	movs	r3, #0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d10c      	bne.n	8004d5e <xQueueGiveFromISR+0x84>
	__asm volatile
 8004d44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d48:	b672      	cpsid	i
 8004d4a:	f383 8811 	msr	BASEPRI, r3
 8004d4e:	f3bf 8f6f 	isb	sy
 8004d52:	f3bf 8f4f 	dsb	sy
 8004d56:	b662      	cpsie	i
 8004d58:	61bb      	str	r3, [r7, #24]
}
 8004d5a:	bf00      	nop
 8004d5c:	e7fe      	b.n	8004d5c <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004d5e:	f001 fb75 	bl	800644c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004d62:	f3ef 8211 	mrs	r2, BASEPRI
 8004d66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d6a:	b672      	cpsid	i
 8004d6c:	f383 8811 	msr	BASEPRI, r3
 8004d70:	f3bf 8f6f 	isb	sy
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	b662      	cpsie	i
 8004d7a:	617a      	str	r2, [r7, #20]
 8004d7c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004d7e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004d80:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d86:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004d88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d22b      	bcs.n	8004dea <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9e:	1c5a      	adds	r2, r3, #1
 8004da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da2:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004da4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dac:	d112      	bne.n	8004dd4 <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d016      	beq.n	8004de4 <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db8:	3324      	adds	r3, #36	; 0x24
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fdd6 	bl	800596c <xTaskRemoveFromEventList>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d00e      	beq.n	8004de4 <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d00b      	beq.n	8004de4 <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]
 8004dd2:	e007      	b.n	8004de4 <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004dd8:	3301      	adds	r3, #1
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	b25a      	sxtb	r2, r3
 8004dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004de4:	2301      	movs	r3, #1
 8004de6:	637b      	str	r3, [r7, #52]	; 0x34
 8004de8:	e001      	b.n	8004dee <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004dea:	2300      	movs	r3, #0
 8004dec:	637b      	str	r3, [r7, #52]	; 0x34
 8004dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004df0:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004df8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3738      	adds	r7, #56	; 0x38
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b08e      	sub	sp, #56	; 0x38
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004e16:	2300      	movs	r3, #0
 8004e18:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d10c      	bne.n	8004e3a <xQueueSemaphoreTake+0x36>
	__asm volatile
 8004e20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e24:	b672      	cpsid	i
 8004e26:	f383 8811 	msr	BASEPRI, r3
 8004e2a:	f3bf 8f6f 	isb	sy
 8004e2e:	f3bf 8f4f 	dsb	sy
 8004e32:	b662      	cpsie	i
 8004e34:	623b      	str	r3, [r7, #32]
}
 8004e36:	bf00      	nop
 8004e38:	e7fe      	b.n	8004e38 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d00c      	beq.n	8004e5c <xQueueSemaphoreTake+0x58>
	__asm volatile
 8004e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e46:	b672      	cpsid	i
 8004e48:	f383 8811 	msr	BASEPRI, r3
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	f3bf 8f4f 	dsb	sy
 8004e54:	b662      	cpsie	i
 8004e56:	61fb      	str	r3, [r7, #28]
}
 8004e58:	bf00      	nop
 8004e5a:	e7fe      	b.n	8004e5a <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e5c:	f000 ff4a 	bl	8005cf4 <xTaskGetSchedulerState>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d102      	bne.n	8004e6c <xQueueSemaphoreTake+0x68>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d101      	bne.n	8004e70 <xQueueSemaphoreTake+0x6c>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	e000      	b.n	8004e72 <xQueueSemaphoreTake+0x6e>
 8004e70:	2300      	movs	r3, #0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10c      	bne.n	8004e90 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	b672      	cpsid	i
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	b662      	cpsie	i
 8004e8a:	61bb      	str	r3, [r7, #24]
}
 8004e8c:	bf00      	nop
 8004e8e:	e7fe      	b.n	8004e8e <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004e90:	f001 f9f4 	bl	800627c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e98:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d024      	beq.n	8004eea <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ea2:	1e5a      	subs	r2, r3, #1
 8004ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d104      	bne.n	8004eba <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004eb0:	f001 f85c 	bl	8005f6c <pvTaskIncrementMutexHeldCount>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00f      	beq.n	8004ee2 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec4:	3310      	adds	r3, #16
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f000 fd50 	bl	800596c <xTaskRemoveFromEventList>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d007      	beq.n	8004ee2 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ed2:	4b55      	ldr	r3, [pc, #340]	; (8005028 <xQueueSemaphoreTake+0x224>)
 8004ed4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ee2:	f001 f9ff 	bl	80062e4 <vPortExitCritical>
				return pdPASS;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e099      	b.n	800501e <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d113      	bne.n	8004f18 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00c      	beq.n	8004f10 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004efa:	b672      	cpsid	i
 8004efc:	f383 8811 	msr	BASEPRI, r3
 8004f00:	f3bf 8f6f 	isb	sy
 8004f04:	f3bf 8f4f 	dsb	sy
 8004f08:	b662      	cpsie	i
 8004f0a:	617b      	str	r3, [r7, #20]
}
 8004f0c:	bf00      	nop
 8004f0e:	e7fe      	b.n	8004f0e <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004f10:	f001 f9e8 	bl	80062e4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004f14:	2300      	movs	r3, #0
 8004f16:	e082      	b.n	800501e <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004f18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d106      	bne.n	8004f2c <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004f1e:	f107 030c 	add.w	r3, r7, #12
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fd86 	bl	8005a34 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004f2c:	f001 f9da 	bl	80062e4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004f30:	f000 fb32 	bl	8005598 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004f34:	f001 f9a2 	bl	800627c <vPortEnterCritical>
 8004f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f3a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004f3e:	b25b      	sxtb	r3, r3
 8004f40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f44:	d103      	bne.n	8004f4e <xQueueSemaphoreTake+0x14a>
 8004f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f50:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f54:	b25b      	sxtb	r3, r3
 8004f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f5a:	d103      	bne.n	8004f64 <xQueueSemaphoreTake+0x160>
 8004f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004f64:	f001 f9be 	bl	80062e4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004f68:	463a      	mov	r2, r7
 8004f6a:	f107 030c 	add.w	r3, r7, #12
 8004f6e:	4611      	mov	r1, r2
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 fd75 	bl	8005a60 <xTaskCheckForTimeOut>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d132      	bne.n	8004fe2 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f7c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004f7e:	f000 f8bf 	bl	8005100 <prvIsQueueEmpty>
 8004f82:	4603      	mov	r3, r0
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d026      	beq.n	8004fd6 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d109      	bne.n	8004fa4 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 8004f90:	f001 f974 	bl	800627c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	4618      	mov	r0, r3
 8004f9a:	f000 fec9 	bl	8005d30 <xTaskPriorityInherit>
 8004f9e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004fa0:	f001 f9a0 	bl	80062e4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa6:	3324      	adds	r3, #36	; 0x24
 8004fa8:	683a      	ldr	r2, [r7, #0]
 8004faa:	4611      	mov	r1, r2
 8004fac:	4618      	mov	r0, r3
 8004fae:	f000 fcb7 	bl	8005920 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004fb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fb4:	f000 f852 	bl	800505c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004fb8:	f000 fafc 	bl	80055b4 <xTaskResumeAll>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f47f af66 	bne.w	8004e90 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 8004fc4:	4b18      	ldr	r3, [pc, #96]	; (8005028 <xQueueSemaphoreTake+0x224>)
 8004fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fca:	601a      	str	r2, [r3, #0]
 8004fcc:	f3bf 8f4f 	dsb	sy
 8004fd0:	f3bf 8f6f 	isb	sy
 8004fd4:	e75c      	b.n	8004e90 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004fd6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fd8:	f000 f840 	bl	800505c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004fdc:	f000 faea 	bl	80055b4 <xTaskResumeAll>
 8004fe0:	e756      	b.n	8004e90 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004fe2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fe4:	f000 f83a 	bl	800505c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004fe8:	f000 fae4 	bl	80055b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004fec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004fee:	f000 f887 	bl	8005100 <prvIsQueueEmpty>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f43f af4b 	beq.w	8004e90 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00d      	beq.n	800501c <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 8005000:	f001 f93c 	bl	800627c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005004:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005006:	f000 f811 	bl	800502c <prvGetDisinheritPriorityAfterTimeout>
 800500a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800500c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005012:	4618      	mov	r0, r3
 8005014:	f000 ff0c 	bl	8005e30 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005018:	f001 f964 	bl	80062e4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800501c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800501e:	4618      	mov	r0, r3
 8005020:	3738      	adds	r7, #56	; 0x38
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	e000ed04 	.word	0xe000ed04

0800502c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005038:	2b00      	cmp	r3, #0
 800503a:	d006      	beq.n	800504a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f1c3 0307 	rsb	r3, r3, #7
 8005046:	60fb      	str	r3, [r7, #12]
 8005048:	e001      	b.n	800504e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800504e:	68fb      	ldr	r3, [r7, #12]
	}
 8005050:	4618      	mov	r0, r3
 8005052:	3714      	adds	r7, #20
 8005054:	46bd      	mov	sp, r7
 8005056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505a:	4770      	bx	lr

0800505c <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005064:	f001 f90a 	bl	800627c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800506e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005070:	e011      	b.n	8005096 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005076:	2b00      	cmp	r3, #0
 8005078:	d012      	beq.n	80050a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3324      	adds	r3, #36	; 0x24
 800507e:	4618      	mov	r0, r3
 8005080:	f000 fc74 	bl	800596c <xTaskRemoveFromEventList>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800508a:	f000 fd4f 	bl	8005b2c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800508e:	7bfb      	ldrb	r3, [r7, #15]
 8005090:	3b01      	subs	r3, #1
 8005092:	b2db      	uxtb	r3, r3
 8005094:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800509a:	2b00      	cmp	r3, #0
 800509c:	dce9      	bgt.n	8005072 <prvUnlockQueue+0x16>
 800509e:	e000      	b.n	80050a2 <prvUnlockQueue+0x46>
					break;
 80050a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	22ff      	movs	r2, #255	; 0xff
 80050a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80050aa:	f001 f91b 	bl	80062e4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80050ae:	f001 f8e5 	bl	800627c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050ba:	e011      	b.n	80050e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d012      	beq.n	80050ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3310      	adds	r3, #16
 80050c8:	4618      	mov	r0, r3
 80050ca:	f000 fc4f 	bl	800596c <xTaskRemoveFromEventList>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80050d4:	f000 fd2a 	bl	8005b2c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80050d8:	7bbb      	ldrb	r3, [r7, #14]
 80050da:	3b01      	subs	r3, #1
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80050e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	dce9      	bgt.n	80050bc <prvUnlockQueue+0x60>
 80050e8:	e000      	b.n	80050ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80050ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	22ff      	movs	r2, #255	; 0xff
 80050f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80050f4:	f001 f8f6 	bl	80062e4 <vPortExitCritical>
}
 80050f8:	bf00      	nop
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005108:	f001 f8b8 	bl	800627c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005110:	2b00      	cmp	r3, #0
 8005112:	d102      	bne.n	800511a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005114:	2301      	movs	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	e001      	b.n	800511e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800511a:	2300      	movs	r3, #0
 800511c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800511e:	f001 f8e1 	bl	80062e4 <vPortExitCritical>

	return xReturn;
 8005122:	68fb      	ldr	r3, [r7, #12]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800512c:	b580      	push	{r7, lr}
 800512e:	b08e      	sub	sp, #56	; 0x38
 8005130:	af04      	add	r7, sp, #16
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
 8005138:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800513a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800513c:	2b00      	cmp	r3, #0
 800513e:	d10c      	bne.n	800515a <xTaskCreateStatic+0x2e>
	__asm volatile
 8005140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005144:	b672      	cpsid	i
 8005146:	f383 8811 	msr	BASEPRI, r3
 800514a:	f3bf 8f6f 	isb	sy
 800514e:	f3bf 8f4f 	dsb	sy
 8005152:	b662      	cpsie	i
 8005154:	623b      	str	r3, [r7, #32]
}
 8005156:	bf00      	nop
 8005158:	e7fe      	b.n	8005158 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800515a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800515c:	2b00      	cmp	r3, #0
 800515e:	d10c      	bne.n	800517a <xTaskCreateStatic+0x4e>
	__asm volatile
 8005160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005164:	b672      	cpsid	i
 8005166:	f383 8811 	msr	BASEPRI, r3
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	b662      	cpsie	i
 8005174:	61fb      	str	r3, [r7, #28]
}
 8005176:	bf00      	nop
 8005178:	e7fe      	b.n	8005178 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800517a:	2354      	movs	r3, #84	; 0x54
 800517c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	2b54      	cmp	r3, #84	; 0x54
 8005182:	d00c      	beq.n	800519e <xTaskCreateStatic+0x72>
	__asm volatile
 8005184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005188:	b672      	cpsid	i
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	b662      	cpsie	i
 8005198:	61bb      	str	r3, [r7, #24]
}
 800519a:	bf00      	nop
 800519c:	e7fe      	b.n	800519c <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800519e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80051a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d01e      	beq.n	80051e4 <xTaskCreateStatic+0xb8>
 80051a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d01b      	beq.n	80051e4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80051ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051ae:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80051b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80051b4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80051b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b8:	2202      	movs	r2, #2
 80051ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80051be:	2300      	movs	r3, #0
 80051c0:	9303      	str	r3, [sp, #12]
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	9302      	str	r3, [sp, #8]
 80051c6:	f107 0314 	add.w	r3, r7, #20
 80051ca:	9301      	str	r3, [sp, #4]
 80051cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	687a      	ldr	r2, [r7, #4]
 80051d4:	68b9      	ldr	r1, [r7, #8]
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 f850 	bl	800527c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80051de:	f000 f8d7 	bl	8005390 <prvAddNewTaskToReadyList>
 80051e2:	e001      	b.n	80051e8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80051e8:	697b      	ldr	r3, [r7, #20]
	}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3728      	adds	r7, #40	; 0x28
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b08c      	sub	sp, #48	; 0x30
 80051f6:	af04      	add	r7, sp, #16
 80051f8:	60f8      	str	r0, [r7, #12]
 80051fa:	60b9      	str	r1, [r7, #8]
 80051fc:	603b      	str	r3, [r7, #0]
 80051fe:	4613      	mov	r3, r2
 8005200:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005202:	88fb      	ldrh	r3, [r7, #6]
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4618      	mov	r0, r3
 8005208:	f001 f964 	bl	80064d4 <pvPortMalloc>
 800520c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00e      	beq.n	8005232 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005214:	2054      	movs	r0, #84	; 0x54
 8005216:	f001 f95d 	bl	80064d4 <pvPortMalloc>
 800521a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d003      	beq.n	800522a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	697a      	ldr	r2, [r7, #20]
 8005226:	631a      	str	r2, [r3, #48]	; 0x30
 8005228:	e005      	b.n	8005236 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800522a:	6978      	ldr	r0, [r7, #20]
 800522c:	f001 fa1c 	bl	8006668 <vPortFree>
 8005230:	e001      	b.n	8005236 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005232:	2300      	movs	r3, #0
 8005234:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d017      	beq.n	800526c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	2200      	movs	r2, #0
 8005240:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005244:	88fa      	ldrh	r2, [r7, #6]
 8005246:	2300      	movs	r3, #0
 8005248:	9303      	str	r3, [sp, #12]
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	9302      	str	r3, [sp, #8]
 800524e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005250:	9301      	str	r3, [sp, #4]
 8005252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005254:	9300      	str	r3, [sp, #0]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	68b9      	ldr	r1, [r7, #8]
 800525a:	68f8      	ldr	r0, [r7, #12]
 800525c:	f000 f80e 	bl	800527c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005260:	69f8      	ldr	r0, [r7, #28]
 8005262:	f000 f895 	bl	8005390 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005266:	2301      	movs	r3, #1
 8005268:	61bb      	str	r3, [r7, #24]
 800526a:	e002      	b.n	8005272 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800526c:	f04f 33ff 	mov.w	r3, #4294967295
 8005270:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005272:	69bb      	ldr	r3, [r7, #24]
	}
 8005274:	4618      	mov	r0, r3
 8005276:	3720      	adds	r7, #32
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b088      	sub	sp, #32
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	60b9      	str	r1, [r7, #8]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800528a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800528e:	6879      	ldr	r1, [r7, #4]
 8005290:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8005294:	440b      	add	r3, r1
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	4413      	add	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	f023 0307 	bic.w	r3, r3, #7
 80052a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	f003 0307 	and.w	r3, r3, #7
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00c      	beq.n	80052c8 <prvInitialiseNewTask+0x4c>
	__asm volatile
 80052ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052b2:	b672      	cpsid	i
 80052b4:	f383 8811 	msr	BASEPRI, r3
 80052b8:	f3bf 8f6f 	isb	sy
 80052bc:	f3bf 8f4f 	dsb	sy
 80052c0:	b662      	cpsie	i
 80052c2:	617b      	str	r3, [r7, #20]
}
 80052c4:	bf00      	nop
 80052c6:	e7fe      	b.n	80052c6 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d01f      	beq.n	800530e <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052ce:	2300      	movs	r3, #0
 80052d0:	61fb      	str	r3, [r7, #28]
 80052d2:	e012      	b.n	80052fa <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80052d4:	68ba      	ldr	r2, [r7, #8]
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	4413      	add	r3, r2
 80052da:	7819      	ldrb	r1, [r3, #0]
 80052dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	4413      	add	r3, r2
 80052e2:	3334      	adds	r3, #52	; 0x34
 80052e4:	460a      	mov	r2, r1
 80052e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052e8:	68ba      	ldr	r2, [r7, #8]
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	4413      	add	r3, r2
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d006      	beq.n	8005302 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052f4:	69fb      	ldr	r3, [r7, #28]
 80052f6:	3301      	adds	r3, #1
 80052f8:	61fb      	str	r3, [r7, #28]
 80052fa:	69fb      	ldr	r3, [r7, #28]
 80052fc:	2b0f      	cmp	r3, #15
 80052fe:	d9e9      	bls.n	80052d4 <prvInitialiseNewTask+0x58>
 8005300:	e000      	b.n	8005304 <prvInitialiseNewTask+0x88>
			{
				break;
 8005302:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005306:	2200      	movs	r2, #0
 8005308:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800530c:	e003      	b.n	8005316 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800530e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005310:	2200      	movs	r2, #0
 8005312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005318:	2b06      	cmp	r3, #6
 800531a:	d901      	bls.n	8005320 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800531c:	2306      	movs	r3, #6
 800531e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005322:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005324:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005328:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800532a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800532c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800532e:	2200      	movs	r2, #0
 8005330:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005334:	3304      	adds	r3, #4
 8005336:	4618      	mov	r0, r3
 8005338:	f7ff fb6f 	bl	8004a1a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800533c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800533e:	3318      	adds	r3, #24
 8005340:	4618      	mov	r0, r3
 8005342:	f7ff fb6a 	bl	8004a1a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005348:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800534a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800534c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534e:	f1c3 0207 	rsb	r2, r3, #7
 8005352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005354:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800535a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800535c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800535e:	2200      	movs	r2, #0
 8005360:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005364:	2200      	movs	r2, #0
 8005366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	68f9      	ldr	r1, [r7, #12]
 800536e:	69b8      	ldr	r0, [r7, #24]
 8005370:	f000 fe76 	bl	8006060 <pxPortInitialiseStack>
 8005374:	4602      	mov	r2, r0
 8005376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005378:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800537a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800537c:	2b00      	cmp	r3, #0
 800537e:	d002      	beq.n	8005386 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005382:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005384:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005386:	bf00      	nop
 8005388:	3720      	adds	r7, #32
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}
	...

08005390 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005398:	f000 ff70 	bl	800627c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800539c:	4b2a      	ldr	r3, [pc, #168]	; (8005448 <prvAddNewTaskToReadyList+0xb8>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3301      	adds	r3, #1
 80053a2:	4a29      	ldr	r2, [pc, #164]	; (8005448 <prvAddNewTaskToReadyList+0xb8>)
 80053a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80053a6:	4b29      	ldr	r3, [pc, #164]	; (800544c <prvAddNewTaskToReadyList+0xbc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d109      	bne.n	80053c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80053ae:	4a27      	ldr	r2, [pc, #156]	; (800544c <prvAddNewTaskToReadyList+0xbc>)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80053b4:	4b24      	ldr	r3, [pc, #144]	; (8005448 <prvAddNewTaskToReadyList+0xb8>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d110      	bne.n	80053de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80053bc:	f000 fbda 	bl	8005b74 <prvInitialiseTaskLists>
 80053c0:	e00d      	b.n	80053de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80053c2:	4b23      	ldr	r3, [pc, #140]	; (8005450 <prvAddNewTaskToReadyList+0xc0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d109      	bne.n	80053de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80053ca:	4b20      	ldr	r3, [pc, #128]	; (800544c <prvAddNewTaskToReadyList+0xbc>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d802      	bhi.n	80053de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80053d8:	4a1c      	ldr	r2, [pc, #112]	; (800544c <prvAddNewTaskToReadyList+0xbc>)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80053de:	4b1d      	ldr	r3, [pc, #116]	; (8005454 <prvAddNewTaskToReadyList+0xc4>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	3301      	adds	r3, #1
 80053e4:	4a1b      	ldr	r2, [pc, #108]	; (8005454 <prvAddNewTaskToReadyList+0xc4>)
 80053e6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ec:	2201      	movs	r2, #1
 80053ee:	409a      	lsls	r2, r3
 80053f0:	4b19      	ldr	r3, [pc, #100]	; (8005458 <prvAddNewTaskToReadyList+0xc8>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	4a18      	ldr	r2, [pc, #96]	; (8005458 <prvAddNewTaskToReadyList+0xc8>)
 80053f8:	6013      	str	r3, [r2, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fe:	4613      	mov	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4413      	add	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4a15      	ldr	r2, [pc, #84]	; (800545c <prvAddNewTaskToReadyList+0xcc>)
 8005408:	441a      	add	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	3304      	adds	r3, #4
 800540e:	4619      	mov	r1, r3
 8005410:	4610      	mov	r0, r2
 8005412:	f7ff fb0f 	bl	8004a34 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005416:	f000 ff65 	bl	80062e4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800541a:	4b0d      	ldr	r3, [pc, #52]	; (8005450 <prvAddNewTaskToReadyList+0xc0>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00e      	beq.n	8005440 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005422:	4b0a      	ldr	r3, [pc, #40]	; (800544c <prvAddNewTaskToReadyList+0xbc>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800542c:	429a      	cmp	r2, r3
 800542e:	d207      	bcs.n	8005440 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005430:	4b0b      	ldr	r3, [pc, #44]	; (8005460 <prvAddNewTaskToReadyList+0xd0>)
 8005432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	f3bf 8f4f 	dsb	sy
 800543c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005440:	bf00      	nop
 8005442:	3708      	adds	r7, #8
 8005444:	46bd      	mov	sp, r7
 8005446:	bd80      	pop	{r7, pc}
 8005448:	200007f4 	.word	0x200007f4
 800544c:	200006f4 	.word	0x200006f4
 8005450:	20000800 	.word	0x20000800
 8005454:	20000810 	.word	0x20000810
 8005458:	200007fc 	.word	0x200007fc
 800545c:	200006f8 	.word	0x200006f8
 8005460:	e000ed04 	.word	0xe000ed04

08005464 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005464:	b580      	push	{r7, lr}
 8005466:	b084      	sub	sp, #16
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800546c:	2300      	movs	r3, #0
 800546e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d019      	beq.n	80054aa <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005476:	4b14      	ldr	r3, [pc, #80]	; (80054c8 <vTaskDelay+0x64>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00c      	beq.n	8005498 <vTaskDelay+0x34>
	__asm volatile
 800547e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005482:	b672      	cpsid	i
 8005484:	f383 8811 	msr	BASEPRI, r3
 8005488:	f3bf 8f6f 	isb	sy
 800548c:	f3bf 8f4f 	dsb	sy
 8005490:	b662      	cpsie	i
 8005492:	60bb      	str	r3, [r7, #8]
}
 8005494:	bf00      	nop
 8005496:	e7fe      	b.n	8005496 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8005498:	f000 f87e 	bl	8005598 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800549c:	2100      	movs	r1, #0
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 fd78 	bl	8005f94 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80054a4:	f000 f886 	bl	80055b4 <xTaskResumeAll>
 80054a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d107      	bne.n	80054c0 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80054b0:	4b06      	ldr	r3, [pc, #24]	; (80054cc <vTaskDelay+0x68>)
 80054b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054b6:	601a      	str	r2, [r3, #0]
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80054c0:	bf00      	nop
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	2000081c 	.word	0x2000081c
 80054cc:	e000ed04 	.word	0xe000ed04

080054d0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b08a      	sub	sp, #40	; 0x28
 80054d4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80054d6:	2300      	movs	r3, #0
 80054d8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054da:	2300      	movs	r3, #0
 80054dc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054de:	463a      	mov	r2, r7
 80054e0:	1d39      	adds	r1, r7, #4
 80054e2:	f107 0308 	add.w	r3, r7, #8
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fb f864 	bl	80005b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054ec:	6839      	ldr	r1, [r7, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	9202      	str	r2, [sp, #8]
 80054f4:	9301      	str	r3, [sp, #4]
 80054f6:	2300      	movs	r3, #0
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	2300      	movs	r3, #0
 80054fc:	460a      	mov	r2, r1
 80054fe:	4920      	ldr	r1, [pc, #128]	; (8005580 <vTaskStartScheduler+0xb0>)
 8005500:	4820      	ldr	r0, [pc, #128]	; (8005584 <vTaskStartScheduler+0xb4>)
 8005502:	f7ff fe13 	bl	800512c <xTaskCreateStatic>
 8005506:	4603      	mov	r3, r0
 8005508:	4a1f      	ldr	r2, [pc, #124]	; (8005588 <vTaskStartScheduler+0xb8>)
 800550a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800550c:	4b1e      	ldr	r3, [pc, #120]	; (8005588 <vTaskStartScheduler+0xb8>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005514:	2301      	movs	r3, #1
 8005516:	617b      	str	r3, [r7, #20]
 8005518:	e001      	b.n	800551e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800551a:	2300      	movs	r3, #0
 800551c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d118      	bne.n	8005556 <vTaskStartScheduler+0x86>
	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	b672      	cpsid	i
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	b662      	cpsie	i
 8005538:	613b      	str	r3, [r7, #16]
}
 800553a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800553c:	4b13      	ldr	r3, [pc, #76]	; (800558c <vTaskStartScheduler+0xbc>)
 800553e:	f04f 32ff 	mov.w	r2, #4294967295
 8005542:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005544:	4b12      	ldr	r3, [pc, #72]	; (8005590 <vTaskStartScheduler+0xc0>)
 8005546:	2201      	movs	r2, #1
 8005548:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800554a:	4b12      	ldr	r3, [pc, #72]	; (8005594 <vTaskStartScheduler+0xc4>)
 800554c:	2200      	movs	r2, #0
 800554e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005550:	f000 fe16 	bl	8006180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005554:	e010      	b.n	8005578 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555c:	d10c      	bne.n	8005578 <vTaskStartScheduler+0xa8>
	__asm volatile
 800555e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005562:	b672      	cpsid	i
 8005564:	f383 8811 	msr	BASEPRI, r3
 8005568:	f3bf 8f6f 	isb	sy
 800556c:	f3bf 8f4f 	dsb	sy
 8005570:	b662      	cpsie	i
 8005572:	60fb      	str	r3, [r7, #12]
}
 8005574:	bf00      	nop
 8005576:	e7fe      	b.n	8005576 <vTaskStartScheduler+0xa6>
}
 8005578:	bf00      	nop
 800557a:	3718      	adds	r7, #24
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	08007e5c 	.word	0x08007e5c
 8005584:	08005b45 	.word	0x08005b45
 8005588:	20000818 	.word	0x20000818
 800558c:	20000814 	.word	0x20000814
 8005590:	20000800 	.word	0x20000800
 8005594:	200007f8 	.word	0x200007f8

08005598 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800559c:	4b04      	ldr	r3, [pc, #16]	; (80055b0 <vTaskSuspendAll+0x18>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	3301      	adds	r3, #1
 80055a2:	4a03      	ldr	r2, [pc, #12]	; (80055b0 <vTaskSuspendAll+0x18>)
 80055a4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80055a6:	bf00      	nop
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr
 80055b0:	2000081c 	.word	0x2000081c

080055b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80055ba:	2300      	movs	r3, #0
 80055bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80055be:	2300      	movs	r3, #0
 80055c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80055c2:	4b42      	ldr	r3, [pc, #264]	; (80056cc <xTaskResumeAll+0x118>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d10c      	bne.n	80055e4 <xTaskResumeAll+0x30>
	__asm volatile
 80055ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ce:	b672      	cpsid	i
 80055d0:	f383 8811 	msr	BASEPRI, r3
 80055d4:	f3bf 8f6f 	isb	sy
 80055d8:	f3bf 8f4f 	dsb	sy
 80055dc:	b662      	cpsie	i
 80055de:	603b      	str	r3, [r7, #0]
}
 80055e0:	bf00      	nop
 80055e2:	e7fe      	b.n	80055e2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055e4:	f000 fe4a 	bl	800627c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055e8:	4b38      	ldr	r3, [pc, #224]	; (80056cc <xTaskResumeAll+0x118>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3b01      	subs	r3, #1
 80055ee:	4a37      	ldr	r2, [pc, #220]	; (80056cc <xTaskResumeAll+0x118>)
 80055f0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055f2:	4b36      	ldr	r3, [pc, #216]	; (80056cc <xTaskResumeAll+0x118>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d161      	bne.n	80056be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055fa:	4b35      	ldr	r3, [pc, #212]	; (80056d0 <xTaskResumeAll+0x11c>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d05d      	beq.n	80056be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005602:	e02e      	b.n	8005662 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005604:	4b33      	ldr	r3, [pc, #204]	; (80056d4 <xTaskResumeAll+0x120>)
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	68db      	ldr	r3, [r3, #12]
 800560a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	3318      	adds	r3, #24
 8005610:	4618      	mov	r0, r3
 8005612:	f7ff fa6c 	bl	8004aee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	3304      	adds	r3, #4
 800561a:	4618      	mov	r0, r3
 800561c:	f7ff fa67 	bl	8004aee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005624:	2201      	movs	r2, #1
 8005626:	409a      	lsls	r2, r3
 8005628:	4b2b      	ldr	r3, [pc, #172]	; (80056d8 <xTaskResumeAll+0x124>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4313      	orrs	r3, r2
 800562e:	4a2a      	ldr	r2, [pc, #168]	; (80056d8 <xTaskResumeAll+0x124>)
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005636:	4613      	mov	r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	4413      	add	r3, r2
 800563c:	009b      	lsls	r3, r3, #2
 800563e:	4a27      	ldr	r2, [pc, #156]	; (80056dc <xTaskResumeAll+0x128>)
 8005640:	441a      	add	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	3304      	adds	r3, #4
 8005646:	4619      	mov	r1, r3
 8005648:	4610      	mov	r0, r2
 800564a:	f7ff f9f3 	bl	8004a34 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005652:	4b23      	ldr	r3, [pc, #140]	; (80056e0 <xTaskResumeAll+0x12c>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005658:	429a      	cmp	r2, r3
 800565a:	d302      	bcc.n	8005662 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800565c:	4b21      	ldr	r3, [pc, #132]	; (80056e4 <xTaskResumeAll+0x130>)
 800565e:	2201      	movs	r2, #1
 8005660:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005662:	4b1c      	ldr	r3, [pc, #112]	; (80056d4 <xTaskResumeAll+0x120>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1cc      	bne.n	8005604 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d001      	beq.n	8005674 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005670:	f000 fb20 	bl	8005cb4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005674:	4b1c      	ldr	r3, [pc, #112]	; (80056e8 <xTaskResumeAll+0x134>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d010      	beq.n	80056a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005680:	f000 f836 	bl	80056f0 <xTaskIncrementTick>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d002      	beq.n	8005690 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800568a:	4b16      	ldr	r3, [pc, #88]	; (80056e4 <xTaskResumeAll+0x130>)
 800568c:	2201      	movs	r2, #1
 800568e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	3b01      	subs	r3, #1
 8005694:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1f1      	bne.n	8005680 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800569c:	4b12      	ldr	r3, [pc, #72]	; (80056e8 <xTaskResumeAll+0x134>)
 800569e:	2200      	movs	r2, #0
 80056a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80056a2:	4b10      	ldr	r3, [pc, #64]	; (80056e4 <xTaskResumeAll+0x130>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d009      	beq.n	80056be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80056aa:	2301      	movs	r3, #1
 80056ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80056ae:	4b0f      	ldr	r3, [pc, #60]	; (80056ec <xTaskResumeAll+0x138>)
 80056b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056b4:	601a      	str	r2, [r3, #0]
 80056b6:	f3bf 8f4f 	dsb	sy
 80056ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80056be:	f000 fe11 	bl	80062e4 <vPortExitCritical>

	return xAlreadyYielded;
 80056c2:	68bb      	ldr	r3, [r7, #8]
}
 80056c4:	4618      	mov	r0, r3
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	2000081c 	.word	0x2000081c
 80056d0:	200007f4 	.word	0x200007f4
 80056d4:	200007b4 	.word	0x200007b4
 80056d8:	200007fc 	.word	0x200007fc
 80056dc:	200006f8 	.word	0x200006f8
 80056e0:	200006f4 	.word	0x200006f4
 80056e4:	20000808 	.word	0x20000808
 80056e8:	20000804 	.word	0x20000804
 80056ec:	e000ed04 	.word	0xe000ed04

080056f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b086      	sub	sp, #24
 80056f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056f6:	2300      	movs	r3, #0
 80056f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056fa:	4b4f      	ldr	r3, [pc, #316]	; (8005838 <xTaskIncrementTick+0x148>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f040 808a 	bne.w	8005818 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005704:	4b4d      	ldr	r3, [pc, #308]	; (800583c <xTaskIncrementTick+0x14c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3301      	adds	r3, #1
 800570a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800570c:	4a4b      	ldr	r2, [pc, #300]	; (800583c <xTaskIncrementTick+0x14c>)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d122      	bne.n	800575e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8005718:	4b49      	ldr	r3, [pc, #292]	; (8005840 <xTaskIncrementTick+0x150>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00c      	beq.n	800573c <xTaskIncrementTick+0x4c>
	__asm volatile
 8005722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005726:	b672      	cpsid	i
 8005728:	f383 8811 	msr	BASEPRI, r3
 800572c:	f3bf 8f6f 	isb	sy
 8005730:	f3bf 8f4f 	dsb	sy
 8005734:	b662      	cpsie	i
 8005736:	603b      	str	r3, [r7, #0]
}
 8005738:	bf00      	nop
 800573a:	e7fe      	b.n	800573a <xTaskIncrementTick+0x4a>
 800573c:	4b40      	ldr	r3, [pc, #256]	; (8005840 <xTaskIncrementTick+0x150>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	60fb      	str	r3, [r7, #12]
 8005742:	4b40      	ldr	r3, [pc, #256]	; (8005844 <xTaskIncrementTick+0x154>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a3e      	ldr	r2, [pc, #248]	; (8005840 <xTaskIncrementTick+0x150>)
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	4a3e      	ldr	r2, [pc, #248]	; (8005844 <xTaskIncrementTick+0x154>)
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6013      	str	r3, [r2, #0]
 8005750:	4b3d      	ldr	r3, [pc, #244]	; (8005848 <xTaskIncrementTick+0x158>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3301      	adds	r3, #1
 8005756:	4a3c      	ldr	r2, [pc, #240]	; (8005848 <xTaskIncrementTick+0x158>)
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	f000 faab 	bl	8005cb4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800575e:	4b3b      	ldr	r3, [pc, #236]	; (800584c <xTaskIncrementTick+0x15c>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	693a      	ldr	r2, [r7, #16]
 8005764:	429a      	cmp	r2, r3
 8005766:	d348      	bcc.n	80057fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005768:	4b35      	ldr	r3, [pc, #212]	; (8005840 <xTaskIncrementTick+0x150>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d104      	bne.n	800577c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005772:	4b36      	ldr	r3, [pc, #216]	; (800584c <xTaskIncrementTick+0x15c>)
 8005774:	f04f 32ff 	mov.w	r2, #4294967295
 8005778:	601a      	str	r2, [r3, #0]
					break;
 800577a:	e03e      	b.n	80057fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800577c:	4b30      	ldr	r3, [pc, #192]	; (8005840 <xTaskIncrementTick+0x150>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68db      	ldr	r3, [r3, #12]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	429a      	cmp	r2, r3
 8005792:	d203      	bcs.n	800579c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005794:	4a2d      	ldr	r2, [pc, #180]	; (800584c <xTaskIncrementTick+0x15c>)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800579a:	e02e      	b.n	80057fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	3304      	adds	r3, #4
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7ff f9a4 	bl	8004aee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d004      	beq.n	80057b8 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	3318      	adds	r3, #24
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7ff f99b 	bl	8004aee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057bc:	2201      	movs	r2, #1
 80057be:	409a      	lsls	r2, r3
 80057c0:	4b23      	ldr	r3, [pc, #140]	; (8005850 <xTaskIncrementTick+0x160>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4313      	orrs	r3, r2
 80057c6:	4a22      	ldr	r2, [pc, #136]	; (8005850 <xTaskIncrementTick+0x160>)
 80057c8:	6013      	str	r3, [r2, #0]
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ce:	4613      	mov	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	4413      	add	r3, r2
 80057d4:	009b      	lsls	r3, r3, #2
 80057d6:	4a1f      	ldr	r2, [pc, #124]	; (8005854 <xTaskIncrementTick+0x164>)
 80057d8:	441a      	add	r2, r3
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	3304      	adds	r3, #4
 80057de:	4619      	mov	r1, r3
 80057e0:	4610      	mov	r0, r2
 80057e2:	f7ff f927 	bl	8004a34 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057ea:	4b1b      	ldr	r3, [pc, #108]	; (8005858 <xTaskIncrementTick+0x168>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d3b9      	bcc.n	8005768 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 80057f4:	2301      	movs	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057f8:	e7b6      	b.n	8005768 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057fa:	4b17      	ldr	r3, [pc, #92]	; (8005858 <xTaskIncrementTick+0x168>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005800:	4914      	ldr	r1, [pc, #80]	; (8005854 <xTaskIncrementTick+0x164>)
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	440b      	add	r3, r1
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b01      	cmp	r3, #1
 8005810:	d907      	bls.n	8005822 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8005812:	2301      	movs	r3, #1
 8005814:	617b      	str	r3, [r7, #20]
 8005816:	e004      	b.n	8005822 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005818:	4b10      	ldr	r3, [pc, #64]	; (800585c <xTaskIncrementTick+0x16c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	3301      	adds	r3, #1
 800581e:	4a0f      	ldr	r2, [pc, #60]	; (800585c <xTaskIncrementTick+0x16c>)
 8005820:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005822:	4b0f      	ldr	r3, [pc, #60]	; (8005860 <xTaskIncrementTick+0x170>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800582a:	2301      	movs	r3, #1
 800582c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800582e:	697b      	ldr	r3, [r7, #20]
}
 8005830:	4618      	mov	r0, r3
 8005832:	3718      	adds	r7, #24
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}
 8005838:	2000081c 	.word	0x2000081c
 800583c:	200007f8 	.word	0x200007f8
 8005840:	200007ac 	.word	0x200007ac
 8005844:	200007b0 	.word	0x200007b0
 8005848:	2000080c 	.word	0x2000080c
 800584c:	20000814 	.word	0x20000814
 8005850:	200007fc 	.word	0x200007fc
 8005854:	200006f8 	.word	0x200006f8
 8005858:	200006f4 	.word	0x200006f4
 800585c:	20000804 	.word	0x20000804
 8005860:	20000808 	.word	0x20000808

08005864 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005864:	b480      	push	{r7}
 8005866:	b087      	sub	sp, #28
 8005868:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800586a:	4b28      	ldr	r3, [pc, #160]	; (800590c <vTaskSwitchContext+0xa8>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005872:	4b27      	ldr	r3, [pc, #156]	; (8005910 <vTaskSwitchContext+0xac>)
 8005874:	2201      	movs	r2, #1
 8005876:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005878:	e041      	b.n	80058fe <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800587a:	4b25      	ldr	r3, [pc, #148]	; (8005910 <vTaskSwitchContext+0xac>)
 800587c:	2200      	movs	r2, #0
 800587e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005880:	4b24      	ldr	r3, [pc, #144]	; (8005914 <vTaskSwitchContext+0xb0>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	fab3 f383 	clz	r3, r3
 800588c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800588e:	7afb      	ldrb	r3, [r7, #11]
 8005890:	f1c3 031f 	rsb	r3, r3, #31
 8005894:	617b      	str	r3, [r7, #20]
 8005896:	4920      	ldr	r1, [pc, #128]	; (8005918 <vTaskSwitchContext+0xb4>)
 8005898:	697a      	ldr	r2, [r7, #20]
 800589a:	4613      	mov	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4413      	add	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	440b      	add	r3, r1
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10c      	bne.n	80058c4 <vTaskSwitchContext+0x60>
	__asm volatile
 80058aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ae:	b672      	cpsid	i
 80058b0:	f383 8811 	msr	BASEPRI, r3
 80058b4:	f3bf 8f6f 	isb	sy
 80058b8:	f3bf 8f4f 	dsb	sy
 80058bc:	b662      	cpsie	i
 80058be:	607b      	str	r3, [r7, #4]
}
 80058c0:	bf00      	nop
 80058c2:	e7fe      	b.n	80058c2 <vTaskSwitchContext+0x5e>
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	4613      	mov	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4413      	add	r3, r2
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	4a12      	ldr	r2, [pc, #72]	; (8005918 <vTaskSwitchContext+0xb4>)
 80058d0:	4413      	add	r3, r2
 80058d2:	613b      	str	r3, [r7, #16]
 80058d4:	693b      	ldr	r3, [r7, #16]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	685a      	ldr	r2, [r3, #4]
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	605a      	str	r2, [r3, #4]
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	3308      	adds	r3, #8
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d104      	bne.n	80058f4 <vTaskSwitchContext+0x90>
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	685a      	ldr	r2, [r3, #4]
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	605a      	str	r2, [r3, #4]
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	4a08      	ldr	r2, [pc, #32]	; (800591c <vTaskSwitchContext+0xb8>)
 80058fc:	6013      	str	r3, [r2, #0]
}
 80058fe:	bf00      	nop
 8005900:	371c      	adds	r7, #28
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
 800590a:	bf00      	nop
 800590c:	2000081c 	.word	0x2000081c
 8005910:	20000808 	.word	0x20000808
 8005914:	200007fc 	.word	0x200007fc
 8005918:	200006f8 	.word	0x200006f8
 800591c:	200006f4 	.word	0x200006f4

08005920 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10c      	bne.n	800594a <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 8005930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005934:	b672      	cpsid	i
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	b662      	cpsie	i
 8005944:	60fb      	str	r3, [r7, #12]
}
 8005946:	bf00      	nop
 8005948:	e7fe      	b.n	8005948 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800594a:	4b07      	ldr	r3, [pc, #28]	; (8005968 <vTaskPlaceOnEventList+0x48>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	3318      	adds	r3, #24
 8005950:	4619      	mov	r1, r3
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7ff f892 	bl	8004a7c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005958:	2101      	movs	r1, #1
 800595a:	6838      	ldr	r0, [r7, #0]
 800595c:	f000 fb1a 	bl	8005f94 <prvAddCurrentTaskToDelayedList>
}
 8005960:	bf00      	nop
 8005962:	3710      	adds	r7, #16
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}
 8005968:	200006f4 	.word	0x200006f4

0800596c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10c      	bne.n	800599c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005986:	b672      	cpsid	i
 8005988:	f383 8811 	msr	BASEPRI, r3
 800598c:	f3bf 8f6f 	isb	sy
 8005990:	f3bf 8f4f 	dsb	sy
 8005994:	b662      	cpsie	i
 8005996:	60fb      	str	r3, [r7, #12]
}
 8005998:	bf00      	nop
 800599a:	e7fe      	b.n	800599a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800599c:	693b      	ldr	r3, [r7, #16]
 800599e:	3318      	adds	r3, #24
 80059a0:	4618      	mov	r0, r3
 80059a2:	f7ff f8a4 	bl	8004aee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059a6:	4b1d      	ldr	r3, [pc, #116]	; (8005a1c <xTaskRemoveFromEventList+0xb0>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d11c      	bne.n	80059e8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	3304      	adds	r3, #4
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7ff f89b 	bl	8004aee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059bc:	2201      	movs	r2, #1
 80059be:	409a      	lsls	r2, r3
 80059c0:	4b17      	ldr	r3, [pc, #92]	; (8005a20 <xTaskRemoveFromEventList+0xb4>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4313      	orrs	r3, r2
 80059c6:	4a16      	ldr	r2, [pc, #88]	; (8005a20 <xTaskRemoveFromEventList+0xb4>)
 80059c8:	6013      	str	r3, [r2, #0]
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059ce:	4613      	mov	r3, r2
 80059d0:	009b      	lsls	r3, r3, #2
 80059d2:	4413      	add	r3, r2
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	4a13      	ldr	r2, [pc, #76]	; (8005a24 <xTaskRemoveFromEventList+0xb8>)
 80059d8:	441a      	add	r2, r3
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	3304      	adds	r3, #4
 80059de:	4619      	mov	r1, r3
 80059e0:	4610      	mov	r0, r2
 80059e2:	f7ff f827 	bl	8004a34 <vListInsertEnd>
 80059e6:	e005      	b.n	80059f4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	3318      	adds	r3, #24
 80059ec:	4619      	mov	r1, r3
 80059ee:	480e      	ldr	r0, [pc, #56]	; (8005a28 <xTaskRemoveFromEventList+0xbc>)
 80059f0:	f7ff f820 	bl	8004a34 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f8:	4b0c      	ldr	r3, [pc, #48]	; (8005a2c <xTaskRemoveFromEventList+0xc0>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d905      	bls.n	8005a0e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a02:	2301      	movs	r3, #1
 8005a04:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a06:	4b0a      	ldr	r3, [pc, #40]	; (8005a30 <xTaskRemoveFromEventList+0xc4>)
 8005a08:	2201      	movs	r2, #1
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	e001      	b.n	8005a12 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a12:	697b      	ldr	r3, [r7, #20]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	2000081c 	.word	0x2000081c
 8005a20:	200007fc 	.word	0x200007fc
 8005a24:	200006f8 	.word	0x200006f8
 8005a28:	200007b4 	.word	0x200007b4
 8005a2c:	200006f4 	.word	0x200006f4
 8005a30:	20000808 	.word	0x20000808

08005a34 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a34:	b480      	push	{r7}
 8005a36:	b083      	sub	sp, #12
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a3c:	4b06      	ldr	r3, [pc, #24]	; (8005a58 <vTaskInternalSetTimeOutState+0x24>)
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a44:	4b05      	ldr	r3, [pc, #20]	; (8005a5c <vTaskInternalSetTimeOutState+0x28>)
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	605a      	str	r2, [r3, #4]
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr
 8005a58:	2000080c 	.word	0x2000080c
 8005a5c:	200007f8 	.word	0x200007f8

08005a60 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d10c      	bne.n	8005a8a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 8005a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a74:	b672      	cpsid	i
 8005a76:	f383 8811 	msr	BASEPRI, r3
 8005a7a:	f3bf 8f6f 	isb	sy
 8005a7e:	f3bf 8f4f 	dsb	sy
 8005a82:	b662      	cpsie	i
 8005a84:	613b      	str	r3, [r7, #16]
}
 8005a86:	bf00      	nop
 8005a88:	e7fe      	b.n	8005a88 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10c      	bne.n	8005aaa <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 8005a90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a94:	b672      	cpsid	i
 8005a96:	f383 8811 	msr	BASEPRI, r3
 8005a9a:	f3bf 8f6f 	isb	sy
 8005a9e:	f3bf 8f4f 	dsb	sy
 8005aa2:	b662      	cpsie	i
 8005aa4:	60fb      	str	r3, [r7, #12]
}
 8005aa6:	bf00      	nop
 8005aa8:	e7fe      	b.n	8005aa8 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 8005aaa:	f000 fbe7 	bl	800627c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005aae:	4b1d      	ldr	r3, [pc, #116]	; (8005b24 <xTaskCheckForTimeOut+0xc4>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	69ba      	ldr	r2, [r7, #24]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ac6:	d102      	bne.n	8005ace <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	61fb      	str	r3, [r7, #28]
 8005acc:	e023      	b.n	8005b16 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	4b15      	ldr	r3, [pc, #84]	; (8005b28 <xTaskCheckForTimeOut+0xc8>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d007      	beq.n	8005aea <xTaskCheckForTimeOut+0x8a>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	69ba      	ldr	r2, [r7, #24]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d302      	bcc.n	8005aea <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	61fb      	str	r3, [r7, #28]
 8005ae8:	e015      	b.n	8005b16 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	697a      	ldr	r2, [r7, #20]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d20b      	bcs.n	8005b0c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	1ad2      	subs	r2, r2, r3
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7ff ff97 	bl	8005a34 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b06:	2300      	movs	r3, #0
 8005b08:	61fb      	str	r3, [r7, #28]
 8005b0a:	e004      	b.n	8005b16 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b12:	2301      	movs	r3, #1
 8005b14:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b16:	f000 fbe5 	bl	80062e4 <vPortExitCritical>

	return xReturn;
 8005b1a:	69fb      	ldr	r3, [r7, #28]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3720      	adds	r7, #32
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	200007f8 	.word	0x200007f8
 8005b28:	2000080c 	.word	0x2000080c

08005b2c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b30:	4b03      	ldr	r3, [pc, #12]	; (8005b40 <vTaskMissedYield+0x14>)
 8005b32:	2201      	movs	r2, #1
 8005b34:	601a      	str	r2, [r3, #0]
}
 8005b36:	bf00      	nop
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	20000808 	.word	0x20000808

08005b44 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b082      	sub	sp, #8
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b4c:	f000 f852 	bl	8005bf4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005b50:	4b06      	ldr	r3, [pc, #24]	; (8005b6c <prvIdleTask+0x28>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d9f9      	bls.n	8005b4c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b58:	4b05      	ldr	r3, [pc, #20]	; (8005b70 <prvIdleTask+0x2c>)
 8005b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	f3bf 8f4f 	dsb	sy
 8005b64:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b68:	e7f0      	b.n	8005b4c <prvIdleTask+0x8>
 8005b6a:	bf00      	nop
 8005b6c:	200006f8 	.word	0x200006f8
 8005b70:	e000ed04 	.word	0xe000ed04

08005b74 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b082      	sub	sp, #8
 8005b78:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	607b      	str	r3, [r7, #4]
 8005b7e:	e00c      	b.n	8005b9a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	4613      	mov	r3, r2
 8005b84:	009b      	lsls	r3, r3, #2
 8005b86:	4413      	add	r3, r2
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	4a12      	ldr	r2, [pc, #72]	; (8005bd4 <prvInitialiseTaskLists+0x60>)
 8005b8c:	4413      	add	r3, r2
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fe ff23 	bl	80049da <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3301      	adds	r3, #1
 8005b98:	607b      	str	r3, [r7, #4]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2b06      	cmp	r3, #6
 8005b9e:	d9ef      	bls.n	8005b80 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005ba0:	480d      	ldr	r0, [pc, #52]	; (8005bd8 <prvInitialiseTaskLists+0x64>)
 8005ba2:	f7fe ff1a 	bl	80049da <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005ba6:	480d      	ldr	r0, [pc, #52]	; (8005bdc <prvInitialiseTaskLists+0x68>)
 8005ba8:	f7fe ff17 	bl	80049da <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bac:	480c      	ldr	r0, [pc, #48]	; (8005be0 <prvInitialiseTaskLists+0x6c>)
 8005bae:	f7fe ff14 	bl	80049da <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005bb2:	480c      	ldr	r0, [pc, #48]	; (8005be4 <prvInitialiseTaskLists+0x70>)
 8005bb4:	f7fe ff11 	bl	80049da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005bb8:	480b      	ldr	r0, [pc, #44]	; (8005be8 <prvInitialiseTaskLists+0x74>)
 8005bba:	f7fe ff0e 	bl	80049da <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005bbe:	4b0b      	ldr	r3, [pc, #44]	; (8005bec <prvInitialiseTaskLists+0x78>)
 8005bc0:	4a05      	ldr	r2, [pc, #20]	; (8005bd8 <prvInitialiseTaskLists+0x64>)
 8005bc2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005bc4:	4b0a      	ldr	r3, [pc, #40]	; (8005bf0 <prvInitialiseTaskLists+0x7c>)
 8005bc6:	4a05      	ldr	r2, [pc, #20]	; (8005bdc <prvInitialiseTaskLists+0x68>)
 8005bc8:	601a      	str	r2, [r3, #0]
}
 8005bca:	bf00      	nop
 8005bcc:	3708      	adds	r7, #8
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	200006f8 	.word	0x200006f8
 8005bd8:	20000784 	.word	0x20000784
 8005bdc:	20000798 	.word	0x20000798
 8005be0:	200007b4 	.word	0x200007b4
 8005be4:	200007c8 	.word	0x200007c8
 8005be8:	200007e0 	.word	0x200007e0
 8005bec:	200007ac 	.word	0x200007ac
 8005bf0:	200007b0 	.word	0x200007b0

08005bf4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b082      	sub	sp, #8
 8005bf8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bfa:	e019      	b.n	8005c30 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005bfc:	f000 fb3e 	bl	800627c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c00:	4b10      	ldr	r3, [pc, #64]	; (8005c44 <prvCheckTasksWaitingTermination+0x50>)
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	68db      	ldr	r3, [r3, #12]
 8005c06:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7fe ff6e 	bl	8004aee <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c12:	4b0d      	ldr	r3, [pc, #52]	; (8005c48 <prvCheckTasksWaitingTermination+0x54>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3b01      	subs	r3, #1
 8005c18:	4a0b      	ldr	r2, [pc, #44]	; (8005c48 <prvCheckTasksWaitingTermination+0x54>)
 8005c1a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c1c:	4b0b      	ldr	r3, [pc, #44]	; (8005c4c <prvCheckTasksWaitingTermination+0x58>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	3b01      	subs	r3, #1
 8005c22:	4a0a      	ldr	r2, [pc, #40]	; (8005c4c <prvCheckTasksWaitingTermination+0x58>)
 8005c24:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c26:	f000 fb5d 	bl	80062e4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f810 	bl	8005c50 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c30:	4b06      	ldr	r3, [pc, #24]	; (8005c4c <prvCheckTasksWaitingTermination+0x58>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1e1      	bne.n	8005bfc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c38:	bf00      	nop
 8005c3a:	bf00      	nop
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	200007c8 	.word	0x200007c8
 8005c48:	200007f4 	.word	0x200007f4
 8005c4c:	200007dc 	.word	0x200007dc

08005c50 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d108      	bne.n	8005c74 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c66:	4618      	mov	r0, r3
 8005c68:	f000 fcfe 	bl	8006668 <vPortFree>
				vPortFree( pxTCB );
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 fcfb 	bl	8006668 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c72:	e01a      	b.n	8005caa <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d103      	bne.n	8005c86 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 fcf2 	bl	8006668 <vPortFree>
	}
 8005c84:	e011      	b.n	8005caa <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c8c:	2b02      	cmp	r3, #2
 8005c8e:	d00c      	beq.n	8005caa <prvDeleteTCB+0x5a>
	__asm volatile
 8005c90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c94:	b672      	cpsid	i
 8005c96:	f383 8811 	msr	BASEPRI, r3
 8005c9a:	f3bf 8f6f 	isb	sy
 8005c9e:	f3bf 8f4f 	dsb	sy
 8005ca2:	b662      	cpsie	i
 8005ca4:	60fb      	str	r3, [r7, #12]
}
 8005ca6:	bf00      	nop
 8005ca8:	e7fe      	b.n	8005ca8 <prvDeleteTCB+0x58>
	}
 8005caa:	bf00      	nop
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
	...

08005cb4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005cba:	4b0c      	ldr	r3, [pc, #48]	; (8005cec <prvResetNextTaskUnblockTime+0x38>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d104      	bne.n	8005cce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005cc4:	4b0a      	ldr	r3, [pc, #40]	; (8005cf0 <prvResetNextTaskUnblockTime+0x3c>)
 8005cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8005cca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ccc:	e008      	b.n	8005ce0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005cce:	4b07      	ldr	r3, [pc, #28]	; (8005cec <prvResetNextTaskUnblockTime+0x38>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	4a04      	ldr	r2, [pc, #16]	; (8005cf0 <prvResetNextTaskUnblockTime+0x3c>)
 8005cde:	6013      	str	r3, [r2, #0]
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	200007ac 	.word	0x200007ac
 8005cf0:	20000814 	.word	0x20000814

08005cf4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005cfa:	4b0b      	ldr	r3, [pc, #44]	; (8005d28 <xTaskGetSchedulerState+0x34>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d102      	bne.n	8005d08 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d02:	2301      	movs	r3, #1
 8005d04:	607b      	str	r3, [r7, #4]
 8005d06:	e008      	b.n	8005d1a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d08:	4b08      	ldr	r3, [pc, #32]	; (8005d2c <xTaskGetSchedulerState+0x38>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d102      	bne.n	8005d16 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d10:	2302      	movs	r3, #2
 8005d12:	607b      	str	r3, [r7, #4]
 8005d14:	e001      	b.n	8005d1a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d16:	2300      	movs	r3, #0
 8005d18:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d1a:	687b      	ldr	r3, [r7, #4]
	}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	20000800 	.word	0x20000800
 8005d2c:	2000081c 	.word	0x2000081c

08005d30 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b084      	sub	sp, #16
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d069      	beq.n	8005e1a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d4a:	4b36      	ldr	r3, [pc, #216]	; (8005e24 <xTaskPriorityInherit+0xf4>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d259      	bcs.n	8005e08 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	db06      	blt.n	8005d6a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d5c:	4b31      	ldr	r3, [pc, #196]	; (8005e24 <xTaskPriorityInherit+0xf4>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d62:	f1c3 0207 	rsb	r2, r3, #7
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	6959      	ldr	r1, [r3, #20]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d72:	4613      	mov	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	4413      	add	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4a2b      	ldr	r2, [pc, #172]	; (8005e28 <xTaskPriorityInherit+0xf8>)
 8005d7c:	4413      	add	r3, r2
 8005d7e:	4299      	cmp	r1, r3
 8005d80:	d13a      	bne.n	8005df8 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	3304      	adds	r3, #4
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7fe feb1 	bl	8004aee <uxListRemove>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d115      	bne.n	8005dbe <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8005d92:	68bb      	ldr	r3, [r7, #8]
 8005d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d96:	4924      	ldr	r1, [pc, #144]	; (8005e28 <xTaskPriorityInherit+0xf8>)
 8005d98:	4613      	mov	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	4413      	add	r3, r2
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	440b      	add	r3, r1
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10a      	bne.n	8005dbe <xTaskPriorityInherit+0x8e>
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dac:	2201      	movs	r2, #1
 8005dae:	fa02 f303 	lsl.w	r3, r2, r3
 8005db2:	43da      	mvns	r2, r3
 8005db4:	4b1d      	ldr	r3, [pc, #116]	; (8005e2c <xTaskPriorityInherit+0xfc>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	4013      	ands	r3, r2
 8005dba:	4a1c      	ldr	r2, [pc, #112]	; (8005e2c <xTaskPriorityInherit+0xfc>)
 8005dbc:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005dbe:	4b19      	ldr	r3, [pc, #100]	; (8005e24 <xTaskPriorityInherit+0xf4>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dcc:	2201      	movs	r2, #1
 8005dce:	409a      	lsls	r2, r3
 8005dd0:	4b16      	ldr	r3, [pc, #88]	; (8005e2c <xTaskPriorityInherit+0xfc>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	4a15      	ldr	r2, [pc, #84]	; (8005e2c <xTaskPriorityInherit+0xfc>)
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dde:	4613      	mov	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	4413      	add	r3, r2
 8005de4:	009b      	lsls	r3, r3, #2
 8005de6:	4a10      	ldr	r2, [pc, #64]	; (8005e28 <xTaskPriorityInherit+0xf8>)
 8005de8:	441a      	add	r2, r3
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	3304      	adds	r3, #4
 8005dee:	4619      	mov	r1, r3
 8005df0:	4610      	mov	r0, r2
 8005df2:	f7fe fe1f 	bl	8004a34 <vListInsertEnd>
 8005df6:	e004      	b.n	8005e02 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005df8:	4b0a      	ldr	r3, [pc, #40]	; (8005e24 <xTaskPriorityInherit+0xf4>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005e02:	2301      	movs	r3, #1
 8005e04:	60fb      	str	r3, [r7, #12]
 8005e06:	e008      	b.n	8005e1a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e0c:	4b05      	ldr	r3, [pc, #20]	; (8005e24 <xTaskPriorityInherit+0xf4>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e12:	429a      	cmp	r2, r3
 8005e14:	d201      	bcs.n	8005e1a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005e16:	2301      	movs	r3, #1
 8005e18:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
	}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3710      	adds	r7, #16
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	200006f4 	.word	0x200006f4
 8005e28:	200006f8 	.word	0x200006f8
 8005e2c:	200007fc 	.word	0x200007fc

08005e30 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	f000 8087 	beq.w	8005f58 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10c      	bne.n	8005e6c <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8005e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e56:	b672      	cpsid	i
 8005e58:	f383 8811 	msr	BASEPRI, r3
 8005e5c:	f3bf 8f6f 	isb	sy
 8005e60:	f3bf 8f4f 	dsb	sy
 8005e64:	b662      	cpsie	i
 8005e66:	60fb      	str	r3, [r7, #12]
}
 8005e68:	bf00      	nop
 8005e6a:	e7fe      	b.n	8005e6a <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e70:	683a      	ldr	r2, [r7, #0]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d902      	bls.n	8005e7c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	61fb      	str	r3, [r7, #28]
 8005e7a:	e002      	b.n	8005e82 <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e80:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e86:	69fa      	ldr	r2, [r7, #28]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d065      	beq.n	8005f58 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005e8c:	69bb      	ldr	r3, [r7, #24]
 8005e8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d160      	bne.n	8005f58 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005e96:	4b32      	ldr	r3, [pc, #200]	; (8005f60 <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d10c      	bne.n	8005eba <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 8005ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ea4:	b672      	cpsid	i
 8005ea6:	f383 8811 	msr	BASEPRI, r3
 8005eaa:	f3bf 8f6f 	isb	sy
 8005eae:	f3bf 8f4f 	dsb	sy
 8005eb2:	b662      	cpsie	i
 8005eb4:	60bb      	str	r3, [r7, #8]
}
 8005eb6:	bf00      	nop
 8005eb8:	e7fe      	b.n	8005eb8 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ebe:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	69fa      	ldr	r2, [r7, #28]
 8005ec4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	db04      	blt.n	8005ed8 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	f1c3 0207 	rsb	r2, r3, #7
 8005ed4:	69bb      	ldr	r3, [r7, #24]
 8005ed6:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	6959      	ldr	r1, [r3, #20]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4613      	mov	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4413      	add	r3, r2
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4a1f      	ldr	r2, [pc, #124]	; (8005f64 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005ee8:	4413      	add	r3, r2
 8005eea:	4299      	cmp	r1, r3
 8005eec:	d134      	bne.n	8005f58 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7fe fdfb 	bl	8004aee <uxListRemove>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d115      	bne.n	8005f2a <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f02:	4918      	ldr	r1, [pc, #96]	; (8005f64 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	009b      	lsls	r3, r3, #2
 8005f0c:	440b      	add	r3, r1
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10a      	bne.n	8005f2a <vTaskPriorityDisinheritAfterTimeout+0xfa>
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f18:	2201      	movs	r2, #1
 8005f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1e:	43da      	mvns	r2, r3
 8005f20:	4b11      	ldr	r3, [pc, #68]	; (8005f68 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4013      	ands	r3, r2
 8005f26:	4a10      	ldr	r2, [pc, #64]	; (8005f68 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005f28:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2e:	2201      	movs	r2, #1
 8005f30:	409a      	lsls	r2, r3
 8005f32:	4b0d      	ldr	r3, [pc, #52]	; (8005f68 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	4a0b      	ldr	r2, [pc, #44]	; (8005f68 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005f3a:	6013      	str	r3, [r2, #0]
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	4a06      	ldr	r2, [pc, #24]	; (8005f64 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005f4a:	441a      	add	r2, r3
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	3304      	adds	r3, #4
 8005f50:	4619      	mov	r1, r3
 8005f52:	4610      	mov	r0, r2
 8005f54:	f7fe fd6e 	bl	8004a34 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f58:	bf00      	nop
 8005f5a:	3720      	adds	r7, #32
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}
 8005f60:	200006f4 	.word	0x200006f4
 8005f64:	200006f8 	.word	0x200006f8
 8005f68:	200007fc 	.word	0x200007fc

08005f6c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005f6c:	b480      	push	{r7}
 8005f6e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005f70:	4b07      	ldr	r3, [pc, #28]	; (8005f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d004      	beq.n	8005f82 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005f78:	4b05      	ldr	r3, [pc, #20]	; (8005f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f7e:	3201      	adds	r2, #1
 8005f80:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005f82:	4b03      	ldr	r3, [pc, #12]	; (8005f90 <pvTaskIncrementMutexHeldCount+0x24>)
 8005f84:	681b      	ldr	r3, [r3, #0]
	}
 8005f86:	4618      	mov	r0, r3
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr
 8005f90:	200006f4 	.word	0x200006f4

08005f94 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005f9e:	4b29      	ldr	r3, [pc, #164]	; (8006044 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005fa4:	4b28      	ldr	r3, [pc, #160]	; (8006048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	3304      	adds	r3, #4
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe fd9f 	bl	8004aee <uxListRemove>
 8005fb0:	4603      	mov	r3, r0
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d10b      	bne.n	8005fce <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005fb6:	4b24      	ldr	r3, [pc, #144]	; (8006048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc2:	43da      	mvns	r2, r3
 8005fc4:	4b21      	ldr	r3, [pc, #132]	; (800604c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	4a20      	ldr	r2, [pc, #128]	; (800604c <prvAddCurrentTaskToDelayedList+0xb8>)
 8005fcc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd4:	d10a      	bne.n	8005fec <prvAddCurrentTaskToDelayedList+0x58>
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d007      	beq.n	8005fec <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005fdc:	4b1a      	ldr	r3, [pc, #104]	; (8006048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	3304      	adds	r3, #4
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	481a      	ldr	r0, [pc, #104]	; (8006050 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005fe6:	f7fe fd25 	bl	8004a34 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005fea:	e026      	b.n	800603a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005fec:	68fa      	ldr	r2, [r7, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ff4:	4b14      	ldr	r3, [pc, #80]	; (8006048 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ffc:	68ba      	ldr	r2, [r7, #8]
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	429a      	cmp	r2, r3
 8006002:	d209      	bcs.n	8006018 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006004:	4b13      	ldr	r3, [pc, #76]	; (8006054 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	4b0f      	ldr	r3, [pc, #60]	; (8006048 <prvAddCurrentTaskToDelayedList+0xb4>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	3304      	adds	r3, #4
 800600e:	4619      	mov	r1, r3
 8006010:	4610      	mov	r0, r2
 8006012:	f7fe fd33 	bl	8004a7c <vListInsert>
}
 8006016:	e010      	b.n	800603a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006018:	4b0f      	ldr	r3, [pc, #60]	; (8006058 <prvAddCurrentTaskToDelayedList+0xc4>)
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	4b0a      	ldr	r3, [pc, #40]	; (8006048 <prvAddCurrentTaskToDelayedList+0xb4>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	3304      	adds	r3, #4
 8006022:	4619      	mov	r1, r3
 8006024:	4610      	mov	r0, r2
 8006026:	f7fe fd29 	bl	8004a7c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800602a:	4b0c      	ldr	r3, [pc, #48]	; (800605c <prvAddCurrentTaskToDelayedList+0xc8>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68ba      	ldr	r2, [r7, #8]
 8006030:	429a      	cmp	r2, r3
 8006032:	d202      	bcs.n	800603a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006034:	4a09      	ldr	r2, [pc, #36]	; (800605c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	6013      	str	r3, [r2, #0]
}
 800603a:	bf00      	nop
 800603c:	3710      	adds	r7, #16
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	200007f8 	.word	0x200007f8
 8006048:	200006f4 	.word	0x200006f4
 800604c:	200007fc 	.word	0x200007fc
 8006050:	200007e0 	.word	0x200007e0
 8006054:	200007b0 	.word	0x200007b0
 8006058:	200007ac 	.word	0x200007ac
 800605c:	20000814 	.word	0x20000814

08006060 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	3b04      	subs	r3, #4
 8006070:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006078:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	3b04      	subs	r3, #4
 800607e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	f023 0201 	bic.w	r2, r3, #1
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	3b04      	subs	r3, #4
 800608e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006090:	4a0c      	ldr	r2, [pc, #48]	; (80060c4 <pxPortInitialiseStack+0x64>)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	3b14      	subs	r3, #20
 800609a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	3b04      	subs	r3, #4
 80060a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f06f 0202 	mvn.w	r2, #2
 80060ae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	3b20      	subs	r3, #32
 80060b4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80060b6:	68fb      	ldr	r3, [r7, #12]
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3714      	adds	r7, #20
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	080060c9 	.word	0x080060c9

080060c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80060ce:	2300      	movs	r3, #0
 80060d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80060d2:	4b14      	ldr	r3, [pc, #80]	; (8006124 <prvTaskExitError+0x5c>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060da:	d00c      	beq.n	80060f6 <prvTaskExitError+0x2e>
	__asm volatile
 80060dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e0:	b672      	cpsid	i
 80060e2:	f383 8811 	msr	BASEPRI, r3
 80060e6:	f3bf 8f6f 	isb	sy
 80060ea:	f3bf 8f4f 	dsb	sy
 80060ee:	b662      	cpsie	i
 80060f0:	60fb      	str	r3, [r7, #12]
}
 80060f2:	bf00      	nop
 80060f4:	e7fe      	b.n	80060f4 <prvTaskExitError+0x2c>
	__asm volatile
 80060f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fa:	b672      	cpsid	i
 80060fc:	f383 8811 	msr	BASEPRI, r3
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	f3bf 8f4f 	dsb	sy
 8006108:	b662      	cpsie	i
 800610a:	60bb      	str	r3, [r7, #8]
}
 800610c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800610e:	bf00      	nop
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d0fc      	beq.n	8006110 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006116:	bf00      	nop
 8006118:	bf00      	nop
 800611a:	3714      	adds	r7, #20
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr
 8006124:	20000014 	.word	0x20000014
	...

08006130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006130:	4b07      	ldr	r3, [pc, #28]	; (8006150 <pxCurrentTCBConst2>)
 8006132:	6819      	ldr	r1, [r3, #0]
 8006134:	6808      	ldr	r0, [r1, #0]
 8006136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800613a:	f380 8809 	msr	PSP, r0
 800613e:	f3bf 8f6f 	isb	sy
 8006142:	f04f 0000 	mov.w	r0, #0
 8006146:	f380 8811 	msr	BASEPRI, r0
 800614a:	4770      	bx	lr
 800614c:	f3af 8000 	nop.w

08006150 <pxCurrentTCBConst2>:
 8006150:	200006f4 	.word	0x200006f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006154:	bf00      	nop
 8006156:	bf00      	nop

08006158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006158:	4808      	ldr	r0, [pc, #32]	; (800617c <prvPortStartFirstTask+0x24>)
 800615a:	6800      	ldr	r0, [r0, #0]
 800615c:	6800      	ldr	r0, [r0, #0]
 800615e:	f380 8808 	msr	MSP, r0
 8006162:	f04f 0000 	mov.w	r0, #0
 8006166:	f380 8814 	msr	CONTROL, r0
 800616a:	b662      	cpsie	i
 800616c:	b661      	cpsie	f
 800616e:	f3bf 8f4f 	dsb	sy
 8006172:	f3bf 8f6f 	isb	sy
 8006176:	df00      	svc	0
 8006178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800617a:	bf00      	nop
 800617c:	e000ed08 	.word	0xe000ed08

08006180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006186:	4b37      	ldr	r3, [pc, #220]	; (8006264 <xPortStartScheduler+0xe4>)
 8006188:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	b2db      	uxtb	r3, r3
 8006190:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	22ff      	movs	r2, #255	; 0xff
 8006196:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	b2db      	uxtb	r3, r3
 800619e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80061a0:	78fb      	ldrb	r3, [r7, #3]
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	4b2f      	ldr	r3, [pc, #188]	; (8006268 <xPortStartScheduler+0xe8>)
 80061ac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80061ae:	4b2f      	ldr	r3, [pc, #188]	; (800626c <xPortStartScheduler+0xec>)
 80061b0:	2207      	movs	r2, #7
 80061b2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80061b4:	e009      	b.n	80061ca <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80061b6:	4b2d      	ldr	r3, [pc, #180]	; (800626c <xPortStartScheduler+0xec>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	3b01      	subs	r3, #1
 80061bc:	4a2b      	ldr	r2, [pc, #172]	; (800626c <xPortStartScheduler+0xec>)
 80061be:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	005b      	lsls	r3, r3, #1
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80061ca:	78fb      	ldrb	r3, [r7, #3]
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061d2:	2b80      	cmp	r3, #128	; 0x80
 80061d4:	d0ef      	beq.n	80061b6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80061d6:	4b25      	ldr	r3, [pc, #148]	; (800626c <xPortStartScheduler+0xec>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f1c3 0307 	rsb	r3, r3, #7
 80061de:	2b04      	cmp	r3, #4
 80061e0:	d00c      	beq.n	80061fc <xPortStartScheduler+0x7c>
	__asm volatile
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	b672      	cpsid	i
 80061e8:	f383 8811 	msr	BASEPRI, r3
 80061ec:	f3bf 8f6f 	isb	sy
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	b662      	cpsie	i
 80061f6:	60bb      	str	r3, [r7, #8]
}
 80061f8:	bf00      	nop
 80061fa:	e7fe      	b.n	80061fa <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80061fc:	4b1b      	ldr	r3, [pc, #108]	; (800626c <xPortStartScheduler+0xec>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	021b      	lsls	r3, r3, #8
 8006202:	4a1a      	ldr	r2, [pc, #104]	; (800626c <xPortStartScheduler+0xec>)
 8006204:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006206:	4b19      	ldr	r3, [pc, #100]	; (800626c <xPortStartScheduler+0xec>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800620e:	4a17      	ldr	r2, [pc, #92]	; (800626c <xPortStartScheduler+0xec>)
 8006210:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	b2da      	uxtb	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800621a:	4b15      	ldr	r3, [pc, #84]	; (8006270 <xPortStartScheduler+0xf0>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a14      	ldr	r2, [pc, #80]	; (8006270 <xPortStartScheduler+0xf0>)
 8006220:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006224:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006226:	4b12      	ldr	r3, [pc, #72]	; (8006270 <xPortStartScheduler+0xf0>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a11      	ldr	r2, [pc, #68]	; (8006270 <xPortStartScheduler+0xf0>)
 800622c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006230:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006232:	f000 f8dd 	bl	80063f0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006236:	4b0f      	ldr	r3, [pc, #60]	; (8006274 <xPortStartScheduler+0xf4>)
 8006238:	2200      	movs	r2, #0
 800623a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800623c:	f000 f8fc 	bl	8006438 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006240:	4b0d      	ldr	r3, [pc, #52]	; (8006278 <xPortStartScheduler+0xf8>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a0c      	ldr	r2, [pc, #48]	; (8006278 <xPortStartScheduler+0xf8>)
 8006246:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800624a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800624c:	f7ff ff84 	bl	8006158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006250:	f7ff fb08 	bl	8005864 <vTaskSwitchContext>
	prvTaskExitError();
 8006254:	f7ff ff38 	bl	80060c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	e000e400 	.word	0xe000e400
 8006268:	20000820 	.word	0x20000820
 800626c:	20000824 	.word	0x20000824
 8006270:	e000ed20 	.word	0xe000ed20
 8006274:	20000014 	.word	0x20000014
 8006278:	e000ef34 	.word	0xe000ef34

0800627c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
	__asm volatile
 8006282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006286:	b672      	cpsid	i
 8006288:	f383 8811 	msr	BASEPRI, r3
 800628c:	f3bf 8f6f 	isb	sy
 8006290:	f3bf 8f4f 	dsb	sy
 8006294:	b662      	cpsie	i
 8006296:	607b      	str	r3, [r7, #4]
}
 8006298:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800629a:	4b10      	ldr	r3, [pc, #64]	; (80062dc <vPortEnterCritical+0x60>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3301      	adds	r3, #1
 80062a0:	4a0e      	ldr	r2, [pc, #56]	; (80062dc <vPortEnterCritical+0x60>)
 80062a2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80062a4:	4b0d      	ldr	r3, [pc, #52]	; (80062dc <vPortEnterCritical+0x60>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d111      	bne.n	80062d0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80062ac:	4b0c      	ldr	r3, [pc, #48]	; (80062e0 <vPortEnterCritical+0x64>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	b2db      	uxtb	r3, r3
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d00c      	beq.n	80062d0 <vPortEnterCritical+0x54>
	__asm volatile
 80062b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ba:	b672      	cpsid	i
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	b662      	cpsie	i
 80062ca:	603b      	str	r3, [r7, #0]
}
 80062cc:	bf00      	nop
 80062ce:	e7fe      	b.n	80062ce <vPortEnterCritical+0x52>
	}
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr
 80062dc:	20000014 	.word	0x20000014
 80062e0:	e000ed04 	.word	0xe000ed04

080062e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80062ea:	4b13      	ldr	r3, [pc, #76]	; (8006338 <vPortExitCritical+0x54>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10c      	bne.n	800630c <vPortExitCritical+0x28>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062f6:	b672      	cpsid	i
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	b662      	cpsie	i
 8006306:	607b      	str	r3, [r7, #4]
}
 8006308:	bf00      	nop
 800630a:	e7fe      	b.n	800630a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800630c:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <vPortExitCritical+0x54>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	3b01      	subs	r3, #1
 8006312:	4a09      	ldr	r2, [pc, #36]	; (8006338 <vPortExitCritical+0x54>)
 8006314:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006316:	4b08      	ldr	r3, [pc, #32]	; (8006338 <vPortExitCritical+0x54>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d105      	bne.n	800632a <vPortExitCritical+0x46>
 800631e:	2300      	movs	r3, #0
 8006320:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	f383 8811 	msr	BASEPRI, r3
}
 8006328:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800632a:	bf00      	nop
 800632c:	370c      	adds	r7, #12
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	20000014 	.word	0x20000014
 800633c:	00000000 	.word	0x00000000

08006340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006340:	f3ef 8009 	mrs	r0, PSP
 8006344:	f3bf 8f6f 	isb	sy
 8006348:	4b15      	ldr	r3, [pc, #84]	; (80063a0 <pxCurrentTCBConst>)
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	f01e 0f10 	tst.w	lr, #16
 8006350:	bf08      	it	eq
 8006352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800635a:	6010      	str	r0, [r2, #0]
 800635c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006360:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006364:	b672      	cpsid	i
 8006366:	f380 8811 	msr	BASEPRI, r0
 800636a:	f3bf 8f4f 	dsb	sy
 800636e:	f3bf 8f6f 	isb	sy
 8006372:	b662      	cpsie	i
 8006374:	f7ff fa76 	bl	8005864 <vTaskSwitchContext>
 8006378:	f04f 0000 	mov.w	r0, #0
 800637c:	f380 8811 	msr	BASEPRI, r0
 8006380:	bc09      	pop	{r0, r3}
 8006382:	6819      	ldr	r1, [r3, #0]
 8006384:	6808      	ldr	r0, [r1, #0]
 8006386:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800638a:	f01e 0f10 	tst.w	lr, #16
 800638e:	bf08      	it	eq
 8006390:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006394:	f380 8809 	msr	PSP, r0
 8006398:	f3bf 8f6f 	isb	sy
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop

080063a0 <pxCurrentTCBConst>:
 80063a0:	200006f4 	.word	0x200006f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80063a4:	bf00      	nop
 80063a6:	bf00      	nop

080063a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
	__asm volatile
 80063ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b2:	b672      	cpsid	i
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	b662      	cpsie	i
 80063c2:	607b      	str	r3, [r7, #4]
}
 80063c4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80063c6:	f7ff f993 	bl	80056f0 <xTaskIncrementTick>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80063d0:	4b06      	ldr	r3, [pc, #24]	; (80063ec <xPortSysTickHandler+0x44>)
 80063d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063d6:	601a      	str	r2, [r3, #0]
 80063d8:	2300      	movs	r3, #0
 80063da:	603b      	str	r3, [r7, #0]
	__asm volatile
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	f383 8811 	msr	BASEPRI, r3
}
 80063e2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80063e4:	bf00      	nop
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	e000ed04 	.word	0xe000ed04

080063f0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80063f0:	b480      	push	{r7}
 80063f2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80063f4:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <vPortSetupTimerInterrupt+0x34>)
 80063f6:	2200      	movs	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80063fa:	4b0b      	ldr	r3, [pc, #44]	; (8006428 <vPortSetupTimerInterrupt+0x38>)
 80063fc:	2200      	movs	r2, #0
 80063fe:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006400:	4b0a      	ldr	r3, [pc, #40]	; (800642c <vPortSetupTimerInterrupt+0x3c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a0a      	ldr	r2, [pc, #40]	; (8006430 <vPortSetupTimerInterrupt+0x40>)
 8006406:	fba2 2303 	umull	r2, r3, r2, r3
 800640a:	099b      	lsrs	r3, r3, #6
 800640c:	4a09      	ldr	r2, [pc, #36]	; (8006434 <vPortSetupTimerInterrupt+0x44>)
 800640e:	3b01      	subs	r3, #1
 8006410:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006412:	4b04      	ldr	r3, [pc, #16]	; (8006424 <vPortSetupTimerInterrupt+0x34>)
 8006414:	2207      	movs	r2, #7
 8006416:	601a      	str	r2, [r3, #0]
}
 8006418:	bf00      	nop
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr
 8006422:	bf00      	nop
 8006424:	e000e010 	.word	0xe000e010
 8006428:	e000e018 	.word	0xe000e018
 800642c:	20000008 	.word	0x20000008
 8006430:	10624dd3 	.word	0x10624dd3
 8006434:	e000e014 	.word	0xe000e014

08006438 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006438:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006448 <vPortEnableVFP+0x10>
 800643c:	6801      	ldr	r1, [r0, #0]
 800643e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006442:	6001      	str	r1, [r0, #0]
 8006444:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006446:	bf00      	nop
 8006448:	e000ed88 	.word	0xe000ed88

0800644c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800644c:	b480      	push	{r7}
 800644e:	b085      	sub	sp, #20
 8006450:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006452:	f3ef 8305 	mrs	r3, IPSR
 8006456:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2b0f      	cmp	r3, #15
 800645c:	d916      	bls.n	800648c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800645e:	4a19      	ldr	r2, [pc, #100]	; (80064c4 <vPortValidateInterruptPriority+0x78>)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	4413      	add	r3, r2
 8006464:	781b      	ldrb	r3, [r3, #0]
 8006466:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006468:	4b17      	ldr	r3, [pc, #92]	; (80064c8 <vPortValidateInterruptPriority+0x7c>)
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	7afa      	ldrb	r2, [r7, #11]
 800646e:	429a      	cmp	r2, r3
 8006470:	d20c      	bcs.n	800648c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8006472:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006476:	b672      	cpsid	i
 8006478:	f383 8811 	msr	BASEPRI, r3
 800647c:	f3bf 8f6f 	isb	sy
 8006480:	f3bf 8f4f 	dsb	sy
 8006484:	b662      	cpsie	i
 8006486:	607b      	str	r3, [r7, #4]
}
 8006488:	bf00      	nop
 800648a:	e7fe      	b.n	800648a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800648c:	4b0f      	ldr	r3, [pc, #60]	; (80064cc <vPortValidateInterruptPriority+0x80>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006494:	4b0e      	ldr	r3, [pc, #56]	; (80064d0 <vPortValidateInterruptPriority+0x84>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	429a      	cmp	r2, r3
 800649a:	d90c      	bls.n	80064b6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800649c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a0:	b672      	cpsid	i
 80064a2:	f383 8811 	msr	BASEPRI, r3
 80064a6:	f3bf 8f6f 	isb	sy
 80064aa:	f3bf 8f4f 	dsb	sy
 80064ae:	b662      	cpsie	i
 80064b0:	603b      	str	r3, [r7, #0]
}
 80064b2:	bf00      	nop
 80064b4:	e7fe      	b.n	80064b4 <vPortValidateInterruptPriority+0x68>
	}
 80064b6:	bf00      	nop
 80064b8:	3714      	adds	r7, #20
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr
 80064c2:	bf00      	nop
 80064c4:	e000e3f0 	.word	0xe000e3f0
 80064c8:	20000820 	.word	0x20000820
 80064cc:	e000ed0c 	.word	0xe000ed0c
 80064d0:	20000824 	.word	0x20000824

080064d4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b08a      	sub	sp, #40	; 0x28
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80064dc:	2300      	movs	r3, #0
 80064de:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80064e0:	f7ff f85a 	bl	8005598 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80064e4:	4b5b      	ldr	r3, [pc, #364]	; (8006654 <pvPortMalloc+0x180>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80064ec:	f000 f91a 	bl	8006724 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80064f0:	4b59      	ldr	r3, [pc, #356]	; (8006658 <pvPortMalloc+0x184>)
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4013      	ands	r3, r2
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f040 8092 	bne.w	8006622 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d01f      	beq.n	8006544 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8006504:	2208      	movs	r2, #8
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4413      	add	r3, r2
 800650a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f003 0307 	and.w	r3, r3, #7
 8006512:	2b00      	cmp	r3, #0
 8006514:	d016      	beq.n	8006544 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f023 0307 	bic.w	r3, r3, #7
 800651c:	3308      	adds	r3, #8
 800651e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f003 0307 	and.w	r3, r3, #7
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00c      	beq.n	8006544 <pvPortMalloc+0x70>
	__asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800652e:	b672      	cpsid	i
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	b662      	cpsie	i
 800653e:	617b      	str	r3, [r7, #20]
}
 8006540:	bf00      	nop
 8006542:	e7fe      	b.n	8006542 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d06b      	beq.n	8006622 <pvPortMalloc+0x14e>
 800654a:	4b44      	ldr	r3, [pc, #272]	; (800665c <pvPortMalloc+0x188>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	429a      	cmp	r2, r3
 8006552:	d866      	bhi.n	8006622 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006554:	4b42      	ldr	r3, [pc, #264]	; (8006660 <pvPortMalloc+0x18c>)
 8006556:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006558:	4b41      	ldr	r3, [pc, #260]	; (8006660 <pvPortMalloc+0x18c>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800655e:	e004      	b.n	800656a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8006560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006562:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800656a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	429a      	cmp	r2, r3
 8006572:	d903      	bls.n	800657c <pvPortMalloc+0xa8>
 8006574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d1f1      	bne.n	8006560 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800657c:	4b35      	ldr	r3, [pc, #212]	; (8006654 <pvPortMalloc+0x180>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006582:	429a      	cmp	r2, r3
 8006584:	d04d      	beq.n	8006622 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006586:	6a3b      	ldr	r3, [r7, #32]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2208      	movs	r2, #8
 800658c:	4413      	add	r3, r2
 800658e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	6a3b      	ldr	r3, [r7, #32]
 8006596:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	1ad2      	subs	r2, r2, r3
 80065a0:	2308      	movs	r3, #8
 80065a2:	005b      	lsls	r3, r3, #1
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d921      	bls.n	80065ec <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80065a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4413      	add	r3, r2
 80065ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	f003 0307 	and.w	r3, r3, #7
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00c      	beq.n	80065d4 <pvPortMalloc+0x100>
	__asm volatile
 80065ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065be:	b672      	cpsid	i
 80065c0:	f383 8811 	msr	BASEPRI, r3
 80065c4:	f3bf 8f6f 	isb	sy
 80065c8:	f3bf 8f4f 	dsb	sy
 80065cc:	b662      	cpsie	i
 80065ce:	613b      	str	r3, [r7, #16]
}
 80065d0:	bf00      	nop
 80065d2:	e7fe      	b.n	80065d2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80065d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	1ad2      	subs	r2, r2, r3
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80065e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80065e6:	69b8      	ldr	r0, [r7, #24]
 80065e8:	f000 f8fe 	bl	80067e8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80065ec:	4b1b      	ldr	r3, [pc, #108]	; (800665c <pvPortMalloc+0x188>)
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	1ad3      	subs	r3, r2, r3
 80065f6:	4a19      	ldr	r2, [pc, #100]	; (800665c <pvPortMalloc+0x188>)
 80065f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80065fa:	4b18      	ldr	r3, [pc, #96]	; (800665c <pvPortMalloc+0x188>)
 80065fc:	681a      	ldr	r2, [r3, #0]
 80065fe:	4b19      	ldr	r3, [pc, #100]	; (8006664 <pvPortMalloc+0x190>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	429a      	cmp	r2, r3
 8006604:	d203      	bcs.n	800660e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006606:	4b15      	ldr	r3, [pc, #84]	; (800665c <pvPortMalloc+0x188>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a16      	ldr	r2, [pc, #88]	; (8006664 <pvPortMalloc+0x190>)
 800660c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800660e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	4b11      	ldr	r3, [pc, #68]	; (8006658 <pvPortMalloc+0x184>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	431a      	orrs	r2, r3
 8006618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800661c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661e:	2200      	movs	r2, #0
 8006620:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006622:	f7fe ffc7 	bl	80055b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006626:	69fb      	ldr	r3, [r7, #28]
 8006628:	f003 0307 	and.w	r3, r3, #7
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00c      	beq.n	800664a <pvPortMalloc+0x176>
	__asm volatile
 8006630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006634:	b672      	cpsid	i
 8006636:	f383 8811 	msr	BASEPRI, r3
 800663a:	f3bf 8f6f 	isb	sy
 800663e:	f3bf 8f4f 	dsb	sy
 8006642:	b662      	cpsie	i
 8006644:	60fb      	str	r3, [r7, #12]
}
 8006646:	bf00      	nop
 8006648:	e7fe      	b.n	8006648 <pvPortMalloc+0x174>
	return pvReturn;
 800664a:	69fb      	ldr	r3, [r7, #28]
}
 800664c:	4618      	mov	r0, r3
 800664e:	3728      	adds	r7, #40	; 0x28
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}
 8006654:	20004430 	.word	0x20004430
 8006658:	2000443c 	.word	0x2000443c
 800665c:	20004434 	.word	0x20004434
 8006660:	20004428 	.word	0x20004428
 8006664:	20004438 	.word	0x20004438

08006668 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d04c      	beq.n	8006714 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800667a:	2308      	movs	r3, #8
 800667c:	425b      	negs	r3, r3
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4413      	add	r3, r2
 8006682:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	4b23      	ldr	r3, [pc, #140]	; (800671c <vPortFree+0xb4>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4013      	ands	r3, r2
 8006692:	2b00      	cmp	r3, #0
 8006694:	d10c      	bne.n	80066b0 <vPortFree+0x48>
	__asm volatile
 8006696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800669a:	b672      	cpsid	i
 800669c:	f383 8811 	msr	BASEPRI, r3
 80066a0:	f3bf 8f6f 	isb	sy
 80066a4:	f3bf 8f4f 	dsb	sy
 80066a8:	b662      	cpsie	i
 80066aa:	60fb      	str	r3, [r7, #12]
}
 80066ac:	bf00      	nop
 80066ae:	e7fe      	b.n	80066ae <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00c      	beq.n	80066d2 <vPortFree+0x6a>
	__asm volatile
 80066b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066bc:	b672      	cpsid	i
 80066be:	f383 8811 	msr	BASEPRI, r3
 80066c2:	f3bf 8f6f 	isb	sy
 80066c6:	f3bf 8f4f 	dsb	sy
 80066ca:	b662      	cpsie	i
 80066cc:	60bb      	str	r3, [r7, #8]
}
 80066ce:	bf00      	nop
 80066d0:	e7fe      	b.n	80066d0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	685a      	ldr	r2, [r3, #4]
 80066d6:	4b11      	ldr	r3, [pc, #68]	; (800671c <vPortFree+0xb4>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d019      	beq.n	8006714 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d115      	bne.n	8006714 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	4b0b      	ldr	r3, [pc, #44]	; (800671c <vPortFree+0xb4>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	43db      	mvns	r3, r3
 80066f2:	401a      	ands	r2, r3
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80066f8:	f7fe ff4e 	bl	8005598 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	685a      	ldr	r2, [r3, #4]
 8006700:	4b07      	ldr	r3, [pc, #28]	; (8006720 <vPortFree+0xb8>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4413      	add	r3, r2
 8006706:	4a06      	ldr	r2, [pc, #24]	; (8006720 <vPortFree+0xb8>)
 8006708:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800670a:	6938      	ldr	r0, [r7, #16]
 800670c:	f000 f86c 	bl	80067e8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006710:	f7fe ff50 	bl	80055b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006714:	bf00      	nop
 8006716:	3718      	adds	r7, #24
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	2000443c 	.word	0x2000443c
 8006720:	20004434 	.word	0x20004434

08006724 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800672a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800672e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006730:	4b27      	ldr	r3, [pc, #156]	; (80067d0 <prvHeapInit+0xac>)
 8006732:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f003 0307 	and.w	r3, r3, #7
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00c      	beq.n	8006758 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3307      	adds	r3, #7
 8006742:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f023 0307 	bic.w	r3, r3, #7
 800674a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800674c:	68ba      	ldr	r2, [r7, #8]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	4a1f      	ldr	r2, [pc, #124]	; (80067d0 <prvHeapInit+0xac>)
 8006754:	4413      	add	r3, r2
 8006756:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800675c:	4a1d      	ldr	r2, [pc, #116]	; (80067d4 <prvHeapInit+0xb0>)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006762:	4b1c      	ldr	r3, [pc, #112]	; (80067d4 <prvHeapInit+0xb0>)
 8006764:	2200      	movs	r2, #0
 8006766:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	68ba      	ldr	r2, [r7, #8]
 800676c:	4413      	add	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006770:	2208      	movs	r2, #8
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	1a9b      	subs	r3, r3, r2
 8006776:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f023 0307 	bic.w	r3, r3, #7
 800677e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	4a15      	ldr	r2, [pc, #84]	; (80067d8 <prvHeapInit+0xb4>)
 8006784:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006786:	4b14      	ldr	r3, [pc, #80]	; (80067d8 <prvHeapInit+0xb4>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2200      	movs	r2, #0
 800678c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800678e:	4b12      	ldr	r3, [pc, #72]	; (80067d8 <prvHeapInit+0xb4>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	2200      	movs	r2, #0
 8006794:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	1ad2      	subs	r2, r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80067a4:	4b0c      	ldr	r3, [pc, #48]	; (80067d8 <prvHeapInit+0xb4>)
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	4a0a      	ldr	r2, [pc, #40]	; (80067dc <prvHeapInit+0xb8>)
 80067b2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	4a09      	ldr	r2, [pc, #36]	; (80067e0 <prvHeapInit+0xbc>)
 80067ba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80067bc:	4b09      	ldr	r3, [pc, #36]	; (80067e4 <prvHeapInit+0xc0>)
 80067be:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80067c2:	601a      	str	r2, [r3, #0]
}
 80067c4:	bf00      	nop
 80067c6:	3714      	adds	r7, #20
 80067c8:	46bd      	mov	sp, r7
 80067ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ce:	4770      	bx	lr
 80067d0:	20000828 	.word	0x20000828
 80067d4:	20004428 	.word	0x20004428
 80067d8:	20004430 	.word	0x20004430
 80067dc:	20004438 	.word	0x20004438
 80067e0:	20004434 	.word	0x20004434
 80067e4:	2000443c 	.word	0x2000443c

080067e8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80067f0:	4b28      	ldr	r3, [pc, #160]	; (8006894 <prvInsertBlockIntoFreeList+0xac>)
 80067f2:	60fb      	str	r3, [r7, #12]
 80067f4:	e002      	b.n	80067fc <prvInsertBlockIntoFreeList+0x14>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	60fb      	str	r3, [r7, #12]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	687a      	ldr	r2, [r7, #4]
 8006802:	429a      	cmp	r2, r3
 8006804:	d8f7      	bhi.n	80067f6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	4413      	add	r3, r2
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	429a      	cmp	r2, r3
 8006816:	d108      	bne.n	800682a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	441a      	add	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	685b      	ldr	r3, [r3, #4]
 8006832:	68ba      	ldr	r2, [r7, #8]
 8006834:	441a      	add	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d118      	bne.n	8006870 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681a      	ldr	r2, [r3, #0]
 8006842:	4b15      	ldr	r3, [pc, #84]	; (8006898 <prvInsertBlockIntoFreeList+0xb0>)
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	429a      	cmp	r2, r3
 8006848:	d00d      	beq.n	8006866 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	441a      	add	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	e008      	b.n	8006878 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006866:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <prvInsertBlockIntoFreeList+0xb0>)
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	601a      	str	r2, [r3, #0]
 800686e:	e003      	b.n	8006878 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681a      	ldr	r2, [r3, #0]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	429a      	cmp	r2, r3
 800687e:	d002      	beq.n	8006886 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006886:	bf00      	nop
 8006888:	3714      	adds	r7, #20
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	20004428 	.word	0x20004428
 8006898:	20004430 	.word	0x20004430

0800689c <atoi>:
 800689c:	220a      	movs	r2, #10
 800689e:	2100      	movs	r1, #0
 80068a0:	f000 b90e 	b.w	8006ac0 <strtol>

080068a4 <__errno>:
 80068a4:	4b01      	ldr	r3, [pc, #4]	; (80068ac <__errno+0x8>)
 80068a6:	6818      	ldr	r0, [r3, #0]
 80068a8:	4770      	bx	lr
 80068aa:	bf00      	nop
 80068ac:	20000018 	.word	0x20000018

080068b0 <__libc_init_array>:
 80068b0:	b570      	push	{r4, r5, r6, lr}
 80068b2:	4d0d      	ldr	r5, [pc, #52]	; (80068e8 <__libc_init_array+0x38>)
 80068b4:	4c0d      	ldr	r4, [pc, #52]	; (80068ec <__libc_init_array+0x3c>)
 80068b6:	1b64      	subs	r4, r4, r5
 80068b8:	10a4      	asrs	r4, r4, #2
 80068ba:	2600      	movs	r6, #0
 80068bc:	42a6      	cmp	r6, r4
 80068be:	d109      	bne.n	80068d4 <__libc_init_array+0x24>
 80068c0:	4d0b      	ldr	r5, [pc, #44]	; (80068f0 <__libc_init_array+0x40>)
 80068c2:	4c0c      	ldr	r4, [pc, #48]	; (80068f4 <__libc_init_array+0x44>)
 80068c4:	f001 fa2a 	bl	8007d1c <_init>
 80068c8:	1b64      	subs	r4, r4, r5
 80068ca:	10a4      	asrs	r4, r4, #2
 80068cc:	2600      	movs	r6, #0
 80068ce:	42a6      	cmp	r6, r4
 80068d0:	d105      	bne.n	80068de <__libc_init_array+0x2e>
 80068d2:	bd70      	pop	{r4, r5, r6, pc}
 80068d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80068d8:	4798      	blx	r3
 80068da:	3601      	adds	r6, #1
 80068dc:	e7ee      	b.n	80068bc <__libc_init_array+0xc>
 80068de:	f855 3b04 	ldr.w	r3, [r5], #4
 80068e2:	4798      	blx	r3
 80068e4:	3601      	adds	r6, #1
 80068e6:	e7f2      	b.n	80068ce <__libc_init_array+0x1e>
 80068e8:	08008020 	.word	0x08008020
 80068ec:	08008020 	.word	0x08008020
 80068f0:	08008020 	.word	0x08008020
 80068f4:	08008024 	.word	0x08008024

080068f8 <memcpy>:
 80068f8:	440a      	add	r2, r1
 80068fa:	4291      	cmp	r1, r2
 80068fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006900:	d100      	bne.n	8006904 <memcpy+0xc>
 8006902:	4770      	bx	lr
 8006904:	b510      	push	{r4, lr}
 8006906:	f811 4b01 	ldrb.w	r4, [r1], #1
 800690a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800690e:	4291      	cmp	r1, r2
 8006910:	d1f9      	bne.n	8006906 <memcpy+0xe>
 8006912:	bd10      	pop	{r4, pc}

08006914 <memset>:
 8006914:	4402      	add	r2, r0
 8006916:	4603      	mov	r3, r0
 8006918:	4293      	cmp	r3, r2
 800691a:	d100      	bne.n	800691e <memset+0xa>
 800691c:	4770      	bx	lr
 800691e:	f803 1b01 	strb.w	r1, [r3], #1
 8006922:	e7f9      	b.n	8006918 <memset+0x4>

08006924 <iprintf>:
 8006924:	b40f      	push	{r0, r1, r2, r3}
 8006926:	4b0a      	ldr	r3, [pc, #40]	; (8006950 <iprintf+0x2c>)
 8006928:	b513      	push	{r0, r1, r4, lr}
 800692a:	681c      	ldr	r4, [r3, #0]
 800692c:	b124      	cbz	r4, 8006938 <iprintf+0x14>
 800692e:	69a3      	ldr	r3, [r4, #24]
 8006930:	b913      	cbnz	r3, 8006938 <iprintf+0x14>
 8006932:	4620      	mov	r0, r4
 8006934:	f000 faa8 	bl	8006e88 <__sinit>
 8006938:	ab05      	add	r3, sp, #20
 800693a:	9a04      	ldr	r2, [sp, #16]
 800693c:	68a1      	ldr	r1, [r4, #8]
 800693e:	9301      	str	r3, [sp, #4]
 8006940:	4620      	mov	r0, r4
 8006942:	f000 fe0d 	bl	8007560 <_vfiprintf_r>
 8006946:	b002      	add	sp, #8
 8006948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800694c:	b004      	add	sp, #16
 800694e:	4770      	bx	lr
 8006950:	20000018 	.word	0x20000018

08006954 <sniprintf>:
 8006954:	b40c      	push	{r2, r3}
 8006956:	b530      	push	{r4, r5, lr}
 8006958:	4b17      	ldr	r3, [pc, #92]	; (80069b8 <sniprintf+0x64>)
 800695a:	1e0c      	subs	r4, r1, #0
 800695c:	681d      	ldr	r5, [r3, #0]
 800695e:	b09d      	sub	sp, #116	; 0x74
 8006960:	da08      	bge.n	8006974 <sniprintf+0x20>
 8006962:	238b      	movs	r3, #139	; 0x8b
 8006964:	602b      	str	r3, [r5, #0]
 8006966:	f04f 30ff 	mov.w	r0, #4294967295
 800696a:	b01d      	add	sp, #116	; 0x74
 800696c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006970:	b002      	add	sp, #8
 8006972:	4770      	bx	lr
 8006974:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006978:	f8ad 3014 	strh.w	r3, [sp, #20]
 800697c:	bf14      	ite	ne
 800697e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006982:	4623      	moveq	r3, r4
 8006984:	9304      	str	r3, [sp, #16]
 8006986:	9307      	str	r3, [sp, #28]
 8006988:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800698c:	9002      	str	r0, [sp, #8]
 800698e:	9006      	str	r0, [sp, #24]
 8006990:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006994:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006996:	ab21      	add	r3, sp, #132	; 0x84
 8006998:	a902      	add	r1, sp, #8
 800699a:	4628      	mov	r0, r5
 800699c:	9301      	str	r3, [sp, #4]
 800699e:	f000 fcb5 	bl	800730c <_svfiprintf_r>
 80069a2:	1c43      	adds	r3, r0, #1
 80069a4:	bfbc      	itt	lt
 80069a6:	238b      	movlt	r3, #139	; 0x8b
 80069a8:	602b      	strlt	r3, [r5, #0]
 80069aa:	2c00      	cmp	r4, #0
 80069ac:	d0dd      	beq.n	800696a <sniprintf+0x16>
 80069ae:	9b02      	ldr	r3, [sp, #8]
 80069b0:	2200      	movs	r2, #0
 80069b2:	701a      	strb	r2, [r3, #0]
 80069b4:	e7d9      	b.n	800696a <sniprintf+0x16>
 80069b6:	bf00      	nop
 80069b8:	20000018 	.word	0x20000018

080069bc <_strtol_l.constprop.0>:
 80069bc:	2b01      	cmp	r3, #1
 80069be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069c2:	d001      	beq.n	80069c8 <_strtol_l.constprop.0+0xc>
 80069c4:	2b24      	cmp	r3, #36	; 0x24
 80069c6:	d906      	bls.n	80069d6 <_strtol_l.constprop.0+0x1a>
 80069c8:	f7ff ff6c 	bl	80068a4 <__errno>
 80069cc:	2316      	movs	r3, #22
 80069ce:	6003      	str	r3, [r0, #0]
 80069d0:	2000      	movs	r0, #0
 80069d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069d6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006abc <_strtol_l.constprop.0+0x100>
 80069da:	460d      	mov	r5, r1
 80069dc:	462e      	mov	r6, r5
 80069de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069e2:	f814 700c 	ldrb.w	r7, [r4, ip]
 80069e6:	f017 0708 	ands.w	r7, r7, #8
 80069ea:	d1f7      	bne.n	80069dc <_strtol_l.constprop.0+0x20>
 80069ec:	2c2d      	cmp	r4, #45	; 0x2d
 80069ee:	d132      	bne.n	8006a56 <_strtol_l.constprop.0+0x9a>
 80069f0:	782c      	ldrb	r4, [r5, #0]
 80069f2:	2701      	movs	r7, #1
 80069f4:	1cb5      	adds	r5, r6, #2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d05b      	beq.n	8006ab2 <_strtol_l.constprop.0+0xf6>
 80069fa:	2b10      	cmp	r3, #16
 80069fc:	d109      	bne.n	8006a12 <_strtol_l.constprop.0+0x56>
 80069fe:	2c30      	cmp	r4, #48	; 0x30
 8006a00:	d107      	bne.n	8006a12 <_strtol_l.constprop.0+0x56>
 8006a02:	782c      	ldrb	r4, [r5, #0]
 8006a04:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006a08:	2c58      	cmp	r4, #88	; 0x58
 8006a0a:	d14d      	bne.n	8006aa8 <_strtol_l.constprop.0+0xec>
 8006a0c:	786c      	ldrb	r4, [r5, #1]
 8006a0e:	2310      	movs	r3, #16
 8006a10:	3502      	adds	r5, #2
 8006a12:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006a16:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a1a:	f04f 0c00 	mov.w	ip, #0
 8006a1e:	fbb8 f9f3 	udiv	r9, r8, r3
 8006a22:	4666      	mov	r6, ip
 8006a24:	fb03 8a19 	mls	sl, r3, r9, r8
 8006a28:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006a2c:	f1be 0f09 	cmp.w	lr, #9
 8006a30:	d816      	bhi.n	8006a60 <_strtol_l.constprop.0+0xa4>
 8006a32:	4674      	mov	r4, lr
 8006a34:	42a3      	cmp	r3, r4
 8006a36:	dd24      	ble.n	8006a82 <_strtol_l.constprop.0+0xc6>
 8006a38:	f1bc 0f00 	cmp.w	ip, #0
 8006a3c:	db1e      	blt.n	8006a7c <_strtol_l.constprop.0+0xc0>
 8006a3e:	45b1      	cmp	r9, r6
 8006a40:	d31c      	bcc.n	8006a7c <_strtol_l.constprop.0+0xc0>
 8006a42:	d101      	bne.n	8006a48 <_strtol_l.constprop.0+0x8c>
 8006a44:	45a2      	cmp	sl, r4
 8006a46:	db19      	blt.n	8006a7c <_strtol_l.constprop.0+0xc0>
 8006a48:	fb06 4603 	mla	r6, r6, r3, r4
 8006a4c:	f04f 0c01 	mov.w	ip, #1
 8006a50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006a54:	e7e8      	b.n	8006a28 <_strtol_l.constprop.0+0x6c>
 8006a56:	2c2b      	cmp	r4, #43	; 0x2b
 8006a58:	bf04      	itt	eq
 8006a5a:	782c      	ldrbeq	r4, [r5, #0]
 8006a5c:	1cb5      	addeq	r5, r6, #2
 8006a5e:	e7ca      	b.n	80069f6 <_strtol_l.constprop.0+0x3a>
 8006a60:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006a64:	f1be 0f19 	cmp.w	lr, #25
 8006a68:	d801      	bhi.n	8006a6e <_strtol_l.constprop.0+0xb2>
 8006a6a:	3c37      	subs	r4, #55	; 0x37
 8006a6c:	e7e2      	b.n	8006a34 <_strtol_l.constprop.0+0x78>
 8006a6e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006a72:	f1be 0f19 	cmp.w	lr, #25
 8006a76:	d804      	bhi.n	8006a82 <_strtol_l.constprop.0+0xc6>
 8006a78:	3c57      	subs	r4, #87	; 0x57
 8006a7a:	e7db      	b.n	8006a34 <_strtol_l.constprop.0+0x78>
 8006a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8006a80:	e7e6      	b.n	8006a50 <_strtol_l.constprop.0+0x94>
 8006a82:	f1bc 0f00 	cmp.w	ip, #0
 8006a86:	da05      	bge.n	8006a94 <_strtol_l.constprop.0+0xd8>
 8006a88:	2322      	movs	r3, #34	; 0x22
 8006a8a:	6003      	str	r3, [r0, #0]
 8006a8c:	4646      	mov	r6, r8
 8006a8e:	b942      	cbnz	r2, 8006aa2 <_strtol_l.constprop.0+0xe6>
 8006a90:	4630      	mov	r0, r6
 8006a92:	e79e      	b.n	80069d2 <_strtol_l.constprop.0+0x16>
 8006a94:	b107      	cbz	r7, 8006a98 <_strtol_l.constprop.0+0xdc>
 8006a96:	4276      	negs	r6, r6
 8006a98:	2a00      	cmp	r2, #0
 8006a9a:	d0f9      	beq.n	8006a90 <_strtol_l.constprop.0+0xd4>
 8006a9c:	f1bc 0f00 	cmp.w	ip, #0
 8006aa0:	d000      	beq.n	8006aa4 <_strtol_l.constprop.0+0xe8>
 8006aa2:	1e69      	subs	r1, r5, #1
 8006aa4:	6011      	str	r1, [r2, #0]
 8006aa6:	e7f3      	b.n	8006a90 <_strtol_l.constprop.0+0xd4>
 8006aa8:	2430      	movs	r4, #48	; 0x30
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d1b1      	bne.n	8006a12 <_strtol_l.constprop.0+0x56>
 8006aae:	2308      	movs	r3, #8
 8006ab0:	e7af      	b.n	8006a12 <_strtol_l.constprop.0+0x56>
 8006ab2:	2c30      	cmp	r4, #48	; 0x30
 8006ab4:	d0a5      	beq.n	8006a02 <_strtol_l.constprop.0+0x46>
 8006ab6:	230a      	movs	r3, #10
 8006ab8:	e7ab      	b.n	8006a12 <_strtol_l.constprop.0+0x56>
 8006aba:	bf00      	nop
 8006abc:	08007e81 	.word	0x08007e81

08006ac0 <strtol>:
 8006ac0:	4613      	mov	r3, r2
 8006ac2:	460a      	mov	r2, r1
 8006ac4:	4601      	mov	r1, r0
 8006ac6:	4802      	ldr	r0, [pc, #8]	; (8006ad0 <strtol+0x10>)
 8006ac8:	6800      	ldr	r0, [r0, #0]
 8006aca:	f7ff bf77 	b.w	80069bc <_strtol_l.constprop.0>
 8006ace:	bf00      	nop
 8006ad0:	20000018 	.word	0x20000018

08006ad4 <__swbuf_r>:
 8006ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ad6:	460e      	mov	r6, r1
 8006ad8:	4614      	mov	r4, r2
 8006ada:	4605      	mov	r5, r0
 8006adc:	b118      	cbz	r0, 8006ae6 <__swbuf_r+0x12>
 8006ade:	6983      	ldr	r3, [r0, #24]
 8006ae0:	b90b      	cbnz	r3, 8006ae6 <__swbuf_r+0x12>
 8006ae2:	f000 f9d1 	bl	8006e88 <__sinit>
 8006ae6:	4b21      	ldr	r3, [pc, #132]	; (8006b6c <__swbuf_r+0x98>)
 8006ae8:	429c      	cmp	r4, r3
 8006aea:	d12b      	bne.n	8006b44 <__swbuf_r+0x70>
 8006aec:	686c      	ldr	r4, [r5, #4]
 8006aee:	69a3      	ldr	r3, [r4, #24]
 8006af0:	60a3      	str	r3, [r4, #8]
 8006af2:	89a3      	ldrh	r3, [r4, #12]
 8006af4:	071a      	lsls	r2, r3, #28
 8006af6:	d52f      	bpl.n	8006b58 <__swbuf_r+0x84>
 8006af8:	6923      	ldr	r3, [r4, #16]
 8006afa:	b36b      	cbz	r3, 8006b58 <__swbuf_r+0x84>
 8006afc:	6923      	ldr	r3, [r4, #16]
 8006afe:	6820      	ldr	r0, [r4, #0]
 8006b00:	1ac0      	subs	r0, r0, r3
 8006b02:	6963      	ldr	r3, [r4, #20]
 8006b04:	b2f6      	uxtb	r6, r6
 8006b06:	4283      	cmp	r3, r0
 8006b08:	4637      	mov	r7, r6
 8006b0a:	dc04      	bgt.n	8006b16 <__swbuf_r+0x42>
 8006b0c:	4621      	mov	r1, r4
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 f926 	bl	8006d60 <_fflush_r>
 8006b14:	bb30      	cbnz	r0, 8006b64 <__swbuf_r+0x90>
 8006b16:	68a3      	ldr	r3, [r4, #8]
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	60a3      	str	r3, [r4, #8]
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	1c5a      	adds	r2, r3, #1
 8006b20:	6022      	str	r2, [r4, #0]
 8006b22:	701e      	strb	r6, [r3, #0]
 8006b24:	6963      	ldr	r3, [r4, #20]
 8006b26:	3001      	adds	r0, #1
 8006b28:	4283      	cmp	r3, r0
 8006b2a:	d004      	beq.n	8006b36 <__swbuf_r+0x62>
 8006b2c:	89a3      	ldrh	r3, [r4, #12]
 8006b2e:	07db      	lsls	r3, r3, #31
 8006b30:	d506      	bpl.n	8006b40 <__swbuf_r+0x6c>
 8006b32:	2e0a      	cmp	r6, #10
 8006b34:	d104      	bne.n	8006b40 <__swbuf_r+0x6c>
 8006b36:	4621      	mov	r1, r4
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f000 f911 	bl	8006d60 <_fflush_r>
 8006b3e:	b988      	cbnz	r0, 8006b64 <__swbuf_r+0x90>
 8006b40:	4638      	mov	r0, r7
 8006b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b44:	4b0a      	ldr	r3, [pc, #40]	; (8006b70 <__swbuf_r+0x9c>)
 8006b46:	429c      	cmp	r4, r3
 8006b48:	d101      	bne.n	8006b4e <__swbuf_r+0x7a>
 8006b4a:	68ac      	ldr	r4, [r5, #8]
 8006b4c:	e7cf      	b.n	8006aee <__swbuf_r+0x1a>
 8006b4e:	4b09      	ldr	r3, [pc, #36]	; (8006b74 <__swbuf_r+0xa0>)
 8006b50:	429c      	cmp	r4, r3
 8006b52:	bf08      	it	eq
 8006b54:	68ec      	ldreq	r4, [r5, #12]
 8006b56:	e7ca      	b.n	8006aee <__swbuf_r+0x1a>
 8006b58:	4621      	mov	r1, r4
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	f000 f80c 	bl	8006b78 <__swsetup_r>
 8006b60:	2800      	cmp	r0, #0
 8006b62:	d0cb      	beq.n	8006afc <__swbuf_r+0x28>
 8006b64:	f04f 37ff 	mov.w	r7, #4294967295
 8006b68:	e7ea      	b.n	8006b40 <__swbuf_r+0x6c>
 8006b6a:	bf00      	nop
 8006b6c:	08007fa4 	.word	0x08007fa4
 8006b70:	08007fc4 	.word	0x08007fc4
 8006b74:	08007f84 	.word	0x08007f84

08006b78 <__swsetup_r>:
 8006b78:	4b32      	ldr	r3, [pc, #200]	; (8006c44 <__swsetup_r+0xcc>)
 8006b7a:	b570      	push	{r4, r5, r6, lr}
 8006b7c:	681d      	ldr	r5, [r3, #0]
 8006b7e:	4606      	mov	r6, r0
 8006b80:	460c      	mov	r4, r1
 8006b82:	b125      	cbz	r5, 8006b8e <__swsetup_r+0x16>
 8006b84:	69ab      	ldr	r3, [r5, #24]
 8006b86:	b913      	cbnz	r3, 8006b8e <__swsetup_r+0x16>
 8006b88:	4628      	mov	r0, r5
 8006b8a:	f000 f97d 	bl	8006e88 <__sinit>
 8006b8e:	4b2e      	ldr	r3, [pc, #184]	; (8006c48 <__swsetup_r+0xd0>)
 8006b90:	429c      	cmp	r4, r3
 8006b92:	d10f      	bne.n	8006bb4 <__swsetup_r+0x3c>
 8006b94:	686c      	ldr	r4, [r5, #4]
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b9c:	0719      	lsls	r1, r3, #28
 8006b9e:	d42c      	bmi.n	8006bfa <__swsetup_r+0x82>
 8006ba0:	06dd      	lsls	r5, r3, #27
 8006ba2:	d411      	bmi.n	8006bc8 <__swsetup_r+0x50>
 8006ba4:	2309      	movs	r3, #9
 8006ba6:	6033      	str	r3, [r6, #0]
 8006ba8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006bac:	81a3      	strh	r3, [r4, #12]
 8006bae:	f04f 30ff 	mov.w	r0, #4294967295
 8006bb2:	e03e      	b.n	8006c32 <__swsetup_r+0xba>
 8006bb4:	4b25      	ldr	r3, [pc, #148]	; (8006c4c <__swsetup_r+0xd4>)
 8006bb6:	429c      	cmp	r4, r3
 8006bb8:	d101      	bne.n	8006bbe <__swsetup_r+0x46>
 8006bba:	68ac      	ldr	r4, [r5, #8]
 8006bbc:	e7eb      	b.n	8006b96 <__swsetup_r+0x1e>
 8006bbe:	4b24      	ldr	r3, [pc, #144]	; (8006c50 <__swsetup_r+0xd8>)
 8006bc0:	429c      	cmp	r4, r3
 8006bc2:	bf08      	it	eq
 8006bc4:	68ec      	ldreq	r4, [r5, #12]
 8006bc6:	e7e6      	b.n	8006b96 <__swsetup_r+0x1e>
 8006bc8:	0758      	lsls	r0, r3, #29
 8006bca:	d512      	bpl.n	8006bf2 <__swsetup_r+0x7a>
 8006bcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bce:	b141      	cbz	r1, 8006be2 <__swsetup_r+0x6a>
 8006bd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006bd4:	4299      	cmp	r1, r3
 8006bd6:	d002      	beq.n	8006bde <__swsetup_r+0x66>
 8006bd8:	4630      	mov	r0, r6
 8006bda:	f000 fa5b 	bl	8007094 <_free_r>
 8006bde:	2300      	movs	r3, #0
 8006be0:	6363      	str	r3, [r4, #52]	; 0x34
 8006be2:	89a3      	ldrh	r3, [r4, #12]
 8006be4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006be8:	81a3      	strh	r3, [r4, #12]
 8006bea:	2300      	movs	r3, #0
 8006bec:	6063      	str	r3, [r4, #4]
 8006bee:	6923      	ldr	r3, [r4, #16]
 8006bf0:	6023      	str	r3, [r4, #0]
 8006bf2:	89a3      	ldrh	r3, [r4, #12]
 8006bf4:	f043 0308 	orr.w	r3, r3, #8
 8006bf8:	81a3      	strh	r3, [r4, #12]
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	b94b      	cbnz	r3, 8006c12 <__swsetup_r+0x9a>
 8006bfe:	89a3      	ldrh	r3, [r4, #12]
 8006c00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c08:	d003      	beq.n	8006c12 <__swsetup_r+0x9a>
 8006c0a:	4621      	mov	r1, r4
 8006c0c:	4630      	mov	r0, r6
 8006c0e:	f000 fa01 	bl	8007014 <__smakebuf_r>
 8006c12:	89a0      	ldrh	r0, [r4, #12]
 8006c14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c18:	f010 0301 	ands.w	r3, r0, #1
 8006c1c:	d00a      	beq.n	8006c34 <__swsetup_r+0xbc>
 8006c1e:	2300      	movs	r3, #0
 8006c20:	60a3      	str	r3, [r4, #8]
 8006c22:	6963      	ldr	r3, [r4, #20]
 8006c24:	425b      	negs	r3, r3
 8006c26:	61a3      	str	r3, [r4, #24]
 8006c28:	6923      	ldr	r3, [r4, #16]
 8006c2a:	b943      	cbnz	r3, 8006c3e <__swsetup_r+0xc6>
 8006c2c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c30:	d1ba      	bne.n	8006ba8 <__swsetup_r+0x30>
 8006c32:	bd70      	pop	{r4, r5, r6, pc}
 8006c34:	0781      	lsls	r1, r0, #30
 8006c36:	bf58      	it	pl
 8006c38:	6963      	ldrpl	r3, [r4, #20]
 8006c3a:	60a3      	str	r3, [r4, #8]
 8006c3c:	e7f4      	b.n	8006c28 <__swsetup_r+0xb0>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	e7f7      	b.n	8006c32 <__swsetup_r+0xba>
 8006c42:	bf00      	nop
 8006c44:	20000018 	.word	0x20000018
 8006c48:	08007fa4 	.word	0x08007fa4
 8006c4c:	08007fc4 	.word	0x08007fc4
 8006c50:	08007f84 	.word	0x08007f84

08006c54 <__sflush_r>:
 8006c54:	898a      	ldrh	r2, [r1, #12]
 8006c56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5a:	4605      	mov	r5, r0
 8006c5c:	0710      	lsls	r0, r2, #28
 8006c5e:	460c      	mov	r4, r1
 8006c60:	d458      	bmi.n	8006d14 <__sflush_r+0xc0>
 8006c62:	684b      	ldr	r3, [r1, #4]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	dc05      	bgt.n	8006c74 <__sflush_r+0x20>
 8006c68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	dc02      	bgt.n	8006c74 <__sflush_r+0x20>
 8006c6e:	2000      	movs	r0, #0
 8006c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c76:	2e00      	cmp	r6, #0
 8006c78:	d0f9      	beq.n	8006c6e <__sflush_r+0x1a>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c80:	682f      	ldr	r7, [r5, #0]
 8006c82:	602b      	str	r3, [r5, #0]
 8006c84:	d032      	beq.n	8006cec <__sflush_r+0x98>
 8006c86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	075a      	lsls	r2, r3, #29
 8006c8c:	d505      	bpl.n	8006c9a <__sflush_r+0x46>
 8006c8e:	6863      	ldr	r3, [r4, #4]
 8006c90:	1ac0      	subs	r0, r0, r3
 8006c92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c94:	b10b      	cbz	r3, 8006c9a <__sflush_r+0x46>
 8006c96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c98:	1ac0      	subs	r0, r0, r3
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	4602      	mov	r2, r0
 8006c9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ca0:	6a21      	ldr	r1, [r4, #32]
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b0      	blx	r6
 8006ca6:	1c43      	adds	r3, r0, #1
 8006ca8:	89a3      	ldrh	r3, [r4, #12]
 8006caa:	d106      	bne.n	8006cba <__sflush_r+0x66>
 8006cac:	6829      	ldr	r1, [r5, #0]
 8006cae:	291d      	cmp	r1, #29
 8006cb0:	d82c      	bhi.n	8006d0c <__sflush_r+0xb8>
 8006cb2:	4a2a      	ldr	r2, [pc, #168]	; (8006d5c <__sflush_r+0x108>)
 8006cb4:	40ca      	lsrs	r2, r1
 8006cb6:	07d6      	lsls	r6, r2, #31
 8006cb8:	d528      	bpl.n	8006d0c <__sflush_r+0xb8>
 8006cba:	2200      	movs	r2, #0
 8006cbc:	6062      	str	r2, [r4, #4]
 8006cbe:	04d9      	lsls	r1, r3, #19
 8006cc0:	6922      	ldr	r2, [r4, #16]
 8006cc2:	6022      	str	r2, [r4, #0]
 8006cc4:	d504      	bpl.n	8006cd0 <__sflush_r+0x7c>
 8006cc6:	1c42      	adds	r2, r0, #1
 8006cc8:	d101      	bne.n	8006cce <__sflush_r+0x7a>
 8006cca:	682b      	ldr	r3, [r5, #0]
 8006ccc:	b903      	cbnz	r3, 8006cd0 <__sflush_r+0x7c>
 8006cce:	6560      	str	r0, [r4, #84]	; 0x54
 8006cd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cd2:	602f      	str	r7, [r5, #0]
 8006cd4:	2900      	cmp	r1, #0
 8006cd6:	d0ca      	beq.n	8006c6e <__sflush_r+0x1a>
 8006cd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006cdc:	4299      	cmp	r1, r3
 8006cde:	d002      	beq.n	8006ce6 <__sflush_r+0x92>
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	f000 f9d7 	bl	8007094 <_free_r>
 8006ce6:	2000      	movs	r0, #0
 8006ce8:	6360      	str	r0, [r4, #52]	; 0x34
 8006cea:	e7c1      	b.n	8006c70 <__sflush_r+0x1c>
 8006cec:	6a21      	ldr	r1, [r4, #32]
 8006cee:	2301      	movs	r3, #1
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b0      	blx	r6
 8006cf4:	1c41      	adds	r1, r0, #1
 8006cf6:	d1c7      	bne.n	8006c88 <__sflush_r+0x34>
 8006cf8:	682b      	ldr	r3, [r5, #0]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d0c4      	beq.n	8006c88 <__sflush_r+0x34>
 8006cfe:	2b1d      	cmp	r3, #29
 8006d00:	d001      	beq.n	8006d06 <__sflush_r+0xb2>
 8006d02:	2b16      	cmp	r3, #22
 8006d04:	d101      	bne.n	8006d0a <__sflush_r+0xb6>
 8006d06:	602f      	str	r7, [r5, #0]
 8006d08:	e7b1      	b.n	8006c6e <__sflush_r+0x1a>
 8006d0a:	89a3      	ldrh	r3, [r4, #12]
 8006d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d10:	81a3      	strh	r3, [r4, #12]
 8006d12:	e7ad      	b.n	8006c70 <__sflush_r+0x1c>
 8006d14:	690f      	ldr	r7, [r1, #16]
 8006d16:	2f00      	cmp	r7, #0
 8006d18:	d0a9      	beq.n	8006c6e <__sflush_r+0x1a>
 8006d1a:	0793      	lsls	r3, r2, #30
 8006d1c:	680e      	ldr	r6, [r1, #0]
 8006d1e:	bf08      	it	eq
 8006d20:	694b      	ldreq	r3, [r1, #20]
 8006d22:	600f      	str	r7, [r1, #0]
 8006d24:	bf18      	it	ne
 8006d26:	2300      	movne	r3, #0
 8006d28:	eba6 0807 	sub.w	r8, r6, r7
 8006d2c:	608b      	str	r3, [r1, #8]
 8006d2e:	f1b8 0f00 	cmp.w	r8, #0
 8006d32:	dd9c      	ble.n	8006c6e <__sflush_r+0x1a>
 8006d34:	6a21      	ldr	r1, [r4, #32]
 8006d36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d38:	4643      	mov	r3, r8
 8006d3a:	463a      	mov	r2, r7
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	47b0      	blx	r6
 8006d40:	2800      	cmp	r0, #0
 8006d42:	dc06      	bgt.n	8006d52 <__sflush_r+0xfe>
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d4a:	81a3      	strh	r3, [r4, #12]
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e78e      	b.n	8006c70 <__sflush_r+0x1c>
 8006d52:	4407      	add	r7, r0
 8006d54:	eba8 0800 	sub.w	r8, r8, r0
 8006d58:	e7e9      	b.n	8006d2e <__sflush_r+0xda>
 8006d5a:	bf00      	nop
 8006d5c:	20400001 	.word	0x20400001

08006d60 <_fflush_r>:
 8006d60:	b538      	push	{r3, r4, r5, lr}
 8006d62:	690b      	ldr	r3, [r1, #16]
 8006d64:	4605      	mov	r5, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	b913      	cbnz	r3, 8006d70 <_fflush_r+0x10>
 8006d6a:	2500      	movs	r5, #0
 8006d6c:	4628      	mov	r0, r5
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	b118      	cbz	r0, 8006d7a <_fflush_r+0x1a>
 8006d72:	6983      	ldr	r3, [r0, #24]
 8006d74:	b90b      	cbnz	r3, 8006d7a <_fflush_r+0x1a>
 8006d76:	f000 f887 	bl	8006e88 <__sinit>
 8006d7a:	4b14      	ldr	r3, [pc, #80]	; (8006dcc <_fflush_r+0x6c>)
 8006d7c:	429c      	cmp	r4, r3
 8006d7e:	d11b      	bne.n	8006db8 <_fflush_r+0x58>
 8006d80:	686c      	ldr	r4, [r5, #4]
 8006d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0ef      	beq.n	8006d6a <_fflush_r+0xa>
 8006d8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d8c:	07d0      	lsls	r0, r2, #31
 8006d8e:	d404      	bmi.n	8006d9a <_fflush_r+0x3a>
 8006d90:	0599      	lsls	r1, r3, #22
 8006d92:	d402      	bmi.n	8006d9a <_fflush_r+0x3a>
 8006d94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d96:	f000 f915 	bl	8006fc4 <__retarget_lock_acquire_recursive>
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	f7ff ff59 	bl	8006c54 <__sflush_r>
 8006da2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006da4:	07da      	lsls	r2, r3, #31
 8006da6:	4605      	mov	r5, r0
 8006da8:	d4e0      	bmi.n	8006d6c <_fflush_r+0xc>
 8006daa:	89a3      	ldrh	r3, [r4, #12]
 8006dac:	059b      	lsls	r3, r3, #22
 8006dae:	d4dd      	bmi.n	8006d6c <_fflush_r+0xc>
 8006db0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006db2:	f000 f908 	bl	8006fc6 <__retarget_lock_release_recursive>
 8006db6:	e7d9      	b.n	8006d6c <_fflush_r+0xc>
 8006db8:	4b05      	ldr	r3, [pc, #20]	; (8006dd0 <_fflush_r+0x70>)
 8006dba:	429c      	cmp	r4, r3
 8006dbc:	d101      	bne.n	8006dc2 <_fflush_r+0x62>
 8006dbe:	68ac      	ldr	r4, [r5, #8]
 8006dc0:	e7df      	b.n	8006d82 <_fflush_r+0x22>
 8006dc2:	4b04      	ldr	r3, [pc, #16]	; (8006dd4 <_fflush_r+0x74>)
 8006dc4:	429c      	cmp	r4, r3
 8006dc6:	bf08      	it	eq
 8006dc8:	68ec      	ldreq	r4, [r5, #12]
 8006dca:	e7da      	b.n	8006d82 <_fflush_r+0x22>
 8006dcc:	08007fa4 	.word	0x08007fa4
 8006dd0:	08007fc4 	.word	0x08007fc4
 8006dd4:	08007f84 	.word	0x08007f84

08006dd8 <std>:
 8006dd8:	2300      	movs	r3, #0
 8006dda:	b510      	push	{r4, lr}
 8006ddc:	4604      	mov	r4, r0
 8006dde:	e9c0 3300 	strd	r3, r3, [r0]
 8006de2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006de6:	6083      	str	r3, [r0, #8]
 8006de8:	8181      	strh	r1, [r0, #12]
 8006dea:	6643      	str	r3, [r0, #100]	; 0x64
 8006dec:	81c2      	strh	r2, [r0, #14]
 8006dee:	6183      	str	r3, [r0, #24]
 8006df0:	4619      	mov	r1, r3
 8006df2:	2208      	movs	r2, #8
 8006df4:	305c      	adds	r0, #92	; 0x5c
 8006df6:	f7ff fd8d 	bl	8006914 <memset>
 8006dfa:	4b05      	ldr	r3, [pc, #20]	; (8006e10 <std+0x38>)
 8006dfc:	6263      	str	r3, [r4, #36]	; 0x24
 8006dfe:	4b05      	ldr	r3, [pc, #20]	; (8006e14 <std+0x3c>)
 8006e00:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e02:	4b05      	ldr	r3, [pc, #20]	; (8006e18 <std+0x40>)
 8006e04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e06:	4b05      	ldr	r3, [pc, #20]	; (8006e1c <std+0x44>)
 8006e08:	6224      	str	r4, [r4, #32]
 8006e0a:	6323      	str	r3, [r4, #48]	; 0x30
 8006e0c:	bd10      	pop	{r4, pc}
 8006e0e:	bf00      	nop
 8006e10:	08007b09 	.word	0x08007b09
 8006e14:	08007b2b 	.word	0x08007b2b
 8006e18:	08007b63 	.word	0x08007b63
 8006e1c:	08007b87 	.word	0x08007b87

08006e20 <_cleanup_r>:
 8006e20:	4901      	ldr	r1, [pc, #4]	; (8006e28 <_cleanup_r+0x8>)
 8006e22:	f000 b8af 	b.w	8006f84 <_fwalk_reent>
 8006e26:	bf00      	nop
 8006e28:	08006d61 	.word	0x08006d61

08006e2c <__sfmoreglue>:
 8006e2c:	b570      	push	{r4, r5, r6, lr}
 8006e2e:	2268      	movs	r2, #104	; 0x68
 8006e30:	1e4d      	subs	r5, r1, #1
 8006e32:	4355      	muls	r5, r2
 8006e34:	460e      	mov	r6, r1
 8006e36:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e3a:	f000 f997 	bl	800716c <_malloc_r>
 8006e3e:	4604      	mov	r4, r0
 8006e40:	b140      	cbz	r0, 8006e54 <__sfmoreglue+0x28>
 8006e42:	2100      	movs	r1, #0
 8006e44:	e9c0 1600 	strd	r1, r6, [r0]
 8006e48:	300c      	adds	r0, #12
 8006e4a:	60a0      	str	r0, [r4, #8]
 8006e4c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e50:	f7ff fd60 	bl	8006914 <memset>
 8006e54:	4620      	mov	r0, r4
 8006e56:	bd70      	pop	{r4, r5, r6, pc}

08006e58 <__sfp_lock_acquire>:
 8006e58:	4801      	ldr	r0, [pc, #4]	; (8006e60 <__sfp_lock_acquire+0x8>)
 8006e5a:	f000 b8b3 	b.w	8006fc4 <__retarget_lock_acquire_recursive>
 8006e5e:	bf00      	nop
 8006e60:	20004441 	.word	0x20004441

08006e64 <__sfp_lock_release>:
 8006e64:	4801      	ldr	r0, [pc, #4]	; (8006e6c <__sfp_lock_release+0x8>)
 8006e66:	f000 b8ae 	b.w	8006fc6 <__retarget_lock_release_recursive>
 8006e6a:	bf00      	nop
 8006e6c:	20004441 	.word	0x20004441

08006e70 <__sinit_lock_acquire>:
 8006e70:	4801      	ldr	r0, [pc, #4]	; (8006e78 <__sinit_lock_acquire+0x8>)
 8006e72:	f000 b8a7 	b.w	8006fc4 <__retarget_lock_acquire_recursive>
 8006e76:	bf00      	nop
 8006e78:	20004442 	.word	0x20004442

08006e7c <__sinit_lock_release>:
 8006e7c:	4801      	ldr	r0, [pc, #4]	; (8006e84 <__sinit_lock_release+0x8>)
 8006e7e:	f000 b8a2 	b.w	8006fc6 <__retarget_lock_release_recursive>
 8006e82:	bf00      	nop
 8006e84:	20004442 	.word	0x20004442

08006e88 <__sinit>:
 8006e88:	b510      	push	{r4, lr}
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	f7ff fff0 	bl	8006e70 <__sinit_lock_acquire>
 8006e90:	69a3      	ldr	r3, [r4, #24]
 8006e92:	b11b      	cbz	r3, 8006e9c <__sinit+0x14>
 8006e94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e98:	f7ff bff0 	b.w	8006e7c <__sinit_lock_release>
 8006e9c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006ea0:	6523      	str	r3, [r4, #80]	; 0x50
 8006ea2:	4b13      	ldr	r3, [pc, #76]	; (8006ef0 <__sinit+0x68>)
 8006ea4:	4a13      	ldr	r2, [pc, #76]	; (8006ef4 <__sinit+0x6c>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	62a2      	str	r2, [r4, #40]	; 0x28
 8006eaa:	42a3      	cmp	r3, r4
 8006eac:	bf04      	itt	eq
 8006eae:	2301      	moveq	r3, #1
 8006eb0:	61a3      	streq	r3, [r4, #24]
 8006eb2:	4620      	mov	r0, r4
 8006eb4:	f000 f820 	bl	8006ef8 <__sfp>
 8006eb8:	6060      	str	r0, [r4, #4]
 8006eba:	4620      	mov	r0, r4
 8006ebc:	f000 f81c 	bl	8006ef8 <__sfp>
 8006ec0:	60a0      	str	r0, [r4, #8]
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	f000 f818 	bl	8006ef8 <__sfp>
 8006ec8:	2200      	movs	r2, #0
 8006eca:	60e0      	str	r0, [r4, #12]
 8006ecc:	2104      	movs	r1, #4
 8006ece:	6860      	ldr	r0, [r4, #4]
 8006ed0:	f7ff ff82 	bl	8006dd8 <std>
 8006ed4:	68a0      	ldr	r0, [r4, #8]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	2109      	movs	r1, #9
 8006eda:	f7ff ff7d 	bl	8006dd8 <std>
 8006ede:	68e0      	ldr	r0, [r4, #12]
 8006ee0:	2202      	movs	r2, #2
 8006ee2:	2112      	movs	r1, #18
 8006ee4:	f7ff ff78 	bl	8006dd8 <std>
 8006ee8:	2301      	movs	r3, #1
 8006eea:	61a3      	str	r3, [r4, #24]
 8006eec:	e7d2      	b.n	8006e94 <__sinit+0xc>
 8006eee:	bf00      	nop
 8006ef0:	08007e7c 	.word	0x08007e7c
 8006ef4:	08006e21 	.word	0x08006e21

08006ef8 <__sfp>:
 8006ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efa:	4607      	mov	r7, r0
 8006efc:	f7ff ffac 	bl	8006e58 <__sfp_lock_acquire>
 8006f00:	4b1e      	ldr	r3, [pc, #120]	; (8006f7c <__sfp+0x84>)
 8006f02:	681e      	ldr	r6, [r3, #0]
 8006f04:	69b3      	ldr	r3, [r6, #24]
 8006f06:	b913      	cbnz	r3, 8006f0e <__sfp+0x16>
 8006f08:	4630      	mov	r0, r6
 8006f0a:	f7ff ffbd 	bl	8006e88 <__sinit>
 8006f0e:	3648      	adds	r6, #72	; 0x48
 8006f10:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006f14:	3b01      	subs	r3, #1
 8006f16:	d503      	bpl.n	8006f20 <__sfp+0x28>
 8006f18:	6833      	ldr	r3, [r6, #0]
 8006f1a:	b30b      	cbz	r3, 8006f60 <__sfp+0x68>
 8006f1c:	6836      	ldr	r6, [r6, #0]
 8006f1e:	e7f7      	b.n	8006f10 <__sfp+0x18>
 8006f20:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f24:	b9d5      	cbnz	r5, 8006f5c <__sfp+0x64>
 8006f26:	4b16      	ldr	r3, [pc, #88]	; (8006f80 <__sfp+0x88>)
 8006f28:	60e3      	str	r3, [r4, #12]
 8006f2a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f2e:	6665      	str	r5, [r4, #100]	; 0x64
 8006f30:	f000 f847 	bl	8006fc2 <__retarget_lock_init_recursive>
 8006f34:	f7ff ff96 	bl	8006e64 <__sfp_lock_release>
 8006f38:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006f3c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006f40:	6025      	str	r5, [r4, #0]
 8006f42:	61a5      	str	r5, [r4, #24]
 8006f44:	2208      	movs	r2, #8
 8006f46:	4629      	mov	r1, r5
 8006f48:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006f4c:	f7ff fce2 	bl	8006914 <memset>
 8006f50:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006f54:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006f58:	4620      	mov	r0, r4
 8006f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f5c:	3468      	adds	r4, #104	; 0x68
 8006f5e:	e7d9      	b.n	8006f14 <__sfp+0x1c>
 8006f60:	2104      	movs	r1, #4
 8006f62:	4638      	mov	r0, r7
 8006f64:	f7ff ff62 	bl	8006e2c <__sfmoreglue>
 8006f68:	4604      	mov	r4, r0
 8006f6a:	6030      	str	r0, [r6, #0]
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d1d5      	bne.n	8006f1c <__sfp+0x24>
 8006f70:	f7ff ff78 	bl	8006e64 <__sfp_lock_release>
 8006f74:	230c      	movs	r3, #12
 8006f76:	603b      	str	r3, [r7, #0]
 8006f78:	e7ee      	b.n	8006f58 <__sfp+0x60>
 8006f7a:	bf00      	nop
 8006f7c:	08007e7c 	.word	0x08007e7c
 8006f80:	ffff0001 	.word	0xffff0001

08006f84 <_fwalk_reent>:
 8006f84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f88:	4606      	mov	r6, r0
 8006f8a:	4688      	mov	r8, r1
 8006f8c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f90:	2700      	movs	r7, #0
 8006f92:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f96:	f1b9 0901 	subs.w	r9, r9, #1
 8006f9a:	d505      	bpl.n	8006fa8 <_fwalk_reent+0x24>
 8006f9c:	6824      	ldr	r4, [r4, #0]
 8006f9e:	2c00      	cmp	r4, #0
 8006fa0:	d1f7      	bne.n	8006f92 <_fwalk_reent+0xe>
 8006fa2:	4638      	mov	r0, r7
 8006fa4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fa8:	89ab      	ldrh	r3, [r5, #12]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d907      	bls.n	8006fbe <_fwalk_reent+0x3a>
 8006fae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	d003      	beq.n	8006fbe <_fwalk_reent+0x3a>
 8006fb6:	4629      	mov	r1, r5
 8006fb8:	4630      	mov	r0, r6
 8006fba:	47c0      	blx	r8
 8006fbc:	4307      	orrs	r7, r0
 8006fbe:	3568      	adds	r5, #104	; 0x68
 8006fc0:	e7e9      	b.n	8006f96 <_fwalk_reent+0x12>

08006fc2 <__retarget_lock_init_recursive>:
 8006fc2:	4770      	bx	lr

08006fc4 <__retarget_lock_acquire_recursive>:
 8006fc4:	4770      	bx	lr

08006fc6 <__retarget_lock_release_recursive>:
 8006fc6:	4770      	bx	lr

08006fc8 <__swhatbuf_r>:
 8006fc8:	b570      	push	{r4, r5, r6, lr}
 8006fca:	460e      	mov	r6, r1
 8006fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd0:	2900      	cmp	r1, #0
 8006fd2:	b096      	sub	sp, #88	; 0x58
 8006fd4:	4614      	mov	r4, r2
 8006fd6:	461d      	mov	r5, r3
 8006fd8:	da08      	bge.n	8006fec <__swhatbuf_r+0x24>
 8006fda:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	602a      	str	r2, [r5, #0]
 8006fe2:	061a      	lsls	r2, r3, #24
 8006fe4:	d410      	bmi.n	8007008 <__swhatbuf_r+0x40>
 8006fe6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fea:	e00e      	b.n	800700a <__swhatbuf_r+0x42>
 8006fec:	466a      	mov	r2, sp
 8006fee:	f000 fdf1 	bl	8007bd4 <_fstat_r>
 8006ff2:	2800      	cmp	r0, #0
 8006ff4:	dbf1      	blt.n	8006fda <__swhatbuf_r+0x12>
 8006ff6:	9a01      	ldr	r2, [sp, #4]
 8006ff8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006ffc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007000:	425a      	negs	r2, r3
 8007002:	415a      	adcs	r2, r3
 8007004:	602a      	str	r2, [r5, #0]
 8007006:	e7ee      	b.n	8006fe6 <__swhatbuf_r+0x1e>
 8007008:	2340      	movs	r3, #64	; 0x40
 800700a:	2000      	movs	r0, #0
 800700c:	6023      	str	r3, [r4, #0]
 800700e:	b016      	add	sp, #88	; 0x58
 8007010:	bd70      	pop	{r4, r5, r6, pc}
	...

08007014 <__smakebuf_r>:
 8007014:	898b      	ldrh	r3, [r1, #12]
 8007016:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007018:	079d      	lsls	r5, r3, #30
 800701a:	4606      	mov	r6, r0
 800701c:	460c      	mov	r4, r1
 800701e:	d507      	bpl.n	8007030 <__smakebuf_r+0x1c>
 8007020:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	6123      	str	r3, [r4, #16]
 8007028:	2301      	movs	r3, #1
 800702a:	6163      	str	r3, [r4, #20]
 800702c:	b002      	add	sp, #8
 800702e:	bd70      	pop	{r4, r5, r6, pc}
 8007030:	ab01      	add	r3, sp, #4
 8007032:	466a      	mov	r2, sp
 8007034:	f7ff ffc8 	bl	8006fc8 <__swhatbuf_r>
 8007038:	9900      	ldr	r1, [sp, #0]
 800703a:	4605      	mov	r5, r0
 800703c:	4630      	mov	r0, r6
 800703e:	f000 f895 	bl	800716c <_malloc_r>
 8007042:	b948      	cbnz	r0, 8007058 <__smakebuf_r+0x44>
 8007044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007048:	059a      	lsls	r2, r3, #22
 800704a:	d4ef      	bmi.n	800702c <__smakebuf_r+0x18>
 800704c:	f023 0303 	bic.w	r3, r3, #3
 8007050:	f043 0302 	orr.w	r3, r3, #2
 8007054:	81a3      	strh	r3, [r4, #12]
 8007056:	e7e3      	b.n	8007020 <__smakebuf_r+0xc>
 8007058:	4b0d      	ldr	r3, [pc, #52]	; (8007090 <__smakebuf_r+0x7c>)
 800705a:	62b3      	str	r3, [r6, #40]	; 0x28
 800705c:	89a3      	ldrh	r3, [r4, #12]
 800705e:	6020      	str	r0, [r4, #0]
 8007060:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007064:	81a3      	strh	r3, [r4, #12]
 8007066:	9b00      	ldr	r3, [sp, #0]
 8007068:	6163      	str	r3, [r4, #20]
 800706a:	9b01      	ldr	r3, [sp, #4]
 800706c:	6120      	str	r0, [r4, #16]
 800706e:	b15b      	cbz	r3, 8007088 <__smakebuf_r+0x74>
 8007070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007074:	4630      	mov	r0, r6
 8007076:	f000 fdbf 	bl	8007bf8 <_isatty_r>
 800707a:	b128      	cbz	r0, 8007088 <__smakebuf_r+0x74>
 800707c:	89a3      	ldrh	r3, [r4, #12]
 800707e:	f023 0303 	bic.w	r3, r3, #3
 8007082:	f043 0301 	orr.w	r3, r3, #1
 8007086:	81a3      	strh	r3, [r4, #12]
 8007088:	89a0      	ldrh	r0, [r4, #12]
 800708a:	4305      	orrs	r5, r0
 800708c:	81a5      	strh	r5, [r4, #12]
 800708e:	e7cd      	b.n	800702c <__smakebuf_r+0x18>
 8007090:	08006e21 	.word	0x08006e21

08007094 <_free_r>:
 8007094:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007096:	2900      	cmp	r1, #0
 8007098:	d044      	beq.n	8007124 <_free_r+0x90>
 800709a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800709e:	9001      	str	r0, [sp, #4]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	f1a1 0404 	sub.w	r4, r1, #4
 80070a6:	bfb8      	it	lt
 80070a8:	18e4      	addlt	r4, r4, r3
 80070aa:	f000 fde1 	bl	8007c70 <__malloc_lock>
 80070ae:	4a1e      	ldr	r2, [pc, #120]	; (8007128 <_free_r+0x94>)
 80070b0:	9801      	ldr	r0, [sp, #4]
 80070b2:	6813      	ldr	r3, [r2, #0]
 80070b4:	b933      	cbnz	r3, 80070c4 <_free_r+0x30>
 80070b6:	6063      	str	r3, [r4, #4]
 80070b8:	6014      	str	r4, [r2, #0]
 80070ba:	b003      	add	sp, #12
 80070bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070c0:	f000 bddc 	b.w	8007c7c <__malloc_unlock>
 80070c4:	42a3      	cmp	r3, r4
 80070c6:	d908      	bls.n	80070da <_free_r+0x46>
 80070c8:	6825      	ldr	r5, [r4, #0]
 80070ca:	1961      	adds	r1, r4, r5
 80070cc:	428b      	cmp	r3, r1
 80070ce:	bf01      	itttt	eq
 80070d0:	6819      	ldreq	r1, [r3, #0]
 80070d2:	685b      	ldreq	r3, [r3, #4]
 80070d4:	1949      	addeq	r1, r1, r5
 80070d6:	6021      	streq	r1, [r4, #0]
 80070d8:	e7ed      	b.n	80070b6 <_free_r+0x22>
 80070da:	461a      	mov	r2, r3
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	b10b      	cbz	r3, 80070e4 <_free_r+0x50>
 80070e0:	42a3      	cmp	r3, r4
 80070e2:	d9fa      	bls.n	80070da <_free_r+0x46>
 80070e4:	6811      	ldr	r1, [r2, #0]
 80070e6:	1855      	adds	r5, r2, r1
 80070e8:	42a5      	cmp	r5, r4
 80070ea:	d10b      	bne.n	8007104 <_free_r+0x70>
 80070ec:	6824      	ldr	r4, [r4, #0]
 80070ee:	4421      	add	r1, r4
 80070f0:	1854      	adds	r4, r2, r1
 80070f2:	42a3      	cmp	r3, r4
 80070f4:	6011      	str	r1, [r2, #0]
 80070f6:	d1e0      	bne.n	80070ba <_free_r+0x26>
 80070f8:	681c      	ldr	r4, [r3, #0]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	6053      	str	r3, [r2, #4]
 80070fe:	4421      	add	r1, r4
 8007100:	6011      	str	r1, [r2, #0]
 8007102:	e7da      	b.n	80070ba <_free_r+0x26>
 8007104:	d902      	bls.n	800710c <_free_r+0x78>
 8007106:	230c      	movs	r3, #12
 8007108:	6003      	str	r3, [r0, #0]
 800710a:	e7d6      	b.n	80070ba <_free_r+0x26>
 800710c:	6825      	ldr	r5, [r4, #0]
 800710e:	1961      	adds	r1, r4, r5
 8007110:	428b      	cmp	r3, r1
 8007112:	bf04      	itt	eq
 8007114:	6819      	ldreq	r1, [r3, #0]
 8007116:	685b      	ldreq	r3, [r3, #4]
 8007118:	6063      	str	r3, [r4, #4]
 800711a:	bf04      	itt	eq
 800711c:	1949      	addeq	r1, r1, r5
 800711e:	6021      	streq	r1, [r4, #0]
 8007120:	6054      	str	r4, [r2, #4]
 8007122:	e7ca      	b.n	80070ba <_free_r+0x26>
 8007124:	b003      	add	sp, #12
 8007126:	bd30      	pop	{r4, r5, pc}
 8007128:	20004444 	.word	0x20004444

0800712c <sbrk_aligned>:
 800712c:	b570      	push	{r4, r5, r6, lr}
 800712e:	4e0e      	ldr	r6, [pc, #56]	; (8007168 <sbrk_aligned+0x3c>)
 8007130:	460c      	mov	r4, r1
 8007132:	6831      	ldr	r1, [r6, #0]
 8007134:	4605      	mov	r5, r0
 8007136:	b911      	cbnz	r1, 800713e <sbrk_aligned+0x12>
 8007138:	f000 fcd6 	bl	8007ae8 <_sbrk_r>
 800713c:	6030      	str	r0, [r6, #0]
 800713e:	4621      	mov	r1, r4
 8007140:	4628      	mov	r0, r5
 8007142:	f000 fcd1 	bl	8007ae8 <_sbrk_r>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	d00a      	beq.n	8007160 <sbrk_aligned+0x34>
 800714a:	1cc4      	adds	r4, r0, #3
 800714c:	f024 0403 	bic.w	r4, r4, #3
 8007150:	42a0      	cmp	r0, r4
 8007152:	d007      	beq.n	8007164 <sbrk_aligned+0x38>
 8007154:	1a21      	subs	r1, r4, r0
 8007156:	4628      	mov	r0, r5
 8007158:	f000 fcc6 	bl	8007ae8 <_sbrk_r>
 800715c:	3001      	adds	r0, #1
 800715e:	d101      	bne.n	8007164 <sbrk_aligned+0x38>
 8007160:	f04f 34ff 	mov.w	r4, #4294967295
 8007164:	4620      	mov	r0, r4
 8007166:	bd70      	pop	{r4, r5, r6, pc}
 8007168:	20004448 	.word	0x20004448

0800716c <_malloc_r>:
 800716c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007170:	1ccd      	adds	r5, r1, #3
 8007172:	f025 0503 	bic.w	r5, r5, #3
 8007176:	3508      	adds	r5, #8
 8007178:	2d0c      	cmp	r5, #12
 800717a:	bf38      	it	cc
 800717c:	250c      	movcc	r5, #12
 800717e:	2d00      	cmp	r5, #0
 8007180:	4607      	mov	r7, r0
 8007182:	db01      	blt.n	8007188 <_malloc_r+0x1c>
 8007184:	42a9      	cmp	r1, r5
 8007186:	d905      	bls.n	8007194 <_malloc_r+0x28>
 8007188:	230c      	movs	r3, #12
 800718a:	603b      	str	r3, [r7, #0]
 800718c:	2600      	movs	r6, #0
 800718e:	4630      	mov	r0, r6
 8007190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007194:	4e2e      	ldr	r6, [pc, #184]	; (8007250 <_malloc_r+0xe4>)
 8007196:	f000 fd6b 	bl	8007c70 <__malloc_lock>
 800719a:	6833      	ldr	r3, [r6, #0]
 800719c:	461c      	mov	r4, r3
 800719e:	bb34      	cbnz	r4, 80071ee <_malloc_r+0x82>
 80071a0:	4629      	mov	r1, r5
 80071a2:	4638      	mov	r0, r7
 80071a4:	f7ff ffc2 	bl	800712c <sbrk_aligned>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	4604      	mov	r4, r0
 80071ac:	d14d      	bne.n	800724a <_malloc_r+0xde>
 80071ae:	6834      	ldr	r4, [r6, #0]
 80071b0:	4626      	mov	r6, r4
 80071b2:	2e00      	cmp	r6, #0
 80071b4:	d140      	bne.n	8007238 <_malloc_r+0xcc>
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	4631      	mov	r1, r6
 80071ba:	4638      	mov	r0, r7
 80071bc:	eb04 0803 	add.w	r8, r4, r3
 80071c0:	f000 fc92 	bl	8007ae8 <_sbrk_r>
 80071c4:	4580      	cmp	r8, r0
 80071c6:	d13a      	bne.n	800723e <_malloc_r+0xd2>
 80071c8:	6821      	ldr	r1, [r4, #0]
 80071ca:	3503      	adds	r5, #3
 80071cc:	1a6d      	subs	r5, r5, r1
 80071ce:	f025 0503 	bic.w	r5, r5, #3
 80071d2:	3508      	adds	r5, #8
 80071d4:	2d0c      	cmp	r5, #12
 80071d6:	bf38      	it	cc
 80071d8:	250c      	movcc	r5, #12
 80071da:	4629      	mov	r1, r5
 80071dc:	4638      	mov	r0, r7
 80071de:	f7ff ffa5 	bl	800712c <sbrk_aligned>
 80071e2:	3001      	adds	r0, #1
 80071e4:	d02b      	beq.n	800723e <_malloc_r+0xd2>
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	442b      	add	r3, r5
 80071ea:	6023      	str	r3, [r4, #0]
 80071ec:	e00e      	b.n	800720c <_malloc_r+0xa0>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	1b52      	subs	r2, r2, r5
 80071f2:	d41e      	bmi.n	8007232 <_malloc_r+0xc6>
 80071f4:	2a0b      	cmp	r2, #11
 80071f6:	d916      	bls.n	8007226 <_malloc_r+0xba>
 80071f8:	1961      	adds	r1, r4, r5
 80071fa:	42a3      	cmp	r3, r4
 80071fc:	6025      	str	r5, [r4, #0]
 80071fe:	bf18      	it	ne
 8007200:	6059      	strne	r1, [r3, #4]
 8007202:	6863      	ldr	r3, [r4, #4]
 8007204:	bf08      	it	eq
 8007206:	6031      	streq	r1, [r6, #0]
 8007208:	5162      	str	r2, [r4, r5]
 800720a:	604b      	str	r3, [r1, #4]
 800720c:	4638      	mov	r0, r7
 800720e:	f104 060b 	add.w	r6, r4, #11
 8007212:	f000 fd33 	bl	8007c7c <__malloc_unlock>
 8007216:	f026 0607 	bic.w	r6, r6, #7
 800721a:	1d23      	adds	r3, r4, #4
 800721c:	1af2      	subs	r2, r6, r3
 800721e:	d0b6      	beq.n	800718e <_malloc_r+0x22>
 8007220:	1b9b      	subs	r3, r3, r6
 8007222:	50a3      	str	r3, [r4, r2]
 8007224:	e7b3      	b.n	800718e <_malloc_r+0x22>
 8007226:	6862      	ldr	r2, [r4, #4]
 8007228:	42a3      	cmp	r3, r4
 800722a:	bf0c      	ite	eq
 800722c:	6032      	streq	r2, [r6, #0]
 800722e:	605a      	strne	r2, [r3, #4]
 8007230:	e7ec      	b.n	800720c <_malloc_r+0xa0>
 8007232:	4623      	mov	r3, r4
 8007234:	6864      	ldr	r4, [r4, #4]
 8007236:	e7b2      	b.n	800719e <_malloc_r+0x32>
 8007238:	4634      	mov	r4, r6
 800723a:	6876      	ldr	r6, [r6, #4]
 800723c:	e7b9      	b.n	80071b2 <_malloc_r+0x46>
 800723e:	230c      	movs	r3, #12
 8007240:	603b      	str	r3, [r7, #0]
 8007242:	4638      	mov	r0, r7
 8007244:	f000 fd1a 	bl	8007c7c <__malloc_unlock>
 8007248:	e7a1      	b.n	800718e <_malloc_r+0x22>
 800724a:	6025      	str	r5, [r4, #0]
 800724c:	e7de      	b.n	800720c <_malloc_r+0xa0>
 800724e:	bf00      	nop
 8007250:	20004444 	.word	0x20004444

08007254 <__ssputs_r>:
 8007254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007258:	688e      	ldr	r6, [r1, #8]
 800725a:	429e      	cmp	r6, r3
 800725c:	4682      	mov	sl, r0
 800725e:	460c      	mov	r4, r1
 8007260:	4690      	mov	r8, r2
 8007262:	461f      	mov	r7, r3
 8007264:	d838      	bhi.n	80072d8 <__ssputs_r+0x84>
 8007266:	898a      	ldrh	r2, [r1, #12]
 8007268:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800726c:	d032      	beq.n	80072d4 <__ssputs_r+0x80>
 800726e:	6825      	ldr	r5, [r4, #0]
 8007270:	6909      	ldr	r1, [r1, #16]
 8007272:	eba5 0901 	sub.w	r9, r5, r1
 8007276:	6965      	ldr	r5, [r4, #20]
 8007278:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800727c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007280:	3301      	adds	r3, #1
 8007282:	444b      	add	r3, r9
 8007284:	106d      	asrs	r5, r5, #1
 8007286:	429d      	cmp	r5, r3
 8007288:	bf38      	it	cc
 800728a:	461d      	movcc	r5, r3
 800728c:	0553      	lsls	r3, r2, #21
 800728e:	d531      	bpl.n	80072f4 <__ssputs_r+0xa0>
 8007290:	4629      	mov	r1, r5
 8007292:	f7ff ff6b 	bl	800716c <_malloc_r>
 8007296:	4606      	mov	r6, r0
 8007298:	b950      	cbnz	r0, 80072b0 <__ssputs_r+0x5c>
 800729a:	230c      	movs	r3, #12
 800729c:	f8ca 3000 	str.w	r3, [sl]
 80072a0:	89a3      	ldrh	r3, [r4, #12]
 80072a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072a6:	81a3      	strh	r3, [r4, #12]
 80072a8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b0:	6921      	ldr	r1, [r4, #16]
 80072b2:	464a      	mov	r2, r9
 80072b4:	f7ff fb20 	bl	80068f8 <memcpy>
 80072b8:	89a3      	ldrh	r3, [r4, #12]
 80072ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80072be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072c2:	81a3      	strh	r3, [r4, #12]
 80072c4:	6126      	str	r6, [r4, #16]
 80072c6:	6165      	str	r5, [r4, #20]
 80072c8:	444e      	add	r6, r9
 80072ca:	eba5 0509 	sub.w	r5, r5, r9
 80072ce:	6026      	str	r6, [r4, #0]
 80072d0:	60a5      	str	r5, [r4, #8]
 80072d2:	463e      	mov	r6, r7
 80072d4:	42be      	cmp	r6, r7
 80072d6:	d900      	bls.n	80072da <__ssputs_r+0x86>
 80072d8:	463e      	mov	r6, r7
 80072da:	6820      	ldr	r0, [r4, #0]
 80072dc:	4632      	mov	r2, r6
 80072de:	4641      	mov	r1, r8
 80072e0:	f000 fcac 	bl	8007c3c <memmove>
 80072e4:	68a3      	ldr	r3, [r4, #8]
 80072e6:	1b9b      	subs	r3, r3, r6
 80072e8:	60a3      	str	r3, [r4, #8]
 80072ea:	6823      	ldr	r3, [r4, #0]
 80072ec:	4433      	add	r3, r6
 80072ee:	6023      	str	r3, [r4, #0]
 80072f0:	2000      	movs	r0, #0
 80072f2:	e7db      	b.n	80072ac <__ssputs_r+0x58>
 80072f4:	462a      	mov	r2, r5
 80072f6:	f000 fcc7 	bl	8007c88 <_realloc_r>
 80072fa:	4606      	mov	r6, r0
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d1e1      	bne.n	80072c4 <__ssputs_r+0x70>
 8007300:	6921      	ldr	r1, [r4, #16]
 8007302:	4650      	mov	r0, sl
 8007304:	f7ff fec6 	bl	8007094 <_free_r>
 8007308:	e7c7      	b.n	800729a <__ssputs_r+0x46>
	...

0800730c <_svfiprintf_r>:
 800730c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007310:	4698      	mov	r8, r3
 8007312:	898b      	ldrh	r3, [r1, #12]
 8007314:	061b      	lsls	r3, r3, #24
 8007316:	b09d      	sub	sp, #116	; 0x74
 8007318:	4607      	mov	r7, r0
 800731a:	460d      	mov	r5, r1
 800731c:	4614      	mov	r4, r2
 800731e:	d50e      	bpl.n	800733e <_svfiprintf_r+0x32>
 8007320:	690b      	ldr	r3, [r1, #16]
 8007322:	b963      	cbnz	r3, 800733e <_svfiprintf_r+0x32>
 8007324:	2140      	movs	r1, #64	; 0x40
 8007326:	f7ff ff21 	bl	800716c <_malloc_r>
 800732a:	6028      	str	r0, [r5, #0]
 800732c:	6128      	str	r0, [r5, #16]
 800732e:	b920      	cbnz	r0, 800733a <_svfiprintf_r+0x2e>
 8007330:	230c      	movs	r3, #12
 8007332:	603b      	str	r3, [r7, #0]
 8007334:	f04f 30ff 	mov.w	r0, #4294967295
 8007338:	e0d1      	b.n	80074de <_svfiprintf_r+0x1d2>
 800733a:	2340      	movs	r3, #64	; 0x40
 800733c:	616b      	str	r3, [r5, #20]
 800733e:	2300      	movs	r3, #0
 8007340:	9309      	str	r3, [sp, #36]	; 0x24
 8007342:	2320      	movs	r3, #32
 8007344:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007348:	f8cd 800c 	str.w	r8, [sp, #12]
 800734c:	2330      	movs	r3, #48	; 0x30
 800734e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80074f8 <_svfiprintf_r+0x1ec>
 8007352:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007356:	f04f 0901 	mov.w	r9, #1
 800735a:	4623      	mov	r3, r4
 800735c:	469a      	mov	sl, r3
 800735e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007362:	b10a      	cbz	r2, 8007368 <_svfiprintf_r+0x5c>
 8007364:	2a25      	cmp	r2, #37	; 0x25
 8007366:	d1f9      	bne.n	800735c <_svfiprintf_r+0x50>
 8007368:	ebba 0b04 	subs.w	fp, sl, r4
 800736c:	d00b      	beq.n	8007386 <_svfiprintf_r+0x7a>
 800736e:	465b      	mov	r3, fp
 8007370:	4622      	mov	r2, r4
 8007372:	4629      	mov	r1, r5
 8007374:	4638      	mov	r0, r7
 8007376:	f7ff ff6d 	bl	8007254 <__ssputs_r>
 800737a:	3001      	adds	r0, #1
 800737c:	f000 80aa 	beq.w	80074d4 <_svfiprintf_r+0x1c8>
 8007380:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007382:	445a      	add	r2, fp
 8007384:	9209      	str	r2, [sp, #36]	; 0x24
 8007386:	f89a 3000 	ldrb.w	r3, [sl]
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 80a2 	beq.w	80074d4 <_svfiprintf_r+0x1c8>
 8007390:	2300      	movs	r3, #0
 8007392:	f04f 32ff 	mov.w	r2, #4294967295
 8007396:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800739a:	f10a 0a01 	add.w	sl, sl, #1
 800739e:	9304      	str	r3, [sp, #16]
 80073a0:	9307      	str	r3, [sp, #28]
 80073a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073a6:	931a      	str	r3, [sp, #104]	; 0x68
 80073a8:	4654      	mov	r4, sl
 80073aa:	2205      	movs	r2, #5
 80073ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073b0:	4851      	ldr	r0, [pc, #324]	; (80074f8 <_svfiprintf_r+0x1ec>)
 80073b2:	f7f8 ff2d 	bl	8000210 <memchr>
 80073b6:	9a04      	ldr	r2, [sp, #16]
 80073b8:	b9d8      	cbnz	r0, 80073f2 <_svfiprintf_r+0xe6>
 80073ba:	06d0      	lsls	r0, r2, #27
 80073bc:	bf44      	itt	mi
 80073be:	2320      	movmi	r3, #32
 80073c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073c4:	0711      	lsls	r1, r2, #28
 80073c6:	bf44      	itt	mi
 80073c8:	232b      	movmi	r3, #43	; 0x2b
 80073ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073ce:	f89a 3000 	ldrb.w	r3, [sl]
 80073d2:	2b2a      	cmp	r3, #42	; 0x2a
 80073d4:	d015      	beq.n	8007402 <_svfiprintf_r+0xf6>
 80073d6:	9a07      	ldr	r2, [sp, #28]
 80073d8:	4654      	mov	r4, sl
 80073da:	2000      	movs	r0, #0
 80073dc:	f04f 0c0a 	mov.w	ip, #10
 80073e0:	4621      	mov	r1, r4
 80073e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073e6:	3b30      	subs	r3, #48	; 0x30
 80073e8:	2b09      	cmp	r3, #9
 80073ea:	d94e      	bls.n	800748a <_svfiprintf_r+0x17e>
 80073ec:	b1b0      	cbz	r0, 800741c <_svfiprintf_r+0x110>
 80073ee:	9207      	str	r2, [sp, #28]
 80073f0:	e014      	b.n	800741c <_svfiprintf_r+0x110>
 80073f2:	eba0 0308 	sub.w	r3, r0, r8
 80073f6:	fa09 f303 	lsl.w	r3, r9, r3
 80073fa:	4313      	orrs	r3, r2
 80073fc:	9304      	str	r3, [sp, #16]
 80073fe:	46a2      	mov	sl, r4
 8007400:	e7d2      	b.n	80073a8 <_svfiprintf_r+0x9c>
 8007402:	9b03      	ldr	r3, [sp, #12]
 8007404:	1d19      	adds	r1, r3, #4
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	9103      	str	r1, [sp, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	bfbb      	ittet	lt
 800740e:	425b      	neglt	r3, r3
 8007410:	f042 0202 	orrlt.w	r2, r2, #2
 8007414:	9307      	strge	r3, [sp, #28]
 8007416:	9307      	strlt	r3, [sp, #28]
 8007418:	bfb8      	it	lt
 800741a:	9204      	strlt	r2, [sp, #16]
 800741c:	7823      	ldrb	r3, [r4, #0]
 800741e:	2b2e      	cmp	r3, #46	; 0x2e
 8007420:	d10c      	bne.n	800743c <_svfiprintf_r+0x130>
 8007422:	7863      	ldrb	r3, [r4, #1]
 8007424:	2b2a      	cmp	r3, #42	; 0x2a
 8007426:	d135      	bne.n	8007494 <_svfiprintf_r+0x188>
 8007428:	9b03      	ldr	r3, [sp, #12]
 800742a:	1d1a      	adds	r2, r3, #4
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	9203      	str	r2, [sp, #12]
 8007430:	2b00      	cmp	r3, #0
 8007432:	bfb8      	it	lt
 8007434:	f04f 33ff 	movlt.w	r3, #4294967295
 8007438:	3402      	adds	r4, #2
 800743a:	9305      	str	r3, [sp, #20]
 800743c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007508 <_svfiprintf_r+0x1fc>
 8007440:	7821      	ldrb	r1, [r4, #0]
 8007442:	2203      	movs	r2, #3
 8007444:	4650      	mov	r0, sl
 8007446:	f7f8 fee3 	bl	8000210 <memchr>
 800744a:	b140      	cbz	r0, 800745e <_svfiprintf_r+0x152>
 800744c:	2340      	movs	r3, #64	; 0x40
 800744e:	eba0 000a 	sub.w	r0, r0, sl
 8007452:	fa03 f000 	lsl.w	r0, r3, r0
 8007456:	9b04      	ldr	r3, [sp, #16]
 8007458:	4303      	orrs	r3, r0
 800745a:	3401      	adds	r4, #1
 800745c:	9304      	str	r3, [sp, #16]
 800745e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007462:	4826      	ldr	r0, [pc, #152]	; (80074fc <_svfiprintf_r+0x1f0>)
 8007464:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007468:	2206      	movs	r2, #6
 800746a:	f7f8 fed1 	bl	8000210 <memchr>
 800746e:	2800      	cmp	r0, #0
 8007470:	d038      	beq.n	80074e4 <_svfiprintf_r+0x1d8>
 8007472:	4b23      	ldr	r3, [pc, #140]	; (8007500 <_svfiprintf_r+0x1f4>)
 8007474:	bb1b      	cbnz	r3, 80074be <_svfiprintf_r+0x1b2>
 8007476:	9b03      	ldr	r3, [sp, #12]
 8007478:	3307      	adds	r3, #7
 800747a:	f023 0307 	bic.w	r3, r3, #7
 800747e:	3308      	adds	r3, #8
 8007480:	9303      	str	r3, [sp, #12]
 8007482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007484:	4433      	add	r3, r6
 8007486:	9309      	str	r3, [sp, #36]	; 0x24
 8007488:	e767      	b.n	800735a <_svfiprintf_r+0x4e>
 800748a:	fb0c 3202 	mla	r2, ip, r2, r3
 800748e:	460c      	mov	r4, r1
 8007490:	2001      	movs	r0, #1
 8007492:	e7a5      	b.n	80073e0 <_svfiprintf_r+0xd4>
 8007494:	2300      	movs	r3, #0
 8007496:	3401      	adds	r4, #1
 8007498:	9305      	str	r3, [sp, #20]
 800749a:	4619      	mov	r1, r3
 800749c:	f04f 0c0a 	mov.w	ip, #10
 80074a0:	4620      	mov	r0, r4
 80074a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074a6:	3a30      	subs	r2, #48	; 0x30
 80074a8:	2a09      	cmp	r2, #9
 80074aa:	d903      	bls.n	80074b4 <_svfiprintf_r+0x1a8>
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d0c5      	beq.n	800743c <_svfiprintf_r+0x130>
 80074b0:	9105      	str	r1, [sp, #20]
 80074b2:	e7c3      	b.n	800743c <_svfiprintf_r+0x130>
 80074b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80074b8:	4604      	mov	r4, r0
 80074ba:	2301      	movs	r3, #1
 80074bc:	e7f0      	b.n	80074a0 <_svfiprintf_r+0x194>
 80074be:	ab03      	add	r3, sp, #12
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	462a      	mov	r2, r5
 80074c4:	4b0f      	ldr	r3, [pc, #60]	; (8007504 <_svfiprintf_r+0x1f8>)
 80074c6:	a904      	add	r1, sp, #16
 80074c8:	4638      	mov	r0, r7
 80074ca:	f3af 8000 	nop.w
 80074ce:	1c42      	adds	r2, r0, #1
 80074d0:	4606      	mov	r6, r0
 80074d2:	d1d6      	bne.n	8007482 <_svfiprintf_r+0x176>
 80074d4:	89ab      	ldrh	r3, [r5, #12]
 80074d6:	065b      	lsls	r3, r3, #25
 80074d8:	f53f af2c 	bmi.w	8007334 <_svfiprintf_r+0x28>
 80074dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074de:	b01d      	add	sp, #116	; 0x74
 80074e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074e4:	ab03      	add	r3, sp, #12
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	462a      	mov	r2, r5
 80074ea:	4b06      	ldr	r3, [pc, #24]	; (8007504 <_svfiprintf_r+0x1f8>)
 80074ec:	a904      	add	r1, sp, #16
 80074ee:	4638      	mov	r0, r7
 80074f0:	f000 f9d4 	bl	800789c <_printf_i>
 80074f4:	e7eb      	b.n	80074ce <_svfiprintf_r+0x1c2>
 80074f6:	bf00      	nop
 80074f8:	08007fe4 	.word	0x08007fe4
 80074fc:	08007fee 	.word	0x08007fee
 8007500:	00000000 	.word	0x00000000
 8007504:	08007255 	.word	0x08007255
 8007508:	08007fea 	.word	0x08007fea

0800750c <__sfputc_r>:
 800750c:	6893      	ldr	r3, [r2, #8]
 800750e:	3b01      	subs	r3, #1
 8007510:	2b00      	cmp	r3, #0
 8007512:	b410      	push	{r4}
 8007514:	6093      	str	r3, [r2, #8]
 8007516:	da08      	bge.n	800752a <__sfputc_r+0x1e>
 8007518:	6994      	ldr	r4, [r2, #24]
 800751a:	42a3      	cmp	r3, r4
 800751c:	db01      	blt.n	8007522 <__sfputc_r+0x16>
 800751e:	290a      	cmp	r1, #10
 8007520:	d103      	bne.n	800752a <__sfputc_r+0x1e>
 8007522:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007526:	f7ff bad5 	b.w	8006ad4 <__swbuf_r>
 800752a:	6813      	ldr	r3, [r2, #0]
 800752c:	1c58      	adds	r0, r3, #1
 800752e:	6010      	str	r0, [r2, #0]
 8007530:	7019      	strb	r1, [r3, #0]
 8007532:	4608      	mov	r0, r1
 8007534:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007538:	4770      	bx	lr

0800753a <__sfputs_r>:
 800753a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800753c:	4606      	mov	r6, r0
 800753e:	460f      	mov	r7, r1
 8007540:	4614      	mov	r4, r2
 8007542:	18d5      	adds	r5, r2, r3
 8007544:	42ac      	cmp	r4, r5
 8007546:	d101      	bne.n	800754c <__sfputs_r+0x12>
 8007548:	2000      	movs	r0, #0
 800754a:	e007      	b.n	800755c <__sfputs_r+0x22>
 800754c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007550:	463a      	mov	r2, r7
 8007552:	4630      	mov	r0, r6
 8007554:	f7ff ffda 	bl	800750c <__sfputc_r>
 8007558:	1c43      	adds	r3, r0, #1
 800755a:	d1f3      	bne.n	8007544 <__sfputs_r+0xa>
 800755c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007560 <_vfiprintf_r>:
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	460d      	mov	r5, r1
 8007566:	b09d      	sub	sp, #116	; 0x74
 8007568:	4614      	mov	r4, r2
 800756a:	4698      	mov	r8, r3
 800756c:	4606      	mov	r6, r0
 800756e:	b118      	cbz	r0, 8007578 <_vfiprintf_r+0x18>
 8007570:	6983      	ldr	r3, [r0, #24]
 8007572:	b90b      	cbnz	r3, 8007578 <_vfiprintf_r+0x18>
 8007574:	f7ff fc88 	bl	8006e88 <__sinit>
 8007578:	4b89      	ldr	r3, [pc, #548]	; (80077a0 <_vfiprintf_r+0x240>)
 800757a:	429d      	cmp	r5, r3
 800757c:	d11b      	bne.n	80075b6 <_vfiprintf_r+0x56>
 800757e:	6875      	ldr	r5, [r6, #4]
 8007580:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007582:	07d9      	lsls	r1, r3, #31
 8007584:	d405      	bmi.n	8007592 <_vfiprintf_r+0x32>
 8007586:	89ab      	ldrh	r3, [r5, #12]
 8007588:	059a      	lsls	r2, r3, #22
 800758a:	d402      	bmi.n	8007592 <_vfiprintf_r+0x32>
 800758c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800758e:	f7ff fd19 	bl	8006fc4 <__retarget_lock_acquire_recursive>
 8007592:	89ab      	ldrh	r3, [r5, #12]
 8007594:	071b      	lsls	r3, r3, #28
 8007596:	d501      	bpl.n	800759c <_vfiprintf_r+0x3c>
 8007598:	692b      	ldr	r3, [r5, #16]
 800759a:	b9eb      	cbnz	r3, 80075d8 <_vfiprintf_r+0x78>
 800759c:	4629      	mov	r1, r5
 800759e:	4630      	mov	r0, r6
 80075a0:	f7ff faea 	bl	8006b78 <__swsetup_r>
 80075a4:	b1c0      	cbz	r0, 80075d8 <_vfiprintf_r+0x78>
 80075a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075a8:	07dc      	lsls	r4, r3, #31
 80075aa:	d50e      	bpl.n	80075ca <_vfiprintf_r+0x6a>
 80075ac:	f04f 30ff 	mov.w	r0, #4294967295
 80075b0:	b01d      	add	sp, #116	; 0x74
 80075b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b6:	4b7b      	ldr	r3, [pc, #492]	; (80077a4 <_vfiprintf_r+0x244>)
 80075b8:	429d      	cmp	r5, r3
 80075ba:	d101      	bne.n	80075c0 <_vfiprintf_r+0x60>
 80075bc:	68b5      	ldr	r5, [r6, #8]
 80075be:	e7df      	b.n	8007580 <_vfiprintf_r+0x20>
 80075c0:	4b79      	ldr	r3, [pc, #484]	; (80077a8 <_vfiprintf_r+0x248>)
 80075c2:	429d      	cmp	r5, r3
 80075c4:	bf08      	it	eq
 80075c6:	68f5      	ldreq	r5, [r6, #12]
 80075c8:	e7da      	b.n	8007580 <_vfiprintf_r+0x20>
 80075ca:	89ab      	ldrh	r3, [r5, #12]
 80075cc:	0598      	lsls	r0, r3, #22
 80075ce:	d4ed      	bmi.n	80075ac <_vfiprintf_r+0x4c>
 80075d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075d2:	f7ff fcf8 	bl	8006fc6 <__retarget_lock_release_recursive>
 80075d6:	e7e9      	b.n	80075ac <_vfiprintf_r+0x4c>
 80075d8:	2300      	movs	r3, #0
 80075da:	9309      	str	r3, [sp, #36]	; 0x24
 80075dc:	2320      	movs	r3, #32
 80075de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80075e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80075e6:	2330      	movs	r3, #48	; 0x30
 80075e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80077ac <_vfiprintf_r+0x24c>
 80075ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80075f0:	f04f 0901 	mov.w	r9, #1
 80075f4:	4623      	mov	r3, r4
 80075f6:	469a      	mov	sl, r3
 80075f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075fc:	b10a      	cbz	r2, 8007602 <_vfiprintf_r+0xa2>
 80075fe:	2a25      	cmp	r2, #37	; 0x25
 8007600:	d1f9      	bne.n	80075f6 <_vfiprintf_r+0x96>
 8007602:	ebba 0b04 	subs.w	fp, sl, r4
 8007606:	d00b      	beq.n	8007620 <_vfiprintf_r+0xc0>
 8007608:	465b      	mov	r3, fp
 800760a:	4622      	mov	r2, r4
 800760c:	4629      	mov	r1, r5
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff ff93 	bl	800753a <__sfputs_r>
 8007614:	3001      	adds	r0, #1
 8007616:	f000 80aa 	beq.w	800776e <_vfiprintf_r+0x20e>
 800761a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800761c:	445a      	add	r2, fp
 800761e:	9209      	str	r2, [sp, #36]	; 0x24
 8007620:	f89a 3000 	ldrb.w	r3, [sl]
 8007624:	2b00      	cmp	r3, #0
 8007626:	f000 80a2 	beq.w	800776e <_vfiprintf_r+0x20e>
 800762a:	2300      	movs	r3, #0
 800762c:	f04f 32ff 	mov.w	r2, #4294967295
 8007630:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007634:	f10a 0a01 	add.w	sl, sl, #1
 8007638:	9304      	str	r3, [sp, #16]
 800763a:	9307      	str	r3, [sp, #28]
 800763c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007640:	931a      	str	r3, [sp, #104]	; 0x68
 8007642:	4654      	mov	r4, sl
 8007644:	2205      	movs	r2, #5
 8007646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800764a:	4858      	ldr	r0, [pc, #352]	; (80077ac <_vfiprintf_r+0x24c>)
 800764c:	f7f8 fde0 	bl	8000210 <memchr>
 8007650:	9a04      	ldr	r2, [sp, #16]
 8007652:	b9d8      	cbnz	r0, 800768c <_vfiprintf_r+0x12c>
 8007654:	06d1      	lsls	r1, r2, #27
 8007656:	bf44      	itt	mi
 8007658:	2320      	movmi	r3, #32
 800765a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800765e:	0713      	lsls	r3, r2, #28
 8007660:	bf44      	itt	mi
 8007662:	232b      	movmi	r3, #43	; 0x2b
 8007664:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007668:	f89a 3000 	ldrb.w	r3, [sl]
 800766c:	2b2a      	cmp	r3, #42	; 0x2a
 800766e:	d015      	beq.n	800769c <_vfiprintf_r+0x13c>
 8007670:	9a07      	ldr	r2, [sp, #28]
 8007672:	4654      	mov	r4, sl
 8007674:	2000      	movs	r0, #0
 8007676:	f04f 0c0a 	mov.w	ip, #10
 800767a:	4621      	mov	r1, r4
 800767c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007680:	3b30      	subs	r3, #48	; 0x30
 8007682:	2b09      	cmp	r3, #9
 8007684:	d94e      	bls.n	8007724 <_vfiprintf_r+0x1c4>
 8007686:	b1b0      	cbz	r0, 80076b6 <_vfiprintf_r+0x156>
 8007688:	9207      	str	r2, [sp, #28]
 800768a:	e014      	b.n	80076b6 <_vfiprintf_r+0x156>
 800768c:	eba0 0308 	sub.w	r3, r0, r8
 8007690:	fa09 f303 	lsl.w	r3, r9, r3
 8007694:	4313      	orrs	r3, r2
 8007696:	9304      	str	r3, [sp, #16]
 8007698:	46a2      	mov	sl, r4
 800769a:	e7d2      	b.n	8007642 <_vfiprintf_r+0xe2>
 800769c:	9b03      	ldr	r3, [sp, #12]
 800769e:	1d19      	adds	r1, r3, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	9103      	str	r1, [sp, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	bfbb      	ittet	lt
 80076a8:	425b      	neglt	r3, r3
 80076aa:	f042 0202 	orrlt.w	r2, r2, #2
 80076ae:	9307      	strge	r3, [sp, #28]
 80076b0:	9307      	strlt	r3, [sp, #28]
 80076b2:	bfb8      	it	lt
 80076b4:	9204      	strlt	r2, [sp, #16]
 80076b6:	7823      	ldrb	r3, [r4, #0]
 80076b8:	2b2e      	cmp	r3, #46	; 0x2e
 80076ba:	d10c      	bne.n	80076d6 <_vfiprintf_r+0x176>
 80076bc:	7863      	ldrb	r3, [r4, #1]
 80076be:	2b2a      	cmp	r3, #42	; 0x2a
 80076c0:	d135      	bne.n	800772e <_vfiprintf_r+0x1ce>
 80076c2:	9b03      	ldr	r3, [sp, #12]
 80076c4:	1d1a      	adds	r2, r3, #4
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	9203      	str	r2, [sp, #12]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	bfb8      	it	lt
 80076ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80076d2:	3402      	adds	r4, #2
 80076d4:	9305      	str	r3, [sp, #20]
 80076d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80077bc <_vfiprintf_r+0x25c>
 80076da:	7821      	ldrb	r1, [r4, #0]
 80076dc:	2203      	movs	r2, #3
 80076de:	4650      	mov	r0, sl
 80076e0:	f7f8 fd96 	bl	8000210 <memchr>
 80076e4:	b140      	cbz	r0, 80076f8 <_vfiprintf_r+0x198>
 80076e6:	2340      	movs	r3, #64	; 0x40
 80076e8:	eba0 000a 	sub.w	r0, r0, sl
 80076ec:	fa03 f000 	lsl.w	r0, r3, r0
 80076f0:	9b04      	ldr	r3, [sp, #16]
 80076f2:	4303      	orrs	r3, r0
 80076f4:	3401      	adds	r4, #1
 80076f6:	9304      	str	r3, [sp, #16]
 80076f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076fc:	482c      	ldr	r0, [pc, #176]	; (80077b0 <_vfiprintf_r+0x250>)
 80076fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007702:	2206      	movs	r2, #6
 8007704:	f7f8 fd84 	bl	8000210 <memchr>
 8007708:	2800      	cmp	r0, #0
 800770a:	d03f      	beq.n	800778c <_vfiprintf_r+0x22c>
 800770c:	4b29      	ldr	r3, [pc, #164]	; (80077b4 <_vfiprintf_r+0x254>)
 800770e:	bb1b      	cbnz	r3, 8007758 <_vfiprintf_r+0x1f8>
 8007710:	9b03      	ldr	r3, [sp, #12]
 8007712:	3307      	adds	r3, #7
 8007714:	f023 0307 	bic.w	r3, r3, #7
 8007718:	3308      	adds	r3, #8
 800771a:	9303      	str	r3, [sp, #12]
 800771c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800771e:	443b      	add	r3, r7
 8007720:	9309      	str	r3, [sp, #36]	; 0x24
 8007722:	e767      	b.n	80075f4 <_vfiprintf_r+0x94>
 8007724:	fb0c 3202 	mla	r2, ip, r2, r3
 8007728:	460c      	mov	r4, r1
 800772a:	2001      	movs	r0, #1
 800772c:	e7a5      	b.n	800767a <_vfiprintf_r+0x11a>
 800772e:	2300      	movs	r3, #0
 8007730:	3401      	adds	r4, #1
 8007732:	9305      	str	r3, [sp, #20]
 8007734:	4619      	mov	r1, r3
 8007736:	f04f 0c0a 	mov.w	ip, #10
 800773a:	4620      	mov	r0, r4
 800773c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007740:	3a30      	subs	r2, #48	; 0x30
 8007742:	2a09      	cmp	r2, #9
 8007744:	d903      	bls.n	800774e <_vfiprintf_r+0x1ee>
 8007746:	2b00      	cmp	r3, #0
 8007748:	d0c5      	beq.n	80076d6 <_vfiprintf_r+0x176>
 800774a:	9105      	str	r1, [sp, #20]
 800774c:	e7c3      	b.n	80076d6 <_vfiprintf_r+0x176>
 800774e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007752:	4604      	mov	r4, r0
 8007754:	2301      	movs	r3, #1
 8007756:	e7f0      	b.n	800773a <_vfiprintf_r+0x1da>
 8007758:	ab03      	add	r3, sp, #12
 800775a:	9300      	str	r3, [sp, #0]
 800775c:	462a      	mov	r2, r5
 800775e:	4b16      	ldr	r3, [pc, #88]	; (80077b8 <_vfiprintf_r+0x258>)
 8007760:	a904      	add	r1, sp, #16
 8007762:	4630      	mov	r0, r6
 8007764:	f3af 8000 	nop.w
 8007768:	4607      	mov	r7, r0
 800776a:	1c78      	adds	r0, r7, #1
 800776c:	d1d6      	bne.n	800771c <_vfiprintf_r+0x1bc>
 800776e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007770:	07d9      	lsls	r1, r3, #31
 8007772:	d405      	bmi.n	8007780 <_vfiprintf_r+0x220>
 8007774:	89ab      	ldrh	r3, [r5, #12]
 8007776:	059a      	lsls	r2, r3, #22
 8007778:	d402      	bmi.n	8007780 <_vfiprintf_r+0x220>
 800777a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800777c:	f7ff fc23 	bl	8006fc6 <__retarget_lock_release_recursive>
 8007780:	89ab      	ldrh	r3, [r5, #12]
 8007782:	065b      	lsls	r3, r3, #25
 8007784:	f53f af12 	bmi.w	80075ac <_vfiprintf_r+0x4c>
 8007788:	9809      	ldr	r0, [sp, #36]	; 0x24
 800778a:	e711      	b.n	80075b0 <_vfiprintf_r+0x50>
 800778c:	ab03      	add	r3, sp, #12
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	462a      	mov	r2, r5
 8007792:	4b09      	ldr	r3, [pc, #36]	; (80077b8 <_vfiprintf_r+0x258>)
 8007794:	a904      	add	r1, sp, #16
 8007796:	4630      	mov	r0, r6
 8007798:	f000 f880 	bl	800789c <_printf_i>
 800779c:	e7e4      	b.n	8007768 <_vfiprintf_r+0x208>
 800779e:	bf00      	nop
 80077a0:	08007fa4 	.word	0x08007fa4
 80077a4:	08007fc4 	.word	0x08007fc4
 80077a8:	08007f84 	.word	0x08007f84
 80077ac:	08007fe4 	.word	0x08007fe4
 80077b0:	08007fee 	.word	0x08007fee
 80077b4:	00000000 	.word	0x00000000
 80077b8:	0800753b 	.word	0x0800753b
 80077bc:	08007fea 	.word	0x08007fea

080077c0 <_printf_common>:
 80077c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c4:	4616      	mov	r6, r2
 80077c6:	4699      	mov	r9, r3
 80077c8:	688a      	ldr	r2, [r1, #8]
 80077ca:	690b      	ldr	r3, [r1, #16]
 80077cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80077d0:	4293      	cmp	r3, r2
 80077d2:	bfb8      	it	lt
 80077d4:	4613      	movlt	r3, r2
 80077d6:	6033      	str	r3, [r6, #0]
 80077d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80077dc:	4607      	mov	r7, r0
 80077de:	460c      	mov	r4, r1
 80077e0:	b10a      	cbz	r2, 80077e6 <_printf_common+0x26>
 80077e2:	3301      	adds	r3, #1
 80077e4:	6033      	str	r3, [r6, #0]
 80077e6:	6823      	ldr	r3, [r4, #0]
 80077e8:	0699      	lsls	r1, r3, #26
 80077ea:	bf42      	ittt	mi
 80077ec:	6833      	ldrmi	r3, [r6, #0]
 80077ee:	3302      	addmi	r3, #2
 80077f0:	6033      	strmi	r3, [r6, #0]
 80077f2:	6825      	ldr	r5, [r4, #0]
 80077f4:	f015 0506 	ands.w	r5, r5, #6
 80077f8:	d106      	bne.n	8007808 <_printf_common+0x48>
 80077fa:	f104 0a19 	add.w	sl, r4, #25
 80077fe:	68e3      	ldr	r3, [r4, #12]
 8007800:	6832      	ldr	r2, [r6, #0]
 8007802:	1a9b      	subs	r3, r3, r2
 8007804:	42ab      	cmp	r3, r5
 8007806:	dc26      	bgt.n	8007856 <_printf_common+0x96>
 8007808:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800780c:	1e13      	subs	r3, r2, #0
 800780e:	6822      	ldr	r2, [r4, #0]
 8007810:	bf18      	it	ne
 8007812:	2301      	movne	r3, #1
 8007814:	0692      	lsls	r2, r2, #26
 8007816:	d42b      	bmi.n	8007870 <_printf_common+0xb0>
 8007818:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800781c:	4649      	mov	r1, r9
 800781e:	4638      	mov	r0, r7
 8007820:	47c0      	blx	r8
 8007822:	3001      	adds	r0, #1
 8007824:	d01e      	beq.n	8007864 <_printf_common+0xa4>
 8007826:	6823      	ldr	r3, [r4, #0]
 8007828:	68e5      	ldr	r5, [r4, #12]
 800782a:	6832      	ldr	r2, [r6, #0]
 800782c:	f003 0306 	and.w	r3, r3, #6
 8007830:	2b04      	cmp	r3, #4
 8007832:	bf08      	it	eq
 8007834:	1aad      	subeq	r5, r5, r2
 8007836:	68a3      	ldr	r3, [r4, #8]
 8007838:	6922      	ldr	r2, [r4, #16]
 800783a:	bf0c      	ite	eq
 800783c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007840:	2500      	movne	r5, #0
 8007842:	4293      	cmp	r3, r2
 8007844:	bfc4      	itt	gt
 8007846:	1a9b      	subgt	r3, r3, r2
 8007848:	18ed      	addgt	r5, r5, r3
 800784a:	2600      	movs	r6, #0
 800784c:	341a      	adds	r4, #26
 800784e:	42b5      	cmp	r5, r6
 8007850:	d11a      	bne.n	8007888 <_printf_common+0xc8>
 8007852:	2000      	movs	r0, #0
 8007854:	e008      	b.n	8007868 <_printf_common+0xa8>
 8007856:	2301      	movs	r3, #1
 8007858:	4652      	mov	r2, sl
 800785a:	4649      	mov	r1, r9
 800785c:	4638      	mov	r0, r7
 800785e:	47c0      	blx	r8
 8007860:	3001      	adds	r0, #1
 8007862:	d103      	bne.n	800786c <_printf_common+0xac>
 8007864:	f04f 30ff 	mov.w	r0, #4294967295
 8007868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800786c:	3501      	adds	r5, #1
 800786e:	e7c6      	b.n	80077fe <_printf_common+0x3e>
 8007870:	18e1      	adds	r1, r4, r3
 8007872:	1c5a      	adds	r2, r3, #1
 8007874:	2030      	movs	r0, #48	; 0x30
 8007876:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800787a:	4422      	add	r2, r4
 800787c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007880:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007884:	3302      	adds	r3, #2
 8007886:	e7c7      	b.n	8007818 <_printf_common+0x58>
 8007888:	2301      	movs	r3, #1
 800788a:	4622      	mov	r2, r4
 800788c:	4649      	mov	r1, r9
 800788e:	4638      	mov	r0, r7
 8007890:	47c0      	blx	r8
 8007892:	3001      	adds	r0, #1
 8007894:	d0e6      	beq.n	8007864 <_printf_common+0xa4>
 8007896:	3601      	adds	r6, #1
 8007898:	e7d9      	b.n	800784e <_printf_common+0x8e>
	...

0800789c <_printf_i>:
 800789c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078a0:	7e0f      	ldrb	r7, [r1, #24]
 80078a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80078a4:	2f78      	cmp	r7, #120	; 0x78
 80078a6:	4691      	mov	r9, r2
 80078a8:	4680      	mov	r8, r0
 80078aa:	460c      	mov	r4, r1
 80078ac:	469a      	mov	sl, r3
 80078ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80078b2:	d807      	bhi.n	80078c4 <_printf_i+0x28>
 80078b4:	2f62      	cmp	r7, #98	; 0x62
 80078b6:	d80a      	bhi.n	80078ce <_printf_i+0x32>
 80078b8:	2f00      	cmp	r7, #0
 80078ba:	f000 80d8 	beq.w	8007a6e <_printf_i+0x1d2>
 80078be:	2f58      	cmp	r7, #88	; 0x58
 80078c0:	f000 80a3 	beq.w	8007a0a <_printf_i+0x16e>
 80078c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80078c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80078cc:	e03a      	b.n	8007944 <_printf_i+0xa8>
 80078ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80078d2:	2b15      	cmp	r3, #21
 80078d4:	d8f6      	bhi.n	80078c4 <_printf_i+0x28>
 80078d6:	a101      	add	r1, pc, #4	; (adr r1, 80078dc <_printf_i+0x40>)
 80078d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80078dc:	08007935 	.word	0x08007935
 80078e0:	08007949 	.word	0x08007949
 80078e4:	080078c5 	.word	0x080078c5
 80078e8:	080078c5 	.word	0x080078c5
 80078ec:	080078c5 	.word	0x080078c5
 80078f0:	080078c5 	.word	0x080078c5
 80078f4:	08007949 	.word	0x08007949
 80078f8:	080078c5 	.word	0x080078c5
 80078fc:	080078c5 	.word	0x080078c5
 8007900:	080078c5 	.word	0x080078c5
 8007904:	080078c5 	.word	0x080078c5
 8007908:	08007a55 	.word	0x08007a55
 800790c:	08007979 	.word	0x08007979
 8007910:	08007a37 	.word	0x08007a37
 8007914:	080078c5 	.word	0x080078c5
 8007918:	080078c5 	.word	0x080078c5
 800791c:	08007a77 	.word	0x08007a77
 8007920:	080078c5 	.word	0x080078c5
 8007924:	08007979 	.word	0x08007979
 8007928:	080078c5 	.word	0x080078c5
 800792c:	080078c5 	.word	0x080078c5
 8007930:	08007a3f 	.word	0x08007a3f
 8007934:	682b      	ldr	r3, [r5, #0]
 8007936:	1d1a      	adds	r2, r3, #4
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	602a      	str	r2, [r5, #0]
 800793c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007940:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007944:	2301      	movs	r3, #1
 8007946:	e0a3      	b.n	8007a90 <_printf_i+0x1f4>
 8007948:	6820      	ldr	r0, [r4, #0]
 800794a:	6829      	ldr	r1, [r5, #0]
 800794c:	0606      	lsls	r6, r0, #24
 800794e:	f101 0304 	add.w	r3, r1, #4
 8007952:	d50a      	bpl.n	800796a <_printf_i+0xce>
 8007954:	680e      	ldr	r6, [r1, #0]
 8007956:	602b      	str	r3, [r5, #0]
 8007958:	2e00      	cmp	r6, #0
 800795a:	da03      	bge.n	8007964 <_printf_i+0xc8>
 800795c:	232d      	movs	r3, #45	; 0x2d
 800795e:	4276      	negs	r6, r6
 8007960:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007964:	485e      	ldr	r0, [pc, #376]	; (8007ae0 <_printf_i+0x244>)
 8007966:	230a      	movs	r3, #10
 8007968:	e019      	b.n	800799e <_printf_i+0x102>
 800796a:	680e      	ldr	r6, [r1, #0]
 800796c:	602b      	str	r3, [r5, #0]
 800796e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007972:	bf18      	it	ne
 8007974:	b236      	sxthne	r6, r6
 8007976:	e7ef      	b.n	8007958 <_printf_i+0xbc>
 8007978:	682b      	ldr	r3, [r5, #0]
 800797a:	6820      	ldr	r0, [r4, #0]
 800797c:	1d19      	adds	r1, r3, #4
 800797e:	6029      	str	r1, [r5, #0]
 8007980:	0601      	lsls	r1, r0, #24
 8007982:	d501      	bpl.n	8007988 <_printf_i+0xec>
 8007984:	681e      	ldr	r6, [r3, #0]
 8007986:	e002      	b.n	800798e <_printf_i+0xf2>
 8007988:	0646      	lsls	r6, r0, #25
 800798a:	d5fb      	bpl.n	8007984 <_printf_i+0xe8>
 800798c:	881e      	ldrh	r6, [r3, #0]
 800798e:	4854      	ldr	r0, [pc, #336]	; (8007ae0 <_printf_i+0x244>)
 8007990:	2f6f      	cmp	r7, #111	; 0x6f
 8007992:	bf0c      	ite	eq
 8007994:	2308      	moveq	r3, #8
 8007996:	230a      	movne	r3, #10
 8007998:	2100      	movs	r1, #0
 800799a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800799e:	6865      	ldr	r5, [r4, #4]
 80079a0:	60a5      	str	r5, [r4, #8]
 80079a2:	2d00      	cmp	r5, #0
 80079a4:	bfa2      	ittt	ge
 80079a6:	6821      	ldrge	r1, [r4, #0]
 80079a8:	f021 0104 	bicge.w	r1, r1, #4
 80079ac:	6021      	strge	r1, [r4, #0]
 80079ae:	b90e      	cbnz	r6, 80079b4 <_printf_i+0x118>
 80079b0:	2d00      	cmp	r5, #0
 80079b2:	d04d      	beq.n	8007a50 <_printf_i+0x1b4>
 80079b4:	4615      	mov	r5, r2
 80079b6:	fbb6 f1f3 	udiv	r1, r6, r3
 80079ba:	fb03 6711 	mls	r7, r3, r1, r6
 80079be:	5dc7      	ldrb	r7, [r0, r7]
 80079c0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80079c4:	4637      	mov	r7, r6
 80079c6:	42bb      	cmp	r3, r7
 80079c8:	460e      	mov	r6, r1
 80079ca:	d9f4      	bls.n	80079b6 <_printf_i+0x11a>
 80079cc:	2b08      	cmp	r3, #8
 80079ce:	d10b      	bne.n	80079e8 <_printf_i+0x14c>
 80079d0:	6823      	ldr	r3, [r4, #0]
 80079d2:	07de      	lsls	r6, r3, #31
 80079d4:	d508      	bpl.n	80079e8 <_printf_i+0x14c>
 80079d6:	6923      	ldr	r3, [r4, #16]
 80079d8:	6861      	ldr	r1, [r4, #4]
 80079da:	4299      	cmp	r1, r3
 80079dc:	bfde      	ittt	le
 80079de:	2330      	movle	r3, #48	; 0x30
 80079e0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80079e4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80079e8:	1b52      	subs	r2, r2, r5
 80079ea:	6122      	str	r2, [r4, #16]
 80079ec:	f8cd a000 	str.w	sl, [sp]
 80079f0:	464b      	mov	r3, r9
 80079f2:	aa03      	add	r2, sp, #12
 80079f4:	4621      	mov	r1, r4
 80079f6:	4640      	mov	r0, r8
 80079f8:	f7ff fee2 	bl	80077c0 <_printf_common>
 80079fc:	3001      	adds	r0, #1
 80079fe:	d14c      	bne.n	8007a9a <_printf_i+0x1fe>
 8007a00:	f04f 30ff 	mov.w	r0, #4294967295
 8007a04:	b004      	add	sp, #16
 8007a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a0a:	4835      	ldr	r0, [pc, #212]	; (8007ae0 <_printf_i+0x244>)
 8007a0c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007a10:	6829      	ldr	r1, [r5, #0]
 8007a12:	6823      	ldr	r3, [r4, #0]
 8007a14:	f851 6b04 	ldr.w	r6, [r1], #4
 8007a18:	6029      	str	r1, [r5, #0]
 8007a1a:	061d      	lsls	r5, r3, #24
 8007a1c:	d514      	bpl.n	8007a48 <_printf_i+0x1ac>
 8007a1e:	07df      	lsls	r7, r3, #31
 8007a20:	bf44      	itt	mi
 8007a22:	f043 0320 	orrmi.w	r3, r3, #32
 8007a26:	6023      	strmi	r3, [r4, #0]
 8007a28:	b91e      	cbnz	r6, 8007a32 <_printf_i+0x196>
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	f023 0320 	bic.w	r3, r3, #32
 8007a30:	6023      	str	r3, [r4, #0]
 8007a32:	2310      	movs	r3, #16
 8007a34:	e7b0      	b.n	8007998 <_printf_i+0xfc>
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	f043 0320 	orr.w	r3, r3, #32
 8007a3c:	6023      	str	r3, [r4, #0]
 8007a3e:	2378      	movs	r3, #120	; 0x78
 8007a40:	4828      	ldr	r0, [pc, #160]	; (8007ae4 <_printf_i+0x248>)
 8007a42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007a46:	e7e3      	b.n	8007a10 <_printf_i+0x174>
 8007a48:	0659      	lsls	r1, r3, #25
 8007a4a:	bf48      	it	mi
 8007a4c:	b2b6      	uxthmi	r6, r6
 8007a4e:	e7e6      	b.n	8007a1e <_printf_i+0x182>
 8007a50:	4615      	mov	r5, r2
 8007a52:	e7bb      	b.n	80079cc <_printf_i+0x130>
 8007a54:	682b      	ldr	r3, [r5, #0]
 8007a56:	6826      	ldr	r6, [r4, #0]
 8007a58:	6961      	ldr	r1, [r4, #20]
 8007a5a:	1d18      	adds	r0, r3, #4
 8007a5c:	6028      	str	r0, [r5, #0]
 8007a5e:	0635      	lsls	r5, r6, #24
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	d501      	bpl.n	8007a68 <_printf_i+0x1cc>
 8007a64:	6019      	str	r1, [r3, #0]
 8007a66:	e002      	b.n	8007a6e <_printf_i+0x1d2>
 8007a68:	0670      	lsls	r0, r6, #25
 8007a6a:	d5fb      	bpl.n	8007a64 <_printf_i+0x1c8>
 8007a6c:	8019      	strh	r1, [r3, #0]
 8007a6e:	2300      	movs	r3, #0
 8007a70:	6123      	str	r3, [r4, #16]
 8007a72:	4615      	mov	r5, r2
 8007a74:	e7ba      	b.n	80079ec <_printf_i+0x150>
 8007a76:	682b      	ldr	r3, [r5, #0]
 8007a78:	1d1a      	adds	r2, r3, #4
 8007a7a:	602a      	str	r2, [r5, #0]
 8007a7c:	681d      	ldr	r5, [r3, #0]
 8007a7e:	6862      	ldr	r2, [r4, #4]
 8007a80:	2100      	movs	r1, #0
 8007a82:	4628      	mov	r0, r5
 8007a84:	f7f8 fbc4 	bl	8000210 <memchr>
 8007a88:	b108      	cbz	r0, 8007a8e <_printf_i+0x1f2>
 8007a8a:	1b40      	subs	r0, r0, r5
 8007a8c:	6060      	str	r0, [r4, #4]
 8007a8e:	6863      	ldr	r3, [r4, #4]
 8007a90:	6123      	str	r3, [r4, #16]
 8007a92:	2300      	movs	r3, #0
 8007a94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a98:	e7a8      	b.n	80079ec <_printf_i+0x150>
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	462a      	mov	r2, r5
 8007a9e:	4649      	mov	r1, r9
 8007aa0:	4640      	mov	r0, r8
 8007aa2:	47d0      	blx	sl
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	d0ab      	beq.n	8007a00 <_printf_i+0x164>
 8007aa8:	6823      	ldr	r3, [r4, #0]
 8007aaa:	079b      	lsls	r3, r3, #30
 8007aac:	d413      	bmi.n	8007ad6 <_printf_i+0x23a>
 8007aae:	68e0      	ldr	r0, [r4, #12]
 8007ab0:	9b03      	ldr	r3, [sp, #12]
 8007ab2:	4298      	cmp	r0, r3
 8007ab4:	bfb8      	it	lt
 8007ab6:	4618      	movlt	r0, r3
 8007ab8:	e7a4      	b.n	8007a04 <_printf_i+0x168>
 8007aba:	2301      	movs	r3, #1
 8007abc:	4632      	mov	r2, r6
 8007abe:	4649      	mov	r1, r9
 8007ac0:	4640      	mov	r0, r8
 8007ac2:	47d0      	blx	sl
 8007ac4:	3001      	adds	r0, #1
 8007ac6:	d09b      	beq.n	8007a00 <_printf_i+0x164>
 8007ac8:	3501      	adds	r5, #1
 8007aca:	68e3      	ldr	r3, [r4, #12]
 8007acc:	9903      	ldr	r1, [sp, #12]
 8007ace:	1a5b      	subs	r3, r3, r1
 8007ad0:	42ab      	cmp	r3, r5
 8007ad2:	dcf2      	bgt.n	8007aba <_printf_i+0x21e>
 8007ad4:	e7eb      	b.n	8007aae <_printf_i+0x212>
 8007ad6:	2500      	movs	r5, #0
 8007ad8:	f104 0619 	add.w	r6, r4, #25
 8007adc:	e7f5      	b.n	8007aca <_printf_i+0x22e>
 8007ade:	bf00      	nop
 8007ae0:	08007ff5 	.word	0x08007ff5
 8007ae4:	08008006 	.word	0x08008006

08007ae8 <_sbrk_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4d06      	ldr	r5, [pc, #24]	; (8007b04 <_sbrk_r+0x1c>)
 8007aec:	2300      	movs	r3, #0
 8007aee:	4604      	mov	r4, r0
 8007af0:	4608      	mov	r0, r1
 8007af2:	602b      	str	r3, [r5, #0]
 8007af4:	f7f9 fe36 	bl	8001764 <_sbrk>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	d102      	bne.n	8007b02 <_sbrk_r+0x1a>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	b103      	cbz	r3, 8007b02 <_sbrk_r+0x1a>
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	2000444c 	.word	0x2000444c

08007b08 <__sread>:
 8007b08:	b510      	push	{r4, lr}
 8007b0a:	460c      	mov	r4, r1
 8007b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b10:	f000 f8ea 	bl	8007ce8 <_read_r>
 8007b14:	2800      	cmp	r0, #0
 8007b16:	bfab      	itete	ge
 8007b18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b1a:	89a3      	ldrhlt	r3, [r4, #12]
 8007b1c:	181b      	addge	r3, r3, r0
 8007b1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b22:	bfac      	ite	ge
 8007b24:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b26:	81a3      	strhlt	r3, [r4, #12]
 8007b28:	bd10      	pop	{r4, pc}

08007b2a <__swrite>:
 8007b2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b2e:	461f      	mov	r7, r3
 8007b30:	898b      	ldrh	r3, [r1, #12]
 8007b32:	05db      	lsls	r3, r3, #23
 8007b34:	4605      	mov	r5, r0
 8007b36:	460c      	mov	r4, r1
 8007b38:	4616      	mov	r6, r2
 8007b3a:	d505      	bpl.n	8007b48 <__swrite+0x1e>
 8007b3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b40:	2302      	movs	r3, #2
 8007b42:	2200      	movs	r2, #0
 8007b44:	f000 f868 	bl	8007c18 <_lseek_r>
 8007b48:	89a3      	ldrh	r3, [r4, #12]
 8007b4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b52:	81a3      	strh	r3, [r4, #12]
 8007b54:	4632      	mov	r2, r6
 8007b56:	463b      	mov	r3, r7
 8007b58:	4628      	mov	r0, r5
 8007b5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b5e:	f000 b817 	b.w	8007b90 <_write_r>

08007b62 <__sseek>:
 8007b62:	b510      	push	{r4, lr}
 8007b64:	460c      	mov	r4, r1
 8007b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b6a:	f000 f855 	bl	8007c18 <_lseek_r>
 8007b6e:	1c43      	adds	r3, r0, #1
 8007b70:	89a3      	ldrh	r3, [r4, #12]
 8007b72:	bf15      	itete	ne
 8007b74:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b7e:	81a3      	strheq	r3, [r4, #12]
 8007b80:	bf18      	it	ne
 8007b82:	81a3      	strhne	r3, [r4, #12]
 8007b84:	bd10      	pop	{r4, pc}

08007b86 <__sclose>:
 8007b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b8a:	f000 b813 	b.w	8007bb4 <_close_r>
	...

08007b90 <_write_r>:
 8007b90:	b538      	push	{r3, r4, r5, lr}
 8007b92:	4d07      	ldr	r5, [pc, #28]	; (8007bb0 <_write_r+0x20>)
 8007b94:	4604      	mov	r4, r0
 8007b96:	4608      	mov	r0, r1
 8007b98:	4611      	mov	r1, r2
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	602a      	str	r2, [r5, #0]
 8007b9e:	461a      	mov	r2, r3
 8007ba0:	f7f9 fd8f 	bl	80016c2 <_write>
 8007ba4:	1c43      	adds	r3, r0, #1
 8007ba6:	d102      	bne.n	8007bae <_write_r+0x1e>
 8007ba8:	682b      	ldr	r3, [r5, #0]
 8007baa:	b103      	cbz	r3, 8007bae <_write_r+0x1e>
 8007bac:	6023      	str	r3, [r4, #0]
 8007bae:	bd38      	pop	{r3, r4, r5, pc}
 8007bb0:	2000444c 	.word	0x2000444c

08007bb4 <_close_r>:
 8007bb4:	b538      	push	{r3, r4, r5, lr}
 8007bb6:	4d06      	ldr	r5, [pc, #24]	; (8007bd0 <_close_r+0x1c>)
 8007bb8:	2300      	movs	r3, #0
 8007bba:	4604      	mov	r4, r0
 8007bbc:	4608      	mov	r0, r1
 8007bbe:	602b      	str	r3, [r5, #0]
 8007bc0:	f7f9 fd9b 	bl	80016fa <_close>
 8007bc4:	1c43      	adds	r3, r0, #1
 8007bc6:	d102      	bne.n	8007bce <_close_r+0x1a>
 8007bc8:	682b      	ldr	r3, [r5, #0]
 8007bca:	b103      	cbz	r3, 8007bce <_close_r+0x1a>
 8007bcc:	6023      	str	r3, [r4, #0]
 8007bce:	bd38      	pop	{r3, r4, r5, pc}
 8007bd0:	2000444c 	.word	0x2000444c

08007bd4 <_fstat_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d07      	ldr	r5, [pc, #28]	; (8007bf4 <_fstat_r+0x20>)
 8007bd8:	2300      	movs	r3, #0
 8007bda:	4604      	mov	r4, r0
 8007bdc:	4608      	mov	r0, r1
 8007bde:	4611      	mov	r1, r2
 8007be0:	602b      	str	r3, [r5, #0]
 8007be2:	f7f9 fd96 	bl	8001712 <_fstat>
 8007be6:	1c43      	adds	r3, r0, #1
 8007be8:	d102      	bne.n	8007bf0 <_fstat_r+0x1c>
 8007bea:	682b      	ldr	r3, [r5, #0]
 8007bec:	b103      	cbz	r3, 8007bf0 <_fstat_r+0x1c>
 8007bee:	6023      	str	r3, [r4, #0]
 8007bf0:	bd38      	pop	{r3, r4, r5, pc}
 8007bf2:	bf00      	nop
 8007bf4:	2000444c 	.word	0x2000444c

08007bf8 <_isatty_r>:
 8007bf8:	b538      	push	{r3, r4, r5, lr}
 8007bfa:	4d06      	ldr	r5, [pc, #24]	; (8007c14 <_isatty_r+0x1c>)
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	4604      	mov	r4, r0
 8007c00:	4608      	mov	r0, r1
 8007c02:	602b      	str	r3, [r5, #0]
 8007c04:	f7f9 fd95 	bl	8001732 <_isatty>
 8007c08:	1c43      	adds	r3, r0, #1
 8007c0a:	d102      	bne.n	8007c12 <_isatty_r+0x1a>
 8007c0c:	682b      	ldr	r3, [r5, #0]
 8007c0e:	b103      	cbz	r3, 8007c12 <_isatty_r+0x1a>
 8007c10:	6023      	str	r3, [r4, #0]
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	2000444c 	.word	0x2000444c

08007c18 <_lseek_r>:
 8007c18:	b538      	push	{r3, r4, r5, lr}
 8007c1a:	4d07      	ldr	r5, [pc, #28]	; (8007c38 <_lseek_r+0x20>)
 8007c1c:	4604      	mov	r4, r0
 8007c1e:	4608      	mov	r0, r1
 8007c20:	4611      	mov	r1, r2
 8007c22:	2200      	movs	r2, #0
 8007c24:	602a      	str	r2, [r5, #0]
 8007c26:	461a      	mov	r2, r3
 8007c28:	f7f9 fd8e 	bl	8001748 <_lseek>
 8007c2c:	1c43      	adds	r3, r0, #1
 8007c2e:	d102      	bne.n	8007c36 <_lseek_r+0x1e>
 8007c30:	682b      	ldr	r3, [r5, #0]
 8007c32:	b103      	cbz	r3, 8007c36 <_lseek_r+0x1e>
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	bd38      	pop	{r3, r4, r5, pc}
 8007c38:	2000444c 	.word	0x2000444c

08007c3c <memmove>:
 8007c3c:	4288      	cmp	r0, r1
 8007c3e:	b510      	push	{r4, lr}
 8007c40:	eb01 0402 	add.w	r4, r1, r2
 8007c44:	d902      	bls.n	8007c4c <memmove+0x10>
 8007c46:	4284      	cmp	r4, r0
 8007c48:	4623      	mov	r3, r4
 8007c4a:	d807      	bhi.n	8007c5c <memmove+0x20>
 8007c4c:	1e43      	subs	r3, r0, #1
 8007c4e:	42a1      	cmp	r1, r4
 8007c50:	d008      	beq.n	8007c64 <memmove+0x28>
 8007c52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c5a:	e7f8      	b.n	8007c4e <memmove+0x12>
 8007c5c:	4402      	add	r2, r0
 8007c5e:	4601      	mov	r1, r0
 8007c60:	428a      	cmp	r2, r1
 8007c62:	d100      	bne.n	8007c66 <memmove+0x2a>
 8007c64:	bd10      	pop	{r4, pc}
 8007c66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c6e:	e7f7      	b.n	8007c60 <memmove+0x24>

08007c70 <__malloc_lock>:
 8007c70:	4801      	ldr	r0, [pc, #4]	; (8007c78 <__malloc_lock+0x8>)
 8007c72:	f7ff b9a7 	b.w	8006fc4 <__retarget_lock_acquire_recursive>
 8007c76:	bf00      	nop
 8007c78:	20004440 	.word	0x20004440

08007c7c <__malloc_unlock>:
 8007c7c:	4801      	ldr	r0, [pc, #4]	; (8007c84 <__malloc_unlock+0x8>)
 8007c7e:	f7ff b9a2 	b.w	8006fc6 <__retarget_lock_release_recursive>
 8007c82:	bf00      	nop
 8007c84:	20004440 	.word	0x20004440

08007c88 <_realloc_r>:
 8007c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c8c:	4680      	mov	r8, r0
 8007c8e:	4614      	mov	r4, r2
 8007c90:	460e      	mov	r6, r1
 8007c92:	b921      	cbnz	r1, 8007c9e <_realloc_r+0x16>
 8007c94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c98:	4611      	mov	r1, r2
 8007c9a:	f7ff ba67 	b.w	800716c <_malloc_r>
 8007c9e:	b92a      	cbnz	r2, 8007cac <_realloc_r+0x24>
 8007ca0:	f7ff f9f8 	bl	8007094 <_free_r>
 8007ca4:	4625      	mov	r5, r4
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cac:	f000 f82e 	bl	8007d0c <_malloc_usable_size_r>
 8007cb0:	4284      	cmp	r4, r0
 8007cb2:	4607      	mov	r7, r0
 8007cb4:	d802      	bhi.n	8007cbc <_realloc_r+0x34>
 8007cb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007cba:	d812      	bhi.n	8007ce2 <_realloc_r+0x5a>
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	4640      	mov	r0, r8
 8007cc0:	f7ff fa54 	bl	800716c <_malloc_r>
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d0ed      	beq.n	8007ca6 <_realloc_r+0x1e>
 8007cca:	42bc      	cmp	r4, r7
 8007ccc:	4622      	mov	r2, r4
 8007cce:	4631      	mov	r1, r6
 8007cd0:	bf28      	it	cs
 8007cd2:	463a      	movcs	r2, r7
 8007cd4:	f7fe fe10 	bl	80068f8 <memcpy>
 8007cd8:	4631      	mov	r1, r6
 8007cda:	4640      	mov	r0, r8
 8007cdc:	f7ff f9da 	bl	8007094 <_free_r>
 8007ce0:	e7e1      	b.n	8007ca6 <_realloc_r+0x1e>
 8007ce2:	4635      	mov	r5, r6
 8007ce4:	e7df      	b.n	8007ca6 <_realloc_r+0x1e>
	...

08007ce8 <_read_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	4d07      	ldr	r5, [pc, #28]	; (8007d08 <_read_r+0x20>)
 8007cec:	4604      	mov	r4, r0
 8007cee:	4608      	mov	r0, r1
 8007cf0:	4611      	mov	r1, r2
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	602a      	str	r2, [r5, #0]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	f7f9 fcc6 	bl	8001688 <_read>
 8007cfc:	1c43      	adds	r3, r0, #1
 8007cfe:	d102      	bne.n	8007d06 <_read_r+0x1e>
 8007d00:	682b      	ldr	r3, [r5, #0]
 8007d02:	b103      	cbz	r3, 8007d06 <_read_r+0x1e>
 8007d04:	6023      	str	r3, [r4, #0]
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	2000444c 	.word	0x2000444c

08007d0c <_malloc_usable_size_r>:
 8007d0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d10:	1f18      	subs	r0, r3, #4
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	bfbc      	itt	lt
 8007d16:	580b      	ldrlt	r3, [r1, r0]
 8007d18:	18c0      	addlt	r0, r0, r3
 8007d1a:	4770      	bx	lr

08007d1c <_init>:
 8007d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1e:	bf00      	nop
 8007d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d22:	bc08      	pop	{r3}
 8007d24:	469e      	mov	lr, r3
 8007d26:	4770      	bx	lr

08007d28 <_fini>:
 8007d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d2a:	bf00      	nop
 8007d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d2e:	bc08      	pop	{r3}
 8007d30:	469e      	mov	lr, r3
 8007d32:	4770      	bx	lr
