# ğŸš€ CPU_ver620

> **A five-stage pipelined CPU design attempt following the study of digital logic and processor architecture.**
> **åŸºäºæ•°å­—é€»è¾‘ä¸å¤„ç†å™¨ä½“ç³»ç»“æ„å­¦ä¹ çš„äº”çº§æµæ°´çº¿CPUè®¾è®¡å°è¯•ã€‚**

![Project Logo](./design/5-stage-pipeline.jpg)

---

## é¡¹ç›®ç®€ä»‹ | Project Overview

å®ç°äº†ä¸€ä¸ªåŸºäº LoongArch æ¶æ„çš„äº”çº§æµæ°´çº¿ CPU
This project implements a 5-stage pipelined CPU based on the MIPS architecture

---

## ä¸»è¦ç‰¹æ€§ | Features

- **äº”çº§æµæ°´çº¿ (5-stage pipeline):**IF - ID - EX - MEM - WB
- **åˆ†æ”¯æŒ‡ä»¤å¤„ç† (Branch Handling):**åˆ†æ”¯æŒ‡ä»¤çš„ PC åœ¨ ID é˜¶æ®µè®¡ç®—ï¼Œåç»­å¯è€ƒè™‘åŠ å…¥åˆ†æ”¯é¢„æµ‹ã€‚PC for branch instructions is computed in the ID stage; branch prediction can be considered in the future.
- **å†’é™©å¤„ç† (Hazard Handling):**å½“å‰è®¾è®¡æœªåŒ…å«å†’é™©æ£€æµ‹å•å…ƒï¼ˆHazard Unit not includedï¼‰ã€‚
- **æ¨¡å—åŒ–è®¾è®¡ (Modular Design):**
  ä»£ç ç»“æ„æ¸…æ™°ï¼Œä¾¿äºæ‰©å±•ä¸ç»´æŠ¤ã€‚

---

## è®¾è®¡ç»“æ„ | Design Structure

```
IF  ->  ID  ->  EX  ->  MEM  ->  WB
```

- **IF (Instruction Fetch)**
- **ID (Instruction Decode)**
- **EX (Execute)**
- **MEM (Memory Access)**
- **WB (Write Back)**

---

## æ§åˆ¶ä¿¡å· | Control Signals

[åŸºç¡€æ•´æ•°ç®—æ•°æŒ‡ä»¤æ€»ç»“è¡¨](./LA32_æ¯”èµ›é™å®šç‰ˆ_v1.1.xlsx)

ç›®å‰å·¥ä½œï¼šå®Œæˆå¯¹ä¸€èˆ¬è¿ç®—ã€è®¿å­˜ã€åˆ†æ”¯æŒ‡ä»¤çš„æ”¯æŒ


---

## æ–‡ä»¶ç»“æ„ | File Structure

```
cpu_3_ver620/
â”œâ”€â”€ design/                # è®¾è®¡ç›¸å…³å›¾ç‰‡ä¸æ–‡æ¡£
â”œâ”€â”€ src/                   # æºä»£ç 
â”œâ”€â”€ testbench/             # æµ‹è¯•å¹³å°
â”œâ”€â”€ README.md              # é¡¹ç›®è¯´æ˜
â””â”€â”€ ...
```
