
Variable_Frequency_PWM_Generator_Using_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000413c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  080042e0  080042e0  000052e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800480c  0800480c  000061c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800480c  0800480c  0000580c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004814  08004814  000061c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004814  08004814  00005814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004818  08004818  00005818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c8  20000000  0800481c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  200001c8  080049e4  000061c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  080049e4  00006374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002a19  00000000  00000000  000061f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c80  00000000  00000000  00008c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000002d0  00000000  00000000  00009898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000001f3  00000000  00000000  00009b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010183  00000000  00000000  00009d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000405b  00000000  00000000  00019ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00056818  00000000  00000000  0001df39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00074751  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019ac  00000000  00000000  00074794  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00076140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001c8 	.word	0x200001c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080042c4 	.word	0x080042c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001cc 	.word	0x200001cc
 80001dc:	080042c4 	.word	0x080042c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <init_clock>:
static void configure_PLL(void);
static void switch_system_clock_to_PLL(void);

/*====================  Public Function Definitions  ====================*/
void init_clock(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
     * - Configure and enable PLL (100 MHz SYSCLK)
     * - Switch SYSCLK to PLL
     */

    // Enable the external 8 MHz clock.
    enable_HSE();
 8000bbc:	f000 f80c 	bl	8000bd8 <enable_HSE>
    // Set Flash latency + caches.
    configure_flash_wait_states(WAIT_STATE);
 8000bc0:	2003      	movs	r0, #3
 8000bc2:	f000 f827 	bl	8000c14 <configure_flash_wait_states>
    // Set prescalers so that AHB=100 MHz, APB1=50 MHz, APB2=100 MHz.
    configure_prescalers();
 8000bc6:	f000 f855 	bl	8000c74 <configure_prescalers>
    // PLLM=4, PLLN=100, PLLP=2, PLLQ=4.
    configure_PLL();
 8000bca:	f000 f87d 	bl	8000cc8 <configure_PLL>
    // Make PLL the active system clock.
    switch_system_clock_to_PLL();
 8000bce:	f000 f8bd 	bl	8000d4c <switch_system_clock_to_PLL>
}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
	...

08000bd8 <enable_HSE>:

/*====================  Private Function Definitions  ====================*/
static void enable_HSE(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
     * (PH1) is left floating. Therefore, HSE must be enabled in bypass mode
     * to accept the externally driven clock signal.
     */

    // Select bypass mode since OSC_IN is driven by an external clock.
    RCC->CR |= RCC_CR_HSEBYP;
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <enable_HSE+0x38>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0b      	ldr	r2, [pc, #44]	@ (8000c10 <enable_HSE+0x38>)
 8000be2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000be6:	6013      	str	r3, [r2, #0]

    // Enable the external high-speed clock.
    RCC->CR |= RCC_CR_HSEON;
 8000be8:	4b09      	ldr	r3, [pc, #36]	@ (8000c10 <enable_HSE+0x38>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <enable_HSE+0x38>)
 8000bee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bf2:	6013      	str	r3, [r2, #0]

    // Wait until the HSE clock becomes ready.
    while (!(RCC->CR & RCC_CR_HSERDY)) ;
 8000bf4:	bf00      	nop
 8000bf6:	4b06      	ldr	r3, [pc, #24]	@ (8000c10 <enable_HSE+0x38>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d0f9      	beq.n	8000bf6 <enable_HSE+0x1e>
}
 8000c02:	bf00      	nop
 8000c04:	bf00      	nop
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	40023800 	.word	0x40023800

08000c14 <configure_flash_wait_states>:

static void configure_flash_wait_states(size_t wait_state)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
     *
     * First, clear latency field (bits 0â€“3) and then set to 3.
     * Bit fields always should be cleared first and then be set to the desired
     * value.
     */
    FLASH->ACR &= ~(FLASH_ACR_LATENCY_Msk);
 8000c1c:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a12      	ldr	r2, [pc, #72]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c22:	f023 0307 	bic.w	r3, r3, #7
 8000c26:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= FLASH_ACR_LATENCY_bits[wait_state];
 8000c28:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	4910      	ldr	r1, [pc, #64]	@ (8000c70 <configure_flash_wait_states+0x5c>)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c34:	490d      	ldr	r1, [pc, #52]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c36:	4313      	orrs	r3, r2
 8000c38:	600b      	str	r3, [r1, #0]

    // Enable Flash pre-fetch to reduce wait-state penalties.
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a0b      	ldr	r2, [pc, #44]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c44:	6013      	str	r3, [r2, #0]

    // Enable instruction cache for faster code fetches.
    FLASH->ACR |= FLASH_ACR_ICEN;
 8000c46:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4a08      	ldr	r2, [pc, #32]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c50:	6013      	str	r3, [r2, #0]

    // Enable data cache for faster Flash data accesses.
    FLASH->ACR |= FLASH_ACR_DCEN;
 8000c52:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a05      	ldr	r2, [pc, #20]	@ (8000c6c <configure_flash_wait_states+0x58>)
 8000c58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c5c:	6013      	str	r3, [r2, #0]
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	40023c00 	.word	0x40023c00
 8000c70:	08004448 	.word	0x08004448

08000c74 <configure_prescalers>:

static void configure_prescalers(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
     */

    /* AHB prescaler: HCLK = SYSCLK / 1
     * Clear HPRE bits [7:4] : no division.
     */
    RCC->CFGR &= ~RCC_CFGR_HPRE;
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	4a11      	ldr	r2, [pc, #68]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000c82:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000c84:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c86:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c88:	689b      	ldr	r3, [r3, #8]
 8000c8a:	6093      	str	r3, [r2, #8]

    /* APB1 prescaler: PCLK1 = HCLK / 2
     * Clear PPRE1 bits [12:10], then set divide-by-2.
     */
    RCC->CFGR &= ~RCC_CFGR_PPRE1;
 8000c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c92:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8000c96:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000c98:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	4a09      	ldr	r2, [pc, #36]	@ (8000cc4 <configure_prescalers+0x50>)
 8000c9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ca2:	6093      	str	r3, [r2, #8]

    /* APB2 prescaler: PCLK2 = HCLK / 1
     * Clear PPRE2 bits [15:13] : no division.
     */
    RCC->CFGR &= ~RCC_CFGR_PPRE2;
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <configure_prescalers+0x50>)
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	4a06      	ldr	r2, [pc, #24]	@ (8000cc4 <configure_prescalers+0x50>)
 8000caa:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000cae:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000cb0:	4b04      	ldr	r3, [pc, #16]	@ (8000cc4 <configure_prescalers+0x50>)
 8000cb2:	4a04      	ldr	r2, [pc, #16]	@ (8000cc4 <configure_prescalers+0x50>)
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	6093      	str	r3, [r2, #8]
}
 8000cb8:	bf00      	nop
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	40023800 	.word	0x40023800

08000cc8 <configure_PLL>:

static void configure_PLL(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
     * - PLLP = 2   : SYSCLK  = 100 MHz
     * - PLLQ = 4   : used for USB / RNG / SDIO clocks
     */

    // Make sure PLL is disabled before configuration.
    RCC->CR &= ~RCC_CR_PLLON;
 8000cce:	4b1d      	ldr	r3, [pc, #116]	@ (8000d44 <configure_PLL+0x7c>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d44 <configure_PLL+0x7c>)
 8000cd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000cd8:	6013      	str	r3, [r2, #0]
    while (RCC->CR & RCC_CR_PLLRDY) ;
 8000cda:	bf00      	nop
 8000cdc:	4b19      	ldr	r3, [pc, #100]	@ (8000d44 <configure_PLL+0x7c>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1f9      	bne.n	8000cdc <configure_PLL+0x14>

    // Start from current value to preserve reserved bits.
    uint32_t pllcfgr = RCC->PLLCFGR;
 8000ce8:	4b16      	ldr	r3, [pc, #88]	@ (8000d44 <configure_PLL+0x7c>)
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	607b      	str	r3, [r7, #4]

    // Clear the fields we are going to configure: M, N, P, Q, SRC.
    pllcfgr &= ~(RCC_PLLCFGR_PLLM_Msk |
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	4b15      	ldr	r3, [pc, #84]	@ (8000d48 <configure_PLL+0x80>)
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	607b      	str	r3, [r7, #4]
                 RCC_PLLCFGR_PLLP_Msk |
                 RCC_PLLCFGR_PLLQ_Msk |
                 RCC_PLLCFGR_PLLSRC_Msk);

    // Select HSE as PLL source.
    pllcfgr |= RCC_PLLCFGR_PLLSRC_HSE;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cfc:	607b      	str	r3, [r7, #4]

    // Set PLLM (bits 5:0).
    pllcfgr |= (PLLM_VALUE << 0);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	607b      	str	r3, [r7, #4]

    // Set PLLN (bits 14:6).
    pllcfgr |= (PLLN_VALUE << 6);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f443 53c8 	orr.w	r3, r3, #6400	@ 0x1900
 8000d0c:	607b      	str	r3, [r7, #4]
    /*
     * Set PLLQ (bits 27:24)
     * In this project, we do not use USB, RNG, and SDIO. So we only need to
     * make sure that PLLQ is in the acceptable range.
     */
    pllcfgr |= (PLLQ_VALUE << 24);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d14:	607b      	str	r3, [r7, #4]

    // Write back the configuration (reserved bits preserved).
    RCC->PLLCFGR = pllcfgr;
 8000d16:	4a0b      	ldr	r2, [pc, #44]	@ (8000d44 <configure_PLL+0x7c>)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6053      	str	r3, [r2, #4]

    // Enable PLL.
    RCC->CR |= RCC_CR_PLLON;
 8000d1c:	4b09      	ldr	r3, [pc, #36]	@ (8000d44 <configure_PLL+0x7c>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a08      	ldr	r2, [pc, #32]	@ (8000d44 <configure_PLL+0x7c>)
 8000d22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000d26:	6013      	str	r3, [r2, #0]

    // Wait until PLL is locked and ready.
    while (!(RCC->CR & RCC_CR_PLLRDY)) ;
 8000d28:	bf00      	nop
 8000d2a:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <configure_PLL+0x7c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d0f9      	beq.n	8000d2a <configure_PLL+0x62>
}
 8000d36:	bf00      	nop
 8000d38:	bf00      	nop
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d42:	4770      	bx	lr
 8000d44:	40023800 	.word	0x40023800
 8000d48:	f0bc8000 	.word	0xf0bc8000

08000d4c <switch_system_clock_to_PLL>:

static void switch_system_clock_to_PLL(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
     * SW  = 0b10: PLL selected as system clock
     * SWS = 0b10: PLL is the active system clock
     */

    // Clear SW bits.
    RCC->CFGR &= ~RCC_CFGR_SW_Msk;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <switch_system_clock_to_PLL+0x38>)
 8000d52:	689b      	ldr	r3, [r3, #8]
 8000d54:	4a0b      	ldr	r2, [pc, #44]	@ (8000d84 <switch_system_clock_to_PLL+0x38>)
 8000d56:	f023 0303 	bic.w	r3, r3, #3
 8000d5a:	6093      	str	r3, [r2, #8]

    // Select PLL as system clock.
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <switch_system_clock_to_PLL+0x38>)
 8000d5e:	689b      	ldr	r3, [r3, #8]
 8000d60:	4a08      	ldr	r2, [pc, #32]	@ (8000d84 <switch_system_clock_to_PLL+0x38>)
 8000d62:	f043 0302 	orr.w	r3, r3, #2
 8000d66:	6093      	str	r3, [r2, #8]

    // Wait until PLL is actually used as system clock.
    while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != RCC_CFGR_SWS_PLL) ;
 8000d68:	bf00      	nop
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <switch_system_clock_to_PLL+0x38>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f003 030c 	and.w	r3, r3, #12
 8000d72:	2b08      	cmp	r3, #8
 8000d74:	d1f9      	bne.n	8000d6a <switch_system_clock_to_PLL+0x1e>
 8000d76:	bf00      	nop
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	40023800 	.word	0x40023800

08000d88 <fpu_enable>:
#include "stm32f4xx.h"
#include "fpu.h"

void fpu_enable(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
    // Enable full access to CP10 and CP11 (FPU coprocessors).
    SCB->CPACR |= (0xF << 20);
 8000d8c:	4b09      	ldr	r3, [pc, #36]	@ (8000db4 <fpu_enable+0x2c>)
 8000d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d92:	4a08      	ldr	r2, [pc, #32]	@ (8000db4 <fpu_enable+0x2c>)
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d9c:	f3bf 8f4f 	dsb	sy
}
 8000da0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000da2:	f3bf 8f6f 	isb	sy
}
 8000da6:	bf00      	nop
    // Data Synchronization Barrier
    __DSB();
    // Instruction Synchronization Barrier
    __ISB();
}
 8000da8:	bf00      	nop
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <init_GPIO>:
static void set_GPIO_pin(GPIO_port_t port, GPIO_pin_t pin);
static void clear_GPIO_pin(GPIO_port_t port, GPIO_pin_t pin);

/*====================  Public Function Definitions  ====================*/
void init_GPIO(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
    // Enable clock for Port A and configure PA5 is as TIM2_CH1 output.
    enable_GPIO_port_clock(GPIO_PORT_A);
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	f000 f84b 	bl	8000e58 <enable_GPIO_port_clock>
    set_GPIO_pin_speed(GPIO_PORT_A, GPIO_PIN_5, GPIO_SPEED_VERY_HIGH);
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	2105      	movs	r1, #5
 8000dc6:	2000      	movs	r0, #0
 8000dc8:	f000 f8e8 	bl	8000f9c <set_GPIO_pin_speed>
    set_GPIO_pin_otype(GPIO_PORT_A, GPIO_PIN_5, GPIO_OTYPE_PUSH_PULL);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2105      	movs	r1, #5
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	f000 f917 	bl	8001004 <set_GPIO_pin_otype>
    set_GPIO_pin_pupd(GPIO_PORT_A, GPIO_PIN_5, GPIO_PUPD_NONE);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2105      	movs	r1, #5
 8000dda:	2000      	movs	r0, #0
 8000ddc:	f000 f946 	bl	800106c <set_GPIO_pin_pupd>
    choose_GPIO_pin_alternate_function(GPIO_PORT_A, GPIO_PIN_5, 1);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2105      	movs	r1, #5
 8000de4:	2000      	movs	r0, #0
 8000de6:	f000 f883 	bl	8000ef0 <choose_GPIO_pin_alternate_function>
    set_GPIO_pin_mode(GPIO_PORT_A, GPIO_PIN_5, GPIO_PIN_MODE_ALTERNATE);
 8000dea:	2202      	movs	r2, #2
 8000dec:	2105      	movs	r1, #5
 8000dee:	2000      	movs	r0, #0
 8000df0:	f000 f84a 	bl	8000e88 <set_GPIO_pin_mode>

    // Enable clock for Port C and configure PC13 as the board push button.
    enable_GPIO_port_clock(GPIO_PORT_C);
 8000df4:	2002      	movs	r0, #2
 8000df6:	f000 f82f 	bl	8000e58 <enable_GPIO_port_clock>
    set_GPIO_pin_mode(GPIO_PORT_C, GPIO_PIN_13, GPIO_PIN_MODE_INPUT);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	210d      	movs	r1, #13
 8000dfe:	2002      	movs	r0, #2
 8000e00:	f000 f842 	bl	8000e88 <set_GPIO_pin_mode>
    set_GPIO_pin_pupd(GPIO_PORT_C, GPIO_PIN_13, GPIO_PUPD_PULL_UP);
 8000e04:	2201      	movs	r2, #1
 8000e06:	210d      	movs	r1, #13
 8000e08:	2002      	movs	r0, #2
 8000e0a:	f000 f92f 	bl	800106c <set_GPIO_pin_pupd>

    // Set PA2 as USART2_TX.
    set_GPIO_pin_speed(GPIO_PORT_A, GPIO_PIN_2, GPIO_SPEED_VERY_HIGH);
 8000e0e:	2203      	movs	r2, #3
 8000e10:	2102      	movs	r1, #2
 8000e12:	2000      	movs	r0, #0
 8000e14:	f000 f8c2 	bl	8000f9c <set_GPIO_pin_speed>
    set_GPIO_pin_otype(GPIO_PORT_A, GPIO_PIN_2, GPIO_OTYPE_PUSH_PULL);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2102      	movs	r1, #2
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f000 f8f1 	bl	8001004 <set_GPIO_pin_otype>
    set_GPIO_pin_pupd(GPIO_PORT_A, GPIO_PIN_2, GPIO_PUPD_NONE);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2102      	movs	r1, #2
 8000e26:	2000      	movs	r0, #0
 8000e28:	f000 f920 	bl	800106c <set_GPIO_pin_pupd>
    choose_GPIO_pin_alternate_function(GPIO_PORT_A, GPIO_PIN_2, 7);
 8000e2c:	2207      	movs	r2, #7
 8000e2e:	2102      	movs	r1, #2
 8000e30:	2000      	movs	r0, #0
 8000e32:	f000 f85d 	bl	8000ef0 <choose_GPIO_pin_alternate_function>
    set_GPIO_pin_mode(GPIO_PORT_A, GPIO_PIN_2, GPIO_PIN_MODE_ALTERNATE);
 8000e36:	2202      	movs	r2, #2
 8000e38:	2102      	movs	r1, #2
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f000 f824 	bl	8000e88 <set_GPIO_pin_mode>

    // Set PA3 as USART2_RX.
    // sset_GPIO_pin_pupd(GPIO_PORT_A, GPIO_PIN_3, GPIO_PUPD_PULL_UP);
    choose_GPIO_pin_alternate_function(GPIO_PORT_A, GPIO_PIN_3, 7);
 8000e40:	2207      	movs	r2, #7
 8000e42:	2103      	movs	r1, #3
 8000e44:	2000      	movs	r0, #0
 8000e46:	f000 f853 	bl	8000ef0 <choose_GPIO_pin_alternate_function>
    set_GPIO_pin_mode(GPIO_PORT_A, GPIO_PIN_3, GPIO_PIN_MODE_ALTERNATE);
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	2103      	movs	r1, #3
 8000e4e:	2000      	movs	r0, #0
 8000e50:	f000 f81a 	bl	8000e88 <set_GPIO_pin_mode>

}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}

08000e58 <enable_GPIO_port_clock>:
    return (GPIO_addresses[port]->IDR & (1UL << pin)) != 0;
}

/*====================  Private Function Definitions  ====================*/
static void enable_GPIO_port_clock(GPIO_port_t port)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	71fb      	strb	r3, [r7, #7]
    RCC->AHB1ENR |= GPIO_RCC_enable_bits[port];
 8000e62:	4b07      	ldr	r3, [pc, #28]	@ (8000e80 <enable_GPIO_port_clock+0x28>)
 8000e64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	4906      	ldr	r1, [pc, #24]	@ (8000e84 <enable_GPIO_port_clock+0x2c>)
 8000e6a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000e6e:	4904      	ldr	r1, [pc, #16]	@ (8000e80 <enable_GPIO_port_clock+0x28>)
 8000e70:	4313      	orrs	r3, r2
 8000e72:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	40023800 	.word	0x40023800
 8000e84:	08004468 	.word	0x08004468

08000e88 <set_GPIO_pin_mode>:

static void set_GPIO_pin_mode(GPIO_port_t port, GPIO_pin_t pin,
    GPIO_pin_mode_t mode)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
 8000e92:	460b      	mov	r3, r1
 8000e94:	71bb      	strb	r3, [r7, #6]
 8000e96:	4613      	mov	r3, r2
 8000e98:	717b      	strb	r3, [r7, #5]
    // First, clear the 2-bit mode field before choosing the GPIO pin mode.
    GPIO_addresses[port]->MODER &=
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	4a13      	ldr	r2, [pc, #76]	@ (8000eec <set_GPIO_pin_mode+0x64>)
 8000e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea2:	6819      	ldr	r1, [r3, #0]
        ~(GPIO_MODER_MODE_Msk << GPIO_MODER_MODE_Pos(pin));
 8000ea4:	79bb      	ldrb	r3, [r7, #6]
 8000ea6:	005b      	lsls	r3, r3, #1
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	43da      	mvns	r2, r3
    GPIO_addresses[port]->MODER &=
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	480e      	ldr	r0, [pc, #56]	@ (8000eec <set_GPIO_pin_mode+0x64>)
 8000eb4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000eb8:	400a      	ands	r2, r1
 8000eba:	601a      	str	r2, [r3, #0]
    // Modify the 2-bit mode field with the desired port mode.
    GPIO_addresses[port]->MODER |= GPIO_MODER_MODE(pin, mode);
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	4a0b      	ldr	r2, [pc, #44]	@ (8000eec <set_GPIO_pin_mode+0x64>)
 8000ec0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	7979      	ldrb	r1, [r7, #5]
 8000ec8:	79bb      	ldrb	r3, [r7, #6]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	79fb      	ldrb	r3, [r7, #7]
 8000ed4:	4905      	ldr	r1, [pc, #20]	@ (8000eec <set_GPIO_pin_mode+0x64>)
 8000ed6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000eda:	4302      	orrs	r2, r0
 8000edc:	601a      	str	r2, [r3, #0]
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	08004480 	.word	0x08004480

08000ef0 <choose_GPIO_pin_alternate_function>:

static void choose_GPIO_pin_alternate_function(GPIO_port_t port, GPIO_pin_t pin,
	uint32_t alternate_function_code)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b083      	sub	sp, #12
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	603a      	str	r2, [r7, #0]
 8000efa:	71fb      	strb	r3, [r7, #7]
 8000efc:	460b      	mov	r3, r1
 8000efe:	71bb      	strb	r3, [r7, #6]
    /*
     * Pins 0-7 and 8-15 have different AFR registers. This if-else takes care
     * of that.
     */
    if (pin <= GPIO_PIN_7)
 8000f00:	79bb      	ldrb	r3, [r7, #6]
 8000f02:	2b07      	cmp	r3, #7
 8000f04:	d820      	bhi.n	8000f48 <choose_GPIO_pin_alternate_function+0x58>
    {
        /*
         * First, clear the 4-bit alternate function field before choosing the
         * alternate function mode.
         */
        GPIO_addresses[port]->AFR[0] &=
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	4a23      	ldr	r2, [pc, #140]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f0e:	6a19      	ldr	r1, [r3, #32]
            ~(GPIO_AFR_AFSEL_Msk << GPIO_AFR_AFSEL_Pos(pin));
 8000f10:	79bb      	ldrb	r3, [r7, #6]
 8000f12:	009b      	lsls	r3, r3, #2
 8000f14:	220f      	movs	r2, #15
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	43da      	mvns	r2, r3
        GPIO_addresses[port]->AFR[0] &=
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	481e      	ldr	r0, [pc, #120]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f20:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000f24:	400a      	ands	r2, r1
 8000f26:	621a      	str	r2, [r3, #32]
        // Modify the 4-bit alternate function field with the corresponding code.
        GPIO_addresses[port]->AFR[0] |=
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	4a1b      	ldr	r2, [pc, #108]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f30:	6a19      	ldr	r1, [r3, #32]
            GPIO_AFR_AFSEL(pin, alternate_function_code);
 8000f32:	79bb      	ldrb	r3, [r7, #6]
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	683a      	ldr	r2, [r7, #0]
 8000f38:	409a      	lsls	r2, r3
        GPIO_addresses[port]->AFR[0] |=
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	4816      	ldr	r0, [pc, #88]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f3e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000f42:	430a      	orrs	r2, r1
 8000f44:	621a      	str	r2, [r3, #32]
        GPIO_addresses[port]->AFR[1] &=
            ~(GPIO_AFR_AFSEL_Msk << GPIO_AFR_AFSEL_Pos(pin - 8));
        GPIO_addresses[port]->AFR[1] |=
            GPIO_AFR_AFSEL(pin - 8, alternate_function_code);
    }
}
 8000f46:	e021      	b.n	8000f8c <choose_GPIO_pin_alternate_function+0x9c>
        GPIO_addresses[port]->AFR[1] &=
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	4a13      	ldr	r2, [pc, #76]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f50:	6a59      	ldr	r1, [r3, #36]	@ 0x24
            ~(GPIO_AFR_AFSEL_Msk << GPIO_AFR_AFSEL_Pos(pin - 8));
 8000f52:	79bb      	ldrb	r3, [r7, #6]
 8000f54:	3b08      	subs	r3, #8
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	220f      	movs	r2, #15
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	43da      	mvns	r2, r3
        GPIO_addresses[port]->AFR[1] &=
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	480d      	ldr	r0, [pc, #52]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f64:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000f68:	400a      	ands	r2, r1
 8000f6a:	625a      	str	r2, [r3, #36]	@ 0x24
        GPIO_addresses[port]->AFR[1] |=
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f74:	6a59      	ldr	r1, [r3, #36]	@ 0x24
            GPIO_AFR_AFSEL(pin - 8, alternate_function_code);
 8000f76:	79bb      	ldrb	r3, [r7, #6]
 8000f78:	3b08      	subs	r3, #8
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	683a      	ldr	r2, [r7, #0]
 8000f7e:	409a      	lsls	r2, r3
        GPIO_addresses[port]->AFR[1] |=
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	4805      	ldr	r0, [pc, #20]	@ (8000f98 <choose_GPIO_pin_alternate_function+0xa8>)
 8000f84:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000f88:	430a      	orrs	r2, r1
 8000f8a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000f8c:	bf00      	nop
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	08004480 	.word	0x08004480

08000f9c <set_GPIO_pin_speed>:

static void set_GPIO_pin_speed(GPIO_port_t port, GPIO_pin_t pin,
    GPIO_speed_t speed)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	71bb      	strb	r3, [r7, #6]
 8000faa:	4613      	mov	r3, r2
 8000fac:	717b      	strb	r3, [r7, #5]
    /*
     * First, clear the 2-bit speed field before choosing the desired output
     * speed for the GPIO pin.
     */
    GPIO_addresses[port]->OSPEEDR &=
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	4a13      	ldr	r2, [pc, #76]	@ (8001000 <set_GPIO_pin_speed+0x64>)
 8000fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb6:	6899      	ldr	r1, [r3, #8]
        ~(GPIO_OSPEEDR_SPEED_Msk << GPIO_OSPEEDR_SPEED_Pos(pin));
 8000fb8:	79bb      	ldrb	r3, [r7, #6]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	2203      	movs	r2, #3
 8000fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc2:	43da      	mvns	r2, r3
    GPIO_addresses[port]->OSPEEDR &=
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	480e      	ldr	r0, [pc, #56]	@ (8001000 <set_GPIO_pin_speed+0x64>)
 8000fc8:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000fcc:	400a      	ands	r2, r1
 8000fce:	609a      	str	r2, [r3, #8]

    // Modify the 2-bit speed field with the corresponding speed code.
    GPIO_addresses[port]->OSPEEDR |=
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <set_GPIO_pin_speed+0x64>)
 8000fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fd8:	689a      	ldr	r2, [r3, #8]
        GPIO_OSPEEDR_SPEED(pin, speed);
 8000fda:	7979      	ldrb	r1, [r7, #5]
 8000fdc:	79bb      	ldrb	r3, [r7, #6]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe4:	4618      	mov	r0, r3
    GPIO_addresses[port]->OSPEEDR |=
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	4905      	ldr	r1, [pc, #20]	@ (8001000 <set_GPIO_pin_speed+0x64>)
 8000fea:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fee:	4302      	orrs	r2, r0
 8000ff0:	609a      	str	r2, [r3, #8]
}
 8000ff2:	bf00      	nop
 8000ff4:	370c      	adds	r7, #12
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	08004480 	.word	0x08004480

08001004 <set_GPIO_pin_otype>:

static void set_GPIO_pin_otype(GPIO_port_t port, GPIO_pin_t pin,
    GPIO_otype_t type)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
 800100e:	460b      	mov	r3, r1
 8001010:	71bb      	strb	r3, [r7, #6]
 8001012:	4613      	mov	r3, r2
 8001014:	717b      	strb	r3, [r7, #5]
    /*
     * Configure the output type of the GPIO pin. A '0' in the OTYPER register
     * selects push-pull mode, while a '1' selects open-drain.
     */
    if (type == GPIO_OTYPE_OPEN_DRAIN)
 8001016:	797b      	ldrb	r3, [r7, #5]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d10e      	bne.n	800103a <set_GPIO_pin_otype+0x36>
    {
        // Set the bit to choose open-drain output type.
        GPIO_addresses[port]->OTYPER |= (1UL << pin);
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	4a12      	ldr	r2, [pc, #72]	@ (8001068 <set_GPIO_pin_otype+0x64>)
 8001020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001024:	6859      	ldr	r1, [r3, #4]
 8001026:	79bb      	ldrb	r3, [r7, #6]
 8001028:	2201      	movs	r2, #1
 800102a:	409a      	lsls	r2, r3
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	480e      	ldr	r0, [pc, #56]	@ (8001068 <set_GPIO_pin_otype+0x64>)
 8001030:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001034:	430a      	orrs	r2, r1
 8001036:	605a      	str	r2, [r3, #4]
    else
    {
        // Clear the bit to choose push-pull output type.
        GPIO_addresses[port]->OTYPER &= ~(1UL << pin);
    }
}
 8001038:	e00f      	b.n	800105a <set_GPIO_pin_otype+0x56>
        GPIO_addresses[port]->OTYPER &= ~(1UL << pin);
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <set_GPIO_pin_otype+0x64>)
 800103e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001042:	6859      	ldr	r1, [r3, #4]
 8001044:	79bb      	ldrb	r3, [r7, #6]
 8001046:	2201      	movs	r2, #1
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	43da      	mvns	r2, r3
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4805      	ldr	r0, [pc, #20]	@ (8001068 <set_GPIO_pin_otype+0x64>)
 8001052:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8001056:	400a      	ands	r2, r1
 8001058:	605a      	str	r2, [r3, #4]
}
 800105a:	bf00      	nop
 800105c:	370c      	adds	r7, #12
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	08004480 	.word	0x08004480

0800106c <set_GPIO_pin_pupd>:

static void set_GPIO_pin_pupd(GPIO_port_t port, GPIO_pin_t pin,
    GPIO_pupd_t pupd)
{
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
 8001076:	460b      	mov	r3, r1
 8001078:	71bb      	strb	r3, [r7, #6]
 800107a:	4613      	mov	r3, r2
 800107c:	717b      	strb	r3, [r7, #5]
    /*
     * First, clear the 2-bit pull-up/pull-down field before selecting the
     * desired pull resistor configuration for the GPIO pin.
     */
    GPIO_addresses[port]->PUPDR &=
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	4a13      	ldr	r2, [pc, #76]	@ (80010d0 <set_GPIO_pin_pupd+0x64>)
 8001082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001086:	68d9      	ldr	r1, [r3, #12]
        ~(GPIO_PUPDR_PUPD_Msk << GPIO_PUPDR_PUPD_Pos(pin));
 8001088:	79bb      	ldrb	r3, [r7, #6]
 800108a:	005b      	lsls	r3, r3, #1
 800108c:	2203      	movs	r2, #3
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43da      	mvns	r2, r3
    GPIO_addresses[port]->PUPDR &=
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	480e      	ldr	r0, [pc, #56]	@ (80010d0 <set_GPIO_pin_pupd+0x64>)
 8001098:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800109c:	400a      	ands	r2, r1
 800109e:	60da      	str	r2, [r3, #12]

    // Modify the 2-bit PUPD field with the corresponding pull configuration.
    GPIO_addresses[port]->PUPDR |=
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	4a0b      	ldr	r2, [pc, #44]	@ (80010d0 <set_GPIO_pin_pupd+0x64>)
 80010a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a8:	68da      	ldr	r2, [r3, #12]
        GPIO_PUPDR_PUPD(pin, pupd);
 80010aa:	7979      	ldrb	r1, [r7, #5]
 80010ac:	79bb      	ldrb	r3, [r7, #6]
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	fa01 f303 	lsl.w	r3, r1, r3
 80010b4:	4618      	mov	r0, r3
    GPIO_addresses[port]->PUPDR |=
 80010b6:	79fb      	ldrb	r3, [r7, #7]
 80010b8:	4905      	ldr	r1, [pc, #20]	@ (80010d0 <set_GPIO_pin_pupd+0x64>)
 80010ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010be:	4302      	orrs	r2, r0
 80010c0:	60da      	str	r2, [r3, #12]
}
 80010c2:	bf00      	nop
 80010c4:	370c      	adds	r7, #12
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	08004480 	.word	0x08004480

080010d4 <_write>:
//{
//    for
//}

int _write(int file, char *ptr, int len)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
    (void)file;
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
 80010e4:	e00f      	b.n	8001106 <_write+0x32>
    {
          /* Wait until TXE flag is set */
    while (!(USART2->SR & USART_SR_TXE)) ;
 80010e6:	bf00      	nop
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <_write+0x48>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0f9      	beq.n	80010e8 <_write+0x14>

    /* Write the character to the data register */
    USART2->DR = (uint8_t) ptr[DataIdx];
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	4413      	add	r3, r2
 80010fa:	781a      	ldrb	r2, [r3, #0]
 80010fc:	4b07      	ldr	r3, [pc, #28]	@ (800111c <_write+0x48>)
 80010fe:	605a      	str	r2, [r3, #4]
    for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	3301      	adds	r3, #1
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	697a      	ldr	r2, [r7, #20]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	429a      	cmp	r2, r3
 800110c:	dbeb      	blt.n	80010e6 <_write+0x12>
    }
    return len;
 800110e:	687b      	ldr	r3, [r7, #4]
}
 8001110:	4618      	mov	r0, r3
 8001112:	371c      	adds	r7, #28
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr
 800111c:	40004400 	.word	0x40004400

08001120 <arr_to_num>:

uint32_t arr_to_num(int n, char arr[n], int min, int max)
{
 8001120:	b480      	push	{r7}
 8001122:	b089      	sub	sp, #36	@ 0x24
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
 800112c:	603b      	str	r3, [r7, #0]
    char *p = arr + n - 1;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3b01      	subs	r3, #1
 8001132:	68ba      	ldr	r2, [r7, #8]
 8001134:	4413      	add	r3, r2
 8001136:	61fb      	str	r3, [r7, #28]
    uint32_t result = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	61bb      	str	r3, [r7, #24]
    uint32_t place = 1;
 800113c:	2301      	movs	r3, #1
 800113e:	617b      	str	r3, [r7, #20]

    while (p >= arr)
 8001140:	e012      	b.n	8001168 <arr_to_num+0x48>
    {
        result += (*p - '0') * place;
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	3b30      	subs	r3, #48	@ 0x30
 8001148:	461a      	mov	r2, r3
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	fb02 f303 	mul.w	r3, r2, r3
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	4413      	add	r3, r2
 8001154:	61bb      	str	r3, [r7, #24]
        place *= 10;
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	4613      	mov	r3, r2
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	617b      	str	r3, [r7, #20]
        p--;
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3b01      	subs	r3, #1
 8001166:	61fb      	str	r3, [r7, #28]
    while (p >= arr)
 8001168:	69fa      	ldr	r2, [r7, #28]
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	429a      	cmp	r2, r3
 800116e:	d2e8      	bcs.n	8001142 <arr_to_num+0x22>
    }

    result = CLAMP(result, min, max);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	429a      	cmp	r2, r3
 8001176:	d305      	bcc.n	8001184 <arr_to_num+0x64>
 8001178:	683a      	ldr	r2, [r7, #0]
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	4293      	cmp	r3, r2
 800117e:	bf28      	it	cs
 8001180:	4613      	movcs	r3, r2
 8001182:	e000      	b.n	8001186 <arr_to_num+0x66>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	61bb      	str	r3, [r7, #24]

    return result;
 8001188:	69bb      	ldr	r3, [r7, #24]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3724      	adds	r7, #36	@ 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <main>:



int main(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
//    bool is_on = false;
    fpu_enable();
 800119e:	f7ff fdf3 	bl	8000d88 <fpu_enable>
    init_clock();
 80011a2:	f7ff fd09 	bl	8000bb8 <init_clock>
    init_GPIO();
 80011a6:	f7ff fe07 	bl	8000db8 <init_GPIO>
    init_UART2();
 80011aa:	f000 fa61 	bl	8001670 <init_UART2>
    init_TIM2_PWM(200000U);
 80011ae:	4824      	ldr	r0, [pc, #144]	@ (8001240 <main+0xa8>)
 80011b0:	f000 f85a 	bl	8001268 <init_TIM2_PWM>
    set_TIM2_duty(60.00f);
 80011b4:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 8001244 <main+0xac>
 80011b8:	f000 f8c6 	bl	8001348 <set_TIM2_duty>

    setbuf(stdout, NULL);
 80011bc:	4b22      	ldr	r3, [pc, #136]	@ (8001248 <main+0xb0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	2100      	movs	r1, #0
 80011c4:	4618      	mov	r0, r3
 80011c6:	f001 f857 	bl	8002278 <setbuf>

//    write_UART2_string("PWM CLI ready. Type 'help'.\r\n");
//    printf("Hello world!");

    printf("\x1b[3J\x1b[H\x1b[2J");
 80011ca:	4820      	ldr	r0, [pc, #128]	@ (800124c <main+0xb4>)
 80011cc:	f001 f842 	bl	8002254 <iprintf>


    while (1)
    {

        write_UART2_string("Enter your desired frequency: ");
 80011d0:	481f      	ldr	r0, [pc, #124]	@ (8001250 <main+0xb8>)
 80011d2:	f000 fa8d 	bl	80016f0 <write_UART2_string>
        int len = read_terminal_line(cli_buffer, CLI_BUFFER_LEN);
 80011d6:	2140      	movs	r1, #64	@ 0x40
 80011d8:	481e      	ldr	r0, [pc, #120]	@ (8001254 <main+0xbc>)
 80011da:	f000 fa03 	bl	80015e4 <read_terminal_line>
 80011de:	60f8      	str	r0, [r7, #12]
        uint32_t freq = arr_to_num(len, cli_buffer, 0, 10000000);
 80011e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001258 <main+0xc0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	491b      	ldr	r1, [pc, #108]	@ (8001254 <main+0xbc>)
 80011e6:	68f8      	ldr	r0, [r7, #12]
 80011e8:	f7ff ff9a 	bl	8001120 <arr_to_num>
 80011ec:	60b8      	str	r0, [r7, #8]

        write_UART2_string("Enter your desired duty cycle: ");
 80011ee:	481b      	ldr	r0, [pc, #108]	@ (800125c <main+0xc4>)
 80011f0:	f000 fa7e 	bl	80016f0 <write_UART2_string>
        len = read_terminal_line(cli_buffer, CLI_BUFFER_LEN);
 80011f4:	2140      	movs	r1, #64	@ 0x40
 80011f6:	4817      	ldr	r0, [pc, #92]	@ (8001254 <main+0xbc>)
 80011f8:	f000 f9f4 	bl	80015e4 <read_terminal_line>
 80011fc:	60f8      	str	r0, [r7, #12]
        uint32_t duty = arr_to_num(len, cli_buffer, 0, 100);
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	2200      	movs	r2, #0
 8001202:	4914      	ldr	r1, [pc, #80]	@ (8001254 <main+0xbc>)
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f7ff ff8b 	bl	8001120 <arr_to_num>
 800120a:	6078      	str	r0, [r7, #4]

        uint32_t arr = (APB1_TIM_CLK / freq) - 1;
 800120c:	4a14      	ldr	r2, [pc, #80]	@ (8001260 <main+0xc8>)
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	fbb2 f3f3 	udiv	r3, r2, r3
 8001214:	3b01      	subs	r3, #1
 8001216:	603b      	str	r3, [r7, #0]
        TIM2->ARR = arr;
 8001218:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        set_TIM2_duty((duty));
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	ee07 3a90 	vmov	s15, r3
 8001226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800122a:	eeb0 0a67 	vmov.f32	s0, s15
 800122e:	f000 f88b 	bl	8001348 <set_TIM2_duty>

        printf("The PWM frequency is now %lu Hz and the duty cycle has changed "
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	68b9      	ldr	r1, [r7, #8]
 8001236:	480b      	ldr	r0, [pc, #44]	@ (8001264 <main+0xcc>)
 8001238:	f001 f80c 	bl	8002254 <iprintf>
    {
 800123c:	bf00      	nop
 800123e:	e7c7      	b.n	80011d0 <main+0x38>
 8001240:	00030d40 	.word	0x00030d40
 8001244:	42700000 	.word	0x42700000
 8001248:	2000000c 	.word	0x2000000c
 800124c:	080042e0 	.word	0x080042e0
 8001250:	080042ec 	.word	0x080042ec
 8001254:	200001e4 	.word	0x200001e4
 8001258:	00989680 	.word	0x00989680
 800125c:	0800430c 	.word	0x0800430c
 8001260:	05f5e100 	.word	0x05f5e100
 8001264:	0800432c 	.word	0x0800432c

08001268 <init_TIM2_PWM>:
/*====================  Private Function Prototypes  ====================*/
static void enable_TIM_clock(Timer_id_t timer);

/*====================  Public Function Definitions  ====================*/
void init_TIM2_PWM(uint32_t PWM_freq_hz)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
    // Enable clock for TIM2.
    enable_TIM_clock(TIMER_2);
 8001270:	2001      	movs	r0, #1
 8001272:	f000 f8b1 	bl	80013d8 <enable_TIM_clock>

    // Disable CH1 output first.
    TIM2->CCER &= ~TIM_CCER_CC1E;
 8001276:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800127a:	6a1b      	ldr	r3, [r3, #32]
 800127c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001280:	f023 0301 	bic.w	r3, r3, #1
 8001284:	6213      	str	r3, [r2, #32]

    /* Clear OC1M (mode bits) and OC1PE (preload enable) first. Then we set the
     * channel one on PWM mode 1 and also before enabling the channel output, we
     * enable the preload.
     */
    TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M_Msk | TIM_CCMR1_OC1PE);
 8001286:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001290:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8001294:	6193      	str	r3, [r2, #24]
    // PWM mode 1 on CH1.
    TIM2->CCMR1 |= TIM_CCMR1_OC1M_PWM1;
 8001296:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012a0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80012a4:	6193      	str	r3, [r2, #24]

    // Clear CC1P to make the output active high
    TIM2->CCER &= ~TIM_CCER_CC1P;
 80012a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012b0:	f023 0302 	bic.w	r3, r3, #2
 80012b4:	6213      	str	r3, [r2, #32]
    /* PCLK1 = HCLK / 2 = 50 MHz (max allowed on STM32F411).
     * APB1 timer clock = 100 MHz (because APB1 prescaler = 2).
     * We want for TIM2 to run at APB1_TIM_CLK, since we want the highest
     * resolution.
     */
    uint32_t psc_clk = APB1_TIM_CLK;
 80012b6:	4b23      	ldr	r3, [pc, #140]	@ (8001344 <init_TIM2_PWM+0xdc>)
 80012b8:	617b      	str	r3, [r7, #20]
    // Calculate the value of prescaler so APB1 timers run at APB1_TIM_CLK.
    uint32_t prescaler = (APB1_TIM_CLK / psc_clk) - 1;
 80012ba:	4a22      	ldr	r2, [pc, #136]	@ (8001344 <init_TIM2_PWM+0xdc>)
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c2:	3b01      	subs	r3, #1
 80012c4:	613b      	str	r3, [r7, #16]
    // Auto-reload register value.
    uint32_t arr = (psc_clk / PWM_freq_hz) - 1;
 80012c6:	697a      	ldr	r2, [r7, #20]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ce:	3b01      	subs	r3, #1
 80012d0:	60fb      	str	r3, [r7, #12]

    // Set prescaler and auto-reload.
    TIM2->PSC = prescaler;
 80012d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	6293      	str	r3, [r2, #40]	@ 0x28
    TIM2->ARR = arr;
 80012da:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Configure CCR1 (start with 0% duty cycle).
    TIM2->CCR1 = 0;
 80012e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012e6:	2200      	movs	r2, #0
 80012e8:	635a      	str	r2, [r3, #52]	@ 0x34

    // Enable ARR preload.
    TIM2->CR1 |= TIM_CR1_ARPE;
 80012ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80012f8:	6013      	str	r3, [r2, #0]
    // Enable CCR1 preload.
    TIM2->CCMR1 |= TIM_CCMR1_OC1PE;
 80012fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001304:	f043 0308 	orr.w	r3, r3, #8
 8001308:	6193      	str	r3, [r2, #24]

    // Generate an update first to load preloads.
    TIM2->EGR |= TIM_EGR_UG;
 800130a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800130e:	695b      	ldr	r3, [r3, #20]
 8001310:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6153      	str	r3, [r2, #20]

    // Enable counter.
    TIM2->CR1 |= TIM_CR1_CEN;
 800131a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001324:	f043 0301 	orr.w	r3, r3, #1
 8001328:	6013      	str	r3, [r2, #0]

    // Enable output for CH1.
    TIM2->CCER |= TIM_CCER_CC1E;
 800132a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800132e:	6a1b      	ldr	r3, [r3, #32]
 8001330:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6213      	str	r3, [r2, #32]
}
 800133a:	bf00      	nop
 800133c:	3718      	adds	r7, #24
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	05f5e100 	.word	0x05f5e100

08001348 <set_TIM2_duty>:

void set_TIM2_duty(float percent)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	ed87 0a01 	vstr	s0, [r7, #4]
    percent = CLAMP(percent, 0, 100);
 8001352:	edd7 7a01 	vldr	s15, [r7, #4]
 8001356:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d502      	bpl.n	8001366 <set_TIM2_duty+0x1e>
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	e00b      	b.n	800137e <set_TIM2_duty+0x36>
 8001366:	edd7 7a01 	vldr	s15, [r7, #4]
 800136a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80013cc <set_TIM2_duty+0x84>
 800136e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001376:	dd01      	ble.n	800137c <set_TIM2_duty+0x34>
 8001378:	4b15      	ldr	r3, [pc, #84]	@ (80013d0 <set_TIM2_duty+0x88>)
 800137a:	e000      	b.n	800137e <set_TIM2_duty+0x36>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	607b      	str	r3, [r7, #4]

    uint32_t arr = TIM2->ARR;
 8001380:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001386:	60fb      	str	r3, [r7, #12]
    uint32_t ccr = (uint32_t) (((arr + 1U) * percent + 50U) / 100U);
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	3301      	adds	r3, #1
 800138c:	ee07 3a90 	vmov	s15, r3
 8001390:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001394:	edd7 7a01 	vldr	s15, [r7, #4]
 8001398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800139c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80013d4 <set_TIM2_duty+0x8c>
 80013a0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80013a4:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80013cc <set_TIM2_duty+0x84>
 80013a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013b0:	ee17 3a90 	vmov	r3, s15
 80013b4:	60bb      	str	r3, [r7, #8]

    TIM2->CCR1 = ccr;
 80013b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	42c80000 	.word	0x42c80000
 80013d0:	42c80000 	.word	0x42c80000
 80013d4:	42480000 	.word	0x42480000

080013d8 <enable_TIM_clock>:
 * Enable the peripheral clock for the selected timer.
 * Timers TIM2â€“TIM5 are connected to the APB1 bus.
 * Timers TIM1, TIM9, TIM10 and TIM11 are connected to the APB2 bus.
 */
static void enable_TIM_clock(Timer_id_t timer)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
    switch (timer)
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	2b07      	cmp	r3, #7
 80013e6:	d84b      	bhi.n	8001480 <enable_TIM_clock+0xa8>
 80013e8:	a201      	add	r2, pc, #4	@ (adr r2, 80013f0 <enable_TIM_clock+0x18>)
 80013ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ee:	bf00      	nop
 80013f0:	08001411 	.word	0x08001411
 80013f4:	0800141f 	.word	0x0800141f
 80013f8:	0800142d 	.word	0x0800142d
 80013fc:	0800143b 	.word	0x0800143b
 8001400:	08001449 	.word	0x08001449
 8001404:	08001457 	.word	0x08001457
 8001408:	08001465 	.word	0x08001465
 800140c:	08001473 	.word	0x08001473
    {
    case TIMER_1:
        RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8001410:	4b1e      	ldr	r3, [pc, #120]	@ (800148c <enable_TIM_clock+0xb4>)
 8001412:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001414:	4a1d      	ldr	r2, [pc, #116]	@ (800148c <enable_TIM_clock+0xb4>)
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	6453      	str	r3, [r2, #68]	@ 0x44
        break;
 800141c:	e030      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_2:
        RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800141e:	4b1b      	ldr	r3, [pc, #108]	@ (800148c <enable_TIM_clock+0xb4>)
 8001420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001422:	4a1a      	ldr	r2, [pc, #104]	@ (800148c <enable_TIM_clock+0xb4>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6413      	str	r3, [r2, #64]	@ 0x40
        break;
 800142a:	e029      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_3:
        RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <enable_TIM_clock+0xb4>)
 800142e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001430:	4a16      	ldr	r2, [pc, #88]	@ (800148c <enable_TIM_clock+0xb4>)
 8001432:	f043 0302 	orr.w	r3, r3, #2
 8001436:	6413      	str	r3, [r2, #64]	@ 0x40
        break;
 8001438:	e022      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_4:
        RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800143a:	4b14      	ldr	r3, [pc, #80]	@ (800148c <enable_TIM_clock+0xb4>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800143e:	4a13      	ldr	r2, [pc, #76]	@ (800148c <enable_TIM_clock+0xb4>)
 8001440:	f043 0304 	orr.w	r3, r3, #4
 8001444:	6413      	str	r3, [r2, #64]	@ 0x40
        break;
 8001446:	e01b      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_5:
        RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8001448:	4b10      	ldr	r3, [pc, #64]	@ (800148c <enable_TIM_clock+0xb4>)
 800144a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144c:	4a0f      	ldr	r2, [pc, #60]	@ (800148c <enable_TIM_clock+0xb4>)
 800144e:	f043 0308 	orr.w	r3, r3, #8
 8001452:	6413      	str	r3, [r2, #64]	@ 0x40
        break;
 8001454:	e014      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_9:
        RCC->APB2ENR |= RCC_APB2ENR_TIM9EN;
 8001456:	4b0d      	ldr	r3, [pc, #52]	@ (800148c <enable_TIM_clock+0xb4>)
 8001458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800145a:	4a0c      	ldr	r2, [pc, #48]	@ (800148c <enable_TIM_clock+0xb4>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001460:	6453      	str	r3, [r2, #68]	@ 0x44
        break;
 8001462:	e00d      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_10:
        RCC->APB2ENR |= RCC_APB2ENR_TIM10EN;
 8001464:	4b09      	ldr	r3, [pc, #36]	@ (800148c <enable_TIM_clock+0xb4>)
 8001466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001468:	4a08      	ldr	r2, [pc, #32]	@ (800148c <enable_TIM_clock+0xb4>)
 800146a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800146e:	6453      	str	r3, [r2, #68]	@ 0x44
        break;
 8001470:	e006      	b.n	8001480 <enable_TIM_clock+0xa8>
    case TIMER_11:
        RCC->APB2ENR |= RCC_APB2ENR_TIM11EN;
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <enable_TIM_clock+0xb4>)
 8001474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001476:	4a05      	ldr	r2, [pc, #20]	@ (800148c <enable_TIM_clock+0xb4>)
 8001478:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800147c:	6453      	str	r3, [r2, #68]	@ 0x44
        break;
 800147e:	bf00      	nop
    }
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	40023800 	.word	0x40023800

08001490 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return 1;
 8001494:	2301      	movs	r3, #1
}
 8001496:	4618      	mov	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr

080014a0 <_kill>:

int _kill(int pid, int sig)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014aa:	f001 f837 	bl	800251c <__errno>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2216      	movs	r2, #22
 80014b2:	601a      	str	r2, [r3, #0]
  return -1;
 80014b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <_exit>:

void _exit (int status)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014c8:	f04f 31ff 	mov.w	r1, #4294967295
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ffe7 	bl	80014a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014d2:	bf00      	nop
 80014d4:	e7fd      	b.n	80014d2 <_exit+0x12>

080014d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b086      	sub	sp, #24
 80014da:	af00      	add	r7, sp, #0
 80014dc:	60f8      	str	r0, [r7, #12]
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]
 80014e6:	e00a      	b.n	80014fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014e8:	f3af 8000 	nop.w
 80014ec:	4601      	mov	r1, r0
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	1c5a      	adds	r2, r3, #1
 80014f2:	60ba      	str	r2, [r7, #8]
 80014f4:	b2ca      	uxtb	r2, r1
 80014f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	3301      	adds	r3, #1
 80014fc:	617b      	str	r3, [r7, #20]
 80014fe:	697a      	ldr	r2, [r7, #20]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	429a      	cmp	r2, r3
 8001504:	dbf0      	blt.n	80014e8 <_read+0x12>
  }

  return len;
 8001506:	687b      	ldr	r3, [r7, #4]
}
 8001508:	4618      	mov	r0, r3
 800150a:	3718      	adds	r7, #24
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001518:	f04f 33ff 	mov.w	r3, #4294967295
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001538:	605a      	str	r2, [r3, #4]
  return 0;
 800153a:	2300      	movs	r3, #0
}
 800153c:	4618      	mov	r0, r3
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr

08001548 <_isatty>:

int _isatty(int file)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001550:	2301      	movs	r3, #1
}
 8001552:	4618      	mov	r0, r3
 8001554:	370c      	adds	r7, #12
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr

0800155e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800155e:	b480      	push	{r7}
 8001560:	b085      	sub	sp, #20
 8001562:	af00      	add	r7, sp, #0
 8001564:	60f8      	str	r0, [r7, #12]
 8001566:	60b9      	str	r1, [r7, #8]
 8001568:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800156a:	2300      	movs	r3, #0
}
 800156c:	4618      	mov	r0, r3
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b086      	sub	sp, #24
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <_sbrk+0x5c>)
 8001582:	4b15      	ldr	r3, [pc, #84]	@ (80015d8 <_sbrk+0x60>)
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001588:	697b      	ldr	r3, [r7, #20]
 800158a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800158c:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <_sbrk+0x64>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d102      	bne.n	800159a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <_sbrk+0x64>)
 8001596:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <_sbrk+0x68>)
 8001598:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800159a:	4b10      	ldr	r3, [pc, #64]	@ (80015dc <_sbrk+0x64>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4413      	add	r3, r2
 80015a2:	693a      	ldr	r2, [r7, #16]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d207      	bcs.n	80015b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015a8:	f000 ffb8 	bl	800251c <__errno>
 80015ac:	4603      	mov	r3, r0
 80015ae:	220c      	movs	r2, #12
 80015b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295
 80015b6:	e009      	b.n	80015cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <_sbrk+0x64>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015be:	4b07      	ldr	r3, [pc, #28]	@ (80015dc <_sbrk+0x64>)
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4413      	add	r3, r2
 80015c6:	4a05      	ldr	r2, [pc, #20]	@ (80015dc <_sbrk+0x64>)
 80015c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ca:	68fb      	ldr	r3, [r7, #12]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3718      	adds	r7, #24
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20020000 	.word	0x20020000
 80015d8:	00000400 	.word	0x00000400
 80015dc:	20000224 	.word	0x20000224
 80015e0:	20000378 	.word	0x20000378

080015e4 <read_terminal_line>:
{
    write_UART2_string(">");
}

int read_terminal_line(char *dest, int max_length)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
    int length = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]

    while (1)
    {
        char c = read_UART2_char();
 80015f2:	f000 f893 	bl	800171c <read_UART2_char>
 80015f6:	4603      	mov	r3, r0
 80015f8:	72fb      	strb	r3, [r7, #11]

        if (c == '\r' || c == '\n')
 80015fa:	7afb      	ldrb	r3, [r7, #11]
 80015fc:	2b0d      	cmp	r3, #13
 80015fe:	d002      	beq.n	8001606 <read_terminal_line+0x22>
 8001600:	7afb      	ldrb	r3, [r7, #11]
 8001602:	2b0a      	cmp	r3, #10
 8001604:	d108      	bne.n	8001618 <read_terminal_line+0x34>
        {
            write_UART2_string("\r\n");
 8001606:	4818      	ldr	r0, [pc, #96]	@ (8001668 <read_terminal_line+0x84>)
 8001608:	f000 f872 	bl	80016f0 <write_UART2_string>
            dest[length] = '\0';
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	4413      	add	r3, r2
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]
            break;
 8001616:	e021      	b.n	800165c <read_terminal_line+0x78>
        }
        else if (c == '\b' || c == 127)
 8001618:	7afb      	ldrb	r3, [r7, #11]
 800161a:	2b08      	cmp	r3, #8
 800161c:	d002      	beq.n	8001624 <read_terminal_line+0x40>
 800161e:	7afb      	ldrb	r3, [r7, #11]
 8001620:	2b7f      	cmp	r3, #127	@ 0x7f
 8001622:	d109      	bne.n	8001638 <read_terminal_line+0x54>
        {
            if (length > 0)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2b00      	cmp	r3, #0
 8001628:	dd17      	ble.n	800165a <read_terminal_line+0x76>
            {
                length--;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	3b01      	subs	r3, #1
 800162e:	60fb      	str	r3, [r7, #12]
                write_UART2_string("\b \b");
 8001630:	480e      	ldr	r0, [pc, #56]	@ (800166c <read_terminal_line+0x88>)
 8001632:	f000 f85d 	bl	80016f0 <write_UART2_string>
            if (length > 0)
 8001636:	e010      	b.n	800165a <read_terminal_line+0x76>
            }
        }
        else if (length < max_length - 1)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	3b01      	subs	r3, #1
 800163c:	68fa      	ldr	r2, [r7, #12]
 800163e:	429a      	cmp	r2, r3
 8001640:	dad7      	bge.n	80015f2 <read_terminal_line+0xe>
        {
            dest[length++] = c;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	1c5a      	adds	r2, r3, #1
 8001646:	60fa      	str	r2, [r7, #12]
 8001648:	461a      	mov	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4413      	add	r3, r2
 800164e:	7afa      	ldrb	r2, [r7, #11]
 8001650:	701a      	strb	r2, [r3, #0]
            write_UART2_char(c);
 8001652:	7afb      	ldrb	r3, [r7, #11]
 8001654:	4618      	mov	r0, r3
 8001656:	f000 f833 	bl	80016c0 <write_UART2_char>
    {
 800165a:	e7ca      	b.n	80015f2 <read_terminal_line+0xe>
        }
    }

//    printf("%d", length);
//    insert_new_line();
    return length;
 800165c:	68fb      	ldr	r3, [r7, #12]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	0800443c 	.word	0x0800443c
 800166c:	08004444 	.word	0x08004444

08001670 <init_UART2>:
/*====================  Private Function Prototypes  ====================*/
static uint32_t calc_BRR(uint32_t clock_freq, uint32_t baud_rate);

/*====================  Public Function Definitions  ====================*/
void init_UART2(void)
{
 8001670:	b598      	push	{r3, r4, r7, lr}
 8001672:	af00      	add	r7, sp, #0
     * Initialize USART2 for 115200 baud, 8 data bits, no parity, 1 stop bit.
     * The peripheral clock for USART2 (APB1) is 50 MHz based on clock tree.
     */

    // Enable USART2 clock on APB1 bus.
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8001674:	4b0f      	ldr	r3, [pc, #60]	@ (80016b4 <init_UART2+0x44>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	4a0e      	ldr	r2, [pc, #56]	@ (80016b4 <init_UART2+0x44>)
 800167a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167e:	6413      	str	r3, [r2, #64]	@ 0x40

    // Disable USART before configuration.
    USART2->CR1 = 0;
 8001680:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <init_UART2+0x48>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]

    // Set baud rate.
    USART2->BRR = calc_BRR(PCLK1, USART2_BAUDRATE);
 8001686:	4c0c      	ldr	r4, [pc, #48]	@ (80016b8 <init_UART2+0x48>)
 8001688:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 800168c:	480b      	ldr	r0, [pc, #44]	@ (80016bc <init_UART2+0x4c>)
 800168e:	f000 f859 	bl	8001744 <calc_BRR>
 8001692:	4603      	mov	r3, r0
 8001694:	60a3      	str	r3, [r4, #8]

    // Enable TX and RX.
    USART2->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 8001696:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <init_UART2+0x48>)
 8001698:	68db      	ldr	r3, [r3, #12]
 800169a:	4a07      	ldr	r2, [pc, #28]	@ (80016b8 <init_UART2+0x48>)
 800169c:	f043 030c 	orr.w	r3, r3, #12
 80016a0:	60d3      	str	r3, [r2, #12]

    // Enable USART.
    USART2->CR1 |= USART_CR1_UE;
 80016a2:	4b05      	ldr	r3, [pc, #20]	@ (80016b8 <init_UART2+0x48>)
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	4a04      	ldr	r2, [pc, #16]	@ (80016b8 <init_UART2+0x48>)
 80016a8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016ac:	60d3      	str	r3, [r2, #12]
}
 80016ae:	bf00      	nop
 80016b0:	bd98      	pop	{r3, r4, r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40004400 	.word	0x40004400
 80016bc:	02faf080 	.word	0x02faf080

080016c0 <write_UART2_char>:

void write_UART2_char(char ch)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
    /* Wait until TXE flag is set */
    while (!(USART2->SR & USART_SR_TXE)) ;
 80016ca:	bf00      	nop
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <write_UART2_char+0x2c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d0f9      	beq.n	80016cc <write_UART2_char+0xc>

    /* Write the character to the data register */
    USART2->DR = (uint8_t) ch;
 80016d8:	4a04      	ldr	r2, [pc, #16]	@ (80016ec <write_UART2_char+0x2c>)
 80016da:	79fb      	ldrb	r3, [r7, #7]
 80016dc:	6053      	str	r3, [r2, #4]
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40004400 	.word	0x40004400

080016f0 <write_UART2_string>:

void write_UART2_string(const char *s)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
    /* Send characters until null terminator */
    while (*s)
 80016f8:	e006      	b.n	8001708 <write_UART2_string+0x18>
        write_UART2_char(*(s++));
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	1c5a      	adds	r2, r3, #1
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff ffdc 	bl	80016c0 <write_UART2_char>
    while (*s)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d1f4      	bne.n	80016fa <write_UART2_string+0xa>
}
 8001710:	bf00      	nop
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <read_UART2_char>:

uint8_t read_UART2_char(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
    /* Wait until RXNE flag indicates received data */
    while (!(USART2->SR & USART_SR_RXNE)) ;
 8001720:	bf00      	nop
 8001722:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <read_UART2_char+0x24>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0320 	and.w	r3, r3, #32
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f9      	beq.n	8001722 <read_UART2_char+0x6>

    /* Return the received byte */
    return (uint8_t) (USART2->DR & 0xFFU);
 800172e:	4b04      	ldr	r3, [pc, #16]	@ (8001740 <read_UART2_char+0x24>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	b2db      	uxtb	r3, r3
}
 8001734:	4618      	mov	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	40004400 	.word	0x40004400

08001744 <calc_BRR>:

/*====================  Private Function Definitions  ====================*/
static uint32_t calc_BRR(uint32_t clock_freq, uint32_t baud_rate)
{
 8001744:	b480      	push	{r7}
 8001746:	b087      	sub	sp, #28
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
    /*
     * This function calculates the USART2->BRR register value based on the
     * clock frequency of APB1 and the desired baud rate.
     */
    float usartdiv = ((float) clock_freq) / (16.0f * baud_rate);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	ee07 3a90 	vmov	s15, r3
 8001754:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	ee07 3a90 	vmov	s15, r3
 800175e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001762:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001766:	ee27 7a87 	vmul.f32	s14, s15, s14
 800176a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800176e:	edc7 7a03 	vstr	s15, [r7, #12]

    uint32_t mantissa = (uint32_t) usartdiv;
 8001772:	edd7 7a03 	vldr	s15, [r7, #12]
 8001776:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800177a:	ee17 3a90 	vmov	r3, s15
 800177e:	617b      	str	r3, [r7, #20]
    uint32_t fraction = (uint32_t) ((usartdiv - mantissa) * 16.0f + 0.5f);
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	ee07 3a90 	vmov	s15, r3
 8001786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800178a:	ed97 7a03 	vldr	s14, [r7, #12]
 800178e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001792:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 8001796:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800179e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80017a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017a6:	ee17 3a90 	vmov	r3, s15
 80017aa:	613b      	str	r3, [r7, #16]

    if (fraction == 16)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	2b10      	cmp	r3, #16
 80017b0:	d104      	bne.n	80017bc <calc_BRR+0x78>
    {
        fraction = 0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	613b      	str	r3, [r7, #16]
        mantissa++;
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	3301      	adds	r3, #1
 80017ba:	617b      	str	r3, [r7, #20]
    }

    return (mantissa << 4) | (fraction & 0x0F);
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	011a      	lsls	r2, r3, #4
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	4313      	orrs	r3, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	371c      	adds	r7, #28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017d4:	480d      	ldr	r0, [pc, #52]	@ (800180c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80017d8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017dc:	480c      	ldr	r0, [pc, #48]	@ (8001810 <LoopForever+0x6>)
  ldr r1, =_edata
 80017de:	490d      	ldr	r1, [pc, #52]	@ (8001814 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001818 <LoopForever+0xe>)
  movs r3, #0
 80017e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017e4:	e002      	b.n	80017ec <LoopCopyDataInit>

080017e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ea:	3304      	adds	r3, #4

080017ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017f0:	d3f9      	bcc.n	80017e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017f2:	4a0a      	ldr	r2, [pc, #40]	@ (800181c <LoopForever+0x12>)
  ldr r4, =_ebss
 80017f4:	4c0a      	ldr	r4, [pc, #40]	@ (8001820 <LoopForever+0x16>)
  movs r3, #0
 80017f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f8:	e001      	b.n	80017fe <LoopFillZerobss>

080017fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017fc:	3204      	adds	r2, #4

080017fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001800:	d3fb      	bcc.n	80017fa <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8001802:	f000 fe91 	bl	8002528 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8001806:	f7ff fcc7 	bl	8001198 <main>

0800180a <LoopForever>:

LoopForever:
  b LoopForever
 800180a:	e7fe      	b.n	800180a <LoopForever>
  ldr   r0, =_estack
 800180c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001810:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001814:	200001c8 	.word	0x200001c8
  ldr r2, =_sidata
 8001818:	0800481c 	.word	0x0800481c
  ldr r2, =_sbss
 800181c:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8001820:	20000374 	.word	0x20000374

08001824 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001824:	e7fe      	b.n	8001824 <ADC_IRQHandler>

08001826 <__cvt>:
 8001826:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800182a:	ec57 6b10 	vmov	r6, r7, d0
 800182e:	2f00      	cmp	r7, #0
 8001830:	460c      	mov	r4, r1
 8001832:	4619      	mov	r1, r3
 8001834:	463b      	mov	r3, r7
 8001836:	bfbb      	ittet	lt
 8001838:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800183c:	461f      	movlt	r7, r3
 800183e:	2300      	movge	r3, #0
 8001840:	232d      	movlt	r3, #45	@ 0x2d
 8001842:	700b      	strb	r3, [r1, #0]
 8001844:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8001846:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800184a:	4691      	mov	r9, r2
 800184c:	f023 0820 	bic.w	r8, r3, #32
 8001850:	bfbc      	itt	lt
 8001852:	4632      	movlt	r2, r6
 8001854:	4616      	movlt	r6, r2
 8001856:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800185a:	d005      	beq.n	8001868 <__cvt+0x42>
 800185c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8001860:	d100      	bne.n	8001864 <__cvt+0x3e>
 8001862:	3401      	adds	r4, #1
 8001864:	2102      	movs	r1, #2
 8001866:	e000      	b.n	800186a <__cvt+0x44>
 8001868:	2103      	movs	r1, #3
 800186a:	ab03      	add	r3, sp, #12
 800186c:	9301      	str	r3, [sp, #4]
 800186e:	ab02      	add	r3, sp, #8
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	ec47 6b10 	vmov	d0, r6, r7
 8001876:	4653      	mov	r3, sl
 8001878:	4622      	mov	r2, r4
 800187a:	f000 ff05 	bl	8002688 <_dtoa_r>
 800187e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8001882:	4605      	mov	r5, r0
 8001884:	d119      	bne.n	80018ba <__cvt+0x94>
 8001886:	f019 0f01 	tst.w	r9, #1
 800188a:	d00e      	beq.n	80018aa <__cvt+0x84>
 800188c:	eb00 0904 	add.w	r9, r0, r4
 8001890:	2200      	movs	r2, #0
 8001892:	2300      	movs	r3, #0
 8001894:	4630      	mov	r0, r6
 8001896:	4639      	mov	r1, r7
 8001898:	f7ff f91e 	bl	8000ad8 <__aeabi_dcmpeq>
 800189c:	b108      	cbz	r0, 80018a2 <__cvt+0x7c>
 800189e:	f8cd 900c 	str.w	r9, [sp, #12]
 80018a2:	2230      	movs	r2, #48	@ 0x30
 80018a4:	9b03      	ldr	r3, [sp, #12]
 80018a6:	454b      	cmp	r3, r9
 80018a8:	d31e      	bcc.n	80018e8 <__cvt+0xc2>
 80018aa:	9b03      	ldr	r3, [sp, #12]
 80018ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80018ae:	1b5b      	subs	r3, r3, r5
 80018b0:	4628      	mov	r0, r5
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	b004      	add	sp, #16
 80018b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80018ba:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80018be:	eb00 0904 	add.w	r9, r0, r4
 80018c2:	d1e5      	bne.n	8001890 <__cvt+0x6a>
 80018c4:	7803      	ldrb	r3, [r0, #0]
 80018c6:	2b30      	cmp	r3, #48	@ 0x30
 80018c8:	d10a      	bne.n	80018e0 <__cvt+0xba>
 80018ca:	2200      	movs	r2, #0
 80018cc:	2300      	movs	r3, #0
 80018ce:	4630      	mov	r0, r6
 80018d0:	4639      	mov	r1, r7
 80018d2:	f7ff f901 	bl	8000ad8 <__aeabi_dcmpeq>
 80018d6:	b918      	cbnz	r0, 80018e0 <__cvt+0xba>
 80018d8:	f1c4 0401 	rsb	r4, r4, #1
 80018dc:	f8ca 4000 	str.w	r4, [sl]
 80018e0:	f8da 3000 	ldr.w	r3, [sl]
 80018e4:	4499      	add	r9, r3
 80018e6:	e7d3      	b.n	8001890 <__cvt+0x6a>
 80018e8:	1c59      	adds	r1, r3, #1
 80018ea:	9103      	str	r1, [sp, #12]
 80018ec:	701a      	strb	r2, [r3, #0]
 80018ee:	e7d9      	b.n	80018a4 <__cvt+0x7e>

080018f0 <__exponent>:
 80018f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80018f2:	2900      	cmp	r1, #0
 80018f4:	bfba      	itte	lt
 80018f6:	4249      	neglt	r1, r1
 80018f8:	232d      	movlt	r3, #45	@ 0x2d
 80018fa:	232b      	movge	r3, #43	@ 0x2b
 80018fc:	2909      	cmp	r1, #9
 80018fe:	7002      	strb	r2, [r0, #0]
 8001900:	7043      	strb	r3, [r0, #1]
 8001902:	dd29      	ble.n	8001958 <__exponent+0x68>
 8001904:	f10d 0307 	add.w	r3, sp, #7
 8001908:	461d      	mov	r5, r3
 800190a:	270a      	movs	r7, #10
 800190c:	461a      	mov	r2, r3
 800190e:	fbb1 f6f7 	udiv	r6, r1, r7
 8001912:	fb07 1416 	mls	r4, r7, r6, r1
 8001916:	3430      	adds	r4, #48	@ 0x30
 8001918:	f802 4c01 	strb.w	r4, [r2, #-1]
 800191c:	460c      	mov	r4, r1
 800191e:	2c63      	cmp	r4, #99	@ 0x63
 8001920:	f103 33ff 	add.w	r3, r3, #4294967295
 8001924:	4631      	mov	r1, r6
 8001926:	dcf1      	bgt.n	800190c <__exponent+0x1c>
 8001928:	3130      	adds	r1, #48	@ 0x30
 800192a:	1e94      	subs	r4, r2, #2
 800192c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8001930:	1c41      	adds	r1, r0, #1
 8001932:	4623      	mov	r3, r4
 8001934:	42ab      	cmp	r3, r5
 8001936:	d30a      	bcc.n	800194e <__exponent+0x5e>
 8001938:	f10d 0309 	add.w	r3, sp, #9
 800193c:	1a9b      	subs	r3, r3, r2
 800193e:	42ac      	cmp	r4, r5
 8001940:	bf88      	it	hi
 8001942:	2300      	movhi	r3, #0
 8001944:	3302      	adds	r3, #2
 8001946:	4403      	add	r3, r0
 8001948:	1a18      	subs	r0, r3, r0
 800194a:	b003      	add	sp, #12
 800194c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800194e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8001952:	f801 6f01 	strb.w	r6, [r1, #1]!
 8001956:	e7ed      	b.n	8001934 <__exponent+0x44>
 8001958:	2330      	movs	r3, #48	@ 0x30
 800195a:	3130      	adds	r1, #48	@ 0x30
 800195c:	7083      	strb	r3, [r0, #2]
 800195e:	70c1      	strb	r1, [r0, #3]
 8001960:	1d03      	adds	r3, r0, #4
 8001962:	e7f1      	b.n	8001948 <__exponent+0x58>

08001964 <_printf_float>:
 8001964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001968:	b08d      	sub	sp, #52	@ 0x34
 800196a:	460c      	mov	r4, r1
 800196c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8001970:	4616      	mov	r6, r2
 8001972:	461f      	mov	r7, r3
 8001974:	4605      	mov	r5, r0
 8001976:	f000 fd87 	bl	8002488 <_localeconv_r>
 800197a:	6803      	ldr	r3, [r0, #0]
 800197c:	9304      	str	r3, [sp, #16]
 800197e:	4618      	mov	r0, r3
 8001980:	f7fe fc7e 	bl	8000280 <strlen>
 8001984:	2300      	movs	r3, #0
 8001986:	930a      	str	r3, [sp, #40]	@ 0x28
 8001988:	f8d8 3000 	ldr.w	r3, [r8]
 800198c:	9005      	str	r0, [sp, #20]
 800198e:	3307      	adds	r3, #7
 8001990:	f023 0307 	bic.w	r3, r3, #7
 8001994:	f103 0208 	add.w	r2, r3, #8
 8001998:	f894 a018 	ldrb.w	sl, [r4, #24]
 800199c:	f8d4 b000 	ldr.w	fp, [r4]
 80019a0:	f8c8 2000 	str.w	r2, [r8]
 80019a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80019a8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80019ac:	9307      	str	r3, [sp, #28]
 80019ae:	f8cd 8018 	str.w	r8, [sp, #24]
 80019b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80019b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80019ba:	4b9c      	ldr	r3, [pc, #624]	@ (8001c2c <_printf_float+0x2c8>)
 80019bc:	f04f 32ff 	mov.w	r2, #4294967295
 80019c0:	f7ff f8bc 	bl	8000b3c <__aeabi_dcmpun>
 80019c4:	bb70      	cbnz	r0, 8001a24 <_printf_float+0xc0>
 80019c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80019ca:	4b98      	ldr	r3, [pc, #608]	@ (8001c2c <_printf_float+0x2c8>)
 80019cc:	f04f 32ff 	mov.w	r2, #4294967295
 80019d0:	f7ff f896 	bl	8000b00 <__aeabi_dcmple>
 80019d4:	bb30      	cbnz	r0, 8001a24 <_printf_float+0xc0>
 80019d6:	2200      	movs	r2, #0
 80019d8:	2300      	movs	r3, #0
 80019da:	4640      	mov	r0, r8
 80019dc:	4649      	mov	r1, r9
 80019de:	f7ff f885 	bl	8000aec <__aeabi_dcmplt>
 80019e2:	b110      	cbz	r0, 80019ea <_printf_float+0x86>
 80019e4:	232d      	movs	r3, #45	@ 0x2d
 80019e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80019ea:	4a91      	ldr	r2, [pc, #580]	@ (8001c30 <_printf_float+0x2cc>)
 80019ec:	4b91      	ldr	r3, [pc, #580]	@ (8001c34 <_printf_float+0x2d0>)
 80019ee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80019f2:	bf8c      	ite	hi
 80019f4:	4690      	movhi	r8, r2
 80019f6:	4698      	movls	r8, r3
 80019f8:	2303      	movs	r3, #3
 80019fa:	6123      	str	r3, [r4, #16]
 80019fc:	f02b 0304 	bic.w	r3, fp, #4
 8001a00:	6023      	str	r3, [r4, #0]
 8001a02:	f04f 0900 	mov.w	r9, #0
 8001a06:	9700      	str	r7, [sp, #0]
 8001a08:	4633      	mov	r3, r6
 8001a0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001a0c:	4621      	mov	r1, r4
 8001a0e:	4628      	mov	r0, r5
 8001a10:	f000 f9d2 	bl	8001db8 <_printf_common>
 8001a14:	3001      	adds	r0, #1
 8001a16:	f040 808d 	bne.w	8001b34 <_printf_float+0x1d0>
 8001a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8001a1e:	b00d      	add	sp, #52	@ 0x34
 8001a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a24:	4642      	mov	r2, r8
 8001a26:	464b      	mov	r3, r9
 8001a28:	4640      	mov	r0, r8
 8001a2a:	4649      	mov	r1, r9
 8001a2c:	f7ff f886 	bl	8000b3c <__aeabi_dcmpun>
 8001a30:	b140      	cbz	r0, 8001a44 <_printf_float+0xe0>
 8001a32:	464b      	mov	r3, r9
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	bfbc      	itt	lt
 8001a38:	232d      	movlt	r3, #45	@ 0x2d
 8001a3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8001a3e:	4a7e      	ldr	r2, [pc, #504]	@ (8001c38 <_printf_float+0x2d4>)
 8001a40:	4b7e      	ldr	r3, [pc, #504]	@ (8001c3c <_printf_float+0x2d8>)
 8001a42:	e7d4      	b.n	80019ee <_printf_float+0x8a>
 8001a44:	6863      	ldr	r3, [r4, #4]
 8001a46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8001a4a:	9206      	str	r2, [sp, #24]
 8001a4c:	1c5a      	adds	r2, r3, #1
 8001a4e:	d13b      	bne.n	8001ac8 <_printf_float+0x164>
 8001a50:	2306      	movs	r3, #6
 8001a52:	6063      	str	r3, [r4, #4]
 8001a54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8001a58:	2300      	movs	r3, #0
 8001a5a:	6022      	str	r2, [r4, #0]
 8001a5c:	9303      	str	r3, [sp, #12]
 8001a5e:	ab0a      	add	r3, sp, #40	@ 0x28
 8001a60:	e9cd a301 	strd	sl, r3, [sp, #4]
 8001a64:	ab09      	add	r3, sp, #36	@ 0x24
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	6861      	ldr	r1, [r4, #4]
 8001a6a:	ec49 8b10 	vmov	d0, r8, r9
 8001a6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8001a72:	4628      	mov	r0, r5
 8001a74:	f7ff fed7 	bl	8001826 <__cvt>
 8001a78:	9b06      	ldr	r3, [sp, #24]
 8001a7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8001a7c:	2b47      	cmp	r3, #71	@ 0x47
 8001a7e:	4680      	mov	r8, r0
 8001a80:	d129      	bne.n	8001ad6 <_printf_float+0x172>
 8001a82:	1cc8      	adds	r0, r1, #3
 8001a84:	db02      	blt.n	8001a8c <_printf_float+0x128>
 8001a86:	6863      	ldr	r3, [r4, #4]
 8001a88:	4299      	cmp	r1, r3
 8001a8a:	dd41      	ble.n	8001b10 <_printf_float+0x1ac>
 8001a8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8001a90:	fa5f fa8a 	uxtb.w	sl, sl
 8001a94:	3901      	subs	r1, #1
 8001a96:	4652      	mov	r2, sl
 8001a98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8001a9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8001a9e:	f7ff ff27 	bl	80018f0 <__exponent>
 8001aa2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8001aa4:	1813      	adds	r3, r2, r0
 8001aa6:	2a01      	cmp	r2, #1
 8001aa8:	4681      	mov	r9, r0
 8001aaa:	6123      	str	r3, [r4, #16]
 8001aac:	dc02      	bgt.n	8001ab4 <_printf_float+0x150>
 8001aae:	6822      	ldr	r2, [r4, #0]
 8001ab0:	07d2      	lsls	r2, r2, #31
 8001ab2:	d501      	bpl.n	8001ab8 <_printf_float+0x154>
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	6123      	str	r3, [r4, #16]
 8001ab8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0a2      	beq.n	8001a06 <_printf_float+0xa2>
 8001ac0:	232d      	movs	r3, #45	@ 0x2d
 8001ac2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001ac6:	e79e      	b.n	8001a06 <_printf_float+0xa2>
 8001ac8:	9a06      	ldr	r2, [sp, #24]
 8001aca:	2a47      	cmp	r2, #71	@ 0x47
 8001acc:	d1c2      	bne.n	8001a54 <_printf_float+0xf0>
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1c0      	bne.n	8001a54 <_printf_float+0xf0>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e7bd      	b.n	8001a52 <_printf_float+0xee>
 8001ad6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8001ada:	d9db      	bls.n	8001a94 <_printf_float+0x130>
 8001adc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8001ae0:	d118      	bne.n	8001b14 <_printf_float+0x1b0>
 8001ae2:	2900      	cmp	r1, #0
 8001ae4:	6863      	ldr	r3, [r4, #4]
 8001ae6:	dd0b      	ble.n	8001b00 <_printf_float+0x19c>
 8001ae8:	6121      	str	r1, [r4, #16]
 8001aea:	b913      	cbnz	r3, 8001af2 <_printf_float+0x18e>
 8001aec:	6822      	ldr	r2, [r4, #0]
 8001aee:	07d0      	lsls	r0, r2, #31
 8001af0:	d502      	bpl.n	8001af8 <_printf_float+0x194>
 8001af2:	3301      	adds	r3, #1
 8001af4:	440b      	add	r3, r1
 8001af6:	6123      	str	r3, [r4, #16]
 8001af8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8001afa:	f04f 0900 	mov.w	r9, #0
 8001afe:	e7db      	b.n	8001ab8 <_printf_float+0x154>
 8001b00:	b913      	cbnz	r3, 8001b08 <_printf_float+0x1a4>
 8001b02:	6822      	ldr	r2, [r4, #0]
 8001b04:	07d2      	lsls	r2, r2, #31
 8001b06:	d501      	bpl.n	8001b0c <_printf_float+0x1a8>
 8001b08:	3302      	adds	r3, #2
 8001b0a:	e7f4      	b.n	8001af6 <_printf_float+0x192>
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e7f2      	b.n	8001af6 <_printf_float+0x192>
 8001b10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8001b14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001b16:	4299      	cmp	r1, r3
 8001b18:	db05      	blt.n	8001b26 <_printf_float+0x1c2>
 8001b1a:	6823      	ldr	r3, [r4, #0]
 8001b1c:	6121      	str	r1, [r4, #16]
 8001b1e:	07d8      	lsls	r0, r3, #31
 8001b20:	d5ea      	bpl.n	8001af8 <_printf_float+0x194>
 8001b22:	1c4b      	adds	r3, r1, #1
 8001b24:	e7e7      	b.n	8001af6 <_printf_float+0x192>
 8001b26:	2900      	cmp	r1, #0
 8001b28:	bfd4      	ite	le
 8001b2a:	f1c1 0202 	rsble	r2, r1, #2
 8001b2e:	2201      	movgt	r2, #1
 8001b30:	4413      	add	r3, r2
 8001b32:	e7e0      	b.n	8001af6 <_printf_float+0x192>
 8001b34:	6823      	ldr	r3, [r4, #0]
 8001b36:	055a      	lsls	r2, r3, #21
 8001b38:	d407      	bmi.n	8001b4a <_printf_float+0x1e6>
 8001b3a:	6923      	ldr	r3, [r4, #16]
 8001b3c:	4642      	mov	r2, r8
 8001b3e:	4631      	mov	r1, r6
 8001b40:	4628      	mov	r0, r5
 8001b42:	47b8      	blx	r7
 8001b44:	3001      	adds	r0, #1
 8001b46:	d12b      	bne.n	8001ba0 <_printf_float+0x23c>
 8001b48:	e767      	b.n	8001a1a <_printf_float+0xb6>
 8001b4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8001b4e:	f240 80dd 	bls.w	8001d0c <_printf_float+0x3a8>
 8001b52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8001b56:	2200      	movs	r2, #0
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f7fe ffbd 	bl	8000ad8 <__aeabi_dcmpeq>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d033      	beq.n	8001bca <_printf_float+0x266>
 8001b62:	4a37      	ldr	r2, [pc, #220]	@ (8001c40 <_printf_float+0x2dc>)
 8001b64:	2301      	movs	r3, #1
 8001b66:	4631      	mov	r1, r6
 8001b68:	4628      	mov	r0, r5
 8001b6a:	47b8      	blx	r7
 8001b6c:	3001      	adds	r0, #1
 8001b6e:	f43f af54 	beq.w	8001a1a <_printf_float+0xb6>
 8001b72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8001b76:	4543      	cmp	r3, r8
 8001b78:	db02      	blt.n	8001b80 <_printf_float+0x21c>
 8001b7a:	6823      	ldr	r3, [r4, #0]
 8001b7c:	07d8      	lsls	r0, r3, #31
 8001b7e:	d50f      	bpl.n	8001ba0 <_printf_float+0x23c>
 8001b80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001b84:	4631      	mov	r1, r6
 8001b86:	4628      	mov	r0, r5
 8001b88:	47b8      	blx	r7
 8001b8a:	3001      	adds	r0, #1
 8001b8c:	f43f af45 	beq.w	8001a1a <_printf_float+0xb6>
 8001b90:	f04f 0900 	mov.w	r9, #0
 8001b94:	f108 38ff 	add.w	r8, r8, #4294967295
 8001b98:	f104 0a1a 	add.w	sl, r4, #26
 8001b9c:	45c8      	cmp	r8, r9
 8001b9e:	dc09      	bgt.n	8001bb4 <_printf_float+0x250>
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	079b      	lsls	r3, r3, #30
 8001ba4:	f100 8103 	bmi.w	8001dae <_printf_float+0x44a>
 8001ba8:	68e0      	ldr	r0, [r4, #12]
 8001baa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8001bac:	4298      	cmp	r0, r3
 8001bae:	bfb8      	it	lt
 8001bb0:	4618      	movlt	r0, r3
 8001bb2:	e734      	b.n	8001a1e <_printf_float+0xba>
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	4652      	mov	r2, sl
 8001bb8:	4631      	mov	r1, r6
 8001bba:	4628      	mov	r0, r5
 8001bbc:	47b8      	blx	r7
 8001bbe:	3001      	adds	r0, #1
 8001bc0:	f43f af2b 	beq.w	8001a1a <_printf_float+0xb6>
 8001bc4:	f109 0901 	add.w	r9, r9, #1
 8001bc8:	e7e8      	b.n	8001b9c <_printf_float+0x238>
 8001bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	dc39      	bgt.n	8001c44 <_printf_float+0x2e0>
 8001bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8001c40 <_printf_float+0x2dc>)
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	4631      	mov	r1, r6
 8001bd6:	4628      	mov	r0, r5
 8001bd8:	47b8      	blx	r7
 8001bda:	3001      	adds	r0, #1
 8001bdc:	f43f af1d 	beq.w	8001a1a <_printf_float+0xb6>
 8001be0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8001be4:	ea59 0303 	orrs.w	r3, r9, r3
 8001be8:	d102      	bne.n	8001bf0 <_printf_float+0x28c>
 8001bea:	6823      	ldr	r3, [r4, #0]
 8001bec:	07d9      	lsls	r1, r3, #31
 8001bee:	d5d7      	bpl.n	8001ba0 <_printf_float+0x23c>
 8001bf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001bf4:	4631      	mov	r1, r6
 8001bf6:	4628      	mov	r0, r5
 8001bf8:	47b8      	blx	r7
 8001bfa:	3001      	adds	r0, #1
 8001bfc:	f43f af0d 	beq.w	8001a1a <_printf_float+0xb6>
 8001c00:	f04f 0a00 	mov.w	sl, #0
 8001c04:	f104 0b1a 	add.w	fp, r4, #26
 8001c08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c0a:	425b      	negs	r3, r3
 8001c0c:	4553      	cmp	r3, sl
 8001c0e:	dc01      	bgt.n	8001c14 <_printf_float+0x2b0>
 8001c10:	464b      	mov	r3, r9
 8001c12:	e793      	b.n	8001b3c <_printf_float+0x1d8>
 8001c14:	2301      	movs	r3, #1
 8001c16:	465a      	mov	r2, fp
 8001c18:	4631      	mov	r1, r6
 8001c1a:	4628      	mov	r0, r5
 8001c1c:	47b8      	blx	r7
 8001c1e:	3001      	adds	r0, #1
 8001c20:	f43f aefb 	beq.w	8001a1a <_printf_float+0xb6>
 8001c24:	f10a 0a01 	add.w	sl, sl, #1
 8001c28:	e7ee      	b.n	8001c08 <_printf_float+0x2a4>
 8001c2a:	bf00      	nop
 8001c2c:	7fefffff 	.word	0x7fefffff
 8001c30:	0800449c 	.word	0x0800449c
 8001c34:	08004498 	.word	0x08004498
 8001c38:	080044a4 	.word	0x080044a4
 8001c3c:	080044a0 	.word	0x080044a0
 8001c40:	080044a8 	.word	0x080044a8
 8001c44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001c46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001c4a:	4553      	cmp	r3, sl
 8001c4c:	bfa8      	it	ge
 8001c4e:	4653      	movge	r3, sl
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	4699      	mov	r9, r3
 8001c54:	dc36      	bgt.n	8001cc4 <_printf_float+0x360>
 8001c56:	f04f 0b00 	mov.w	fp, #0
 8001c5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001c5e:	f104 021a 	add.w	r2, r4, #26
 8001c62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001c64:	9306      	str	r3, [sp, #24]
 8001c66:	eba3 0309 	sub.w	r3, r3, r9
 8001c6a:	455b      	cmp	r3, fp
 8001c6c:	dc31      	bgt.n	8001cd2 <_printf_float+0x36e>
 8001c6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c70:	459a      	cmp	sl, r3
 8001c72:	dc3a      	bgt.n	8001cea <_printf_float+0x386>
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	07da      	lsls	r2, r3, #31
 8001c78:	d437      	bmi.n	8001cea <_printf_float+0x386>
 8001c7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001c7c:	ebaa 0903 	sub.w	r9, sl, r3
 8001c80:	9b06      	ldr	r3, [sp, #24]
 8001c82:	ebaa 0303 	sub.w	r3, sl, r3
 8001c86:	4599      	cmp	r9, r3
 8001c88:	bfa8      	it	ge
 8001c8a:	4699      	movge	r9, r3
 8001c8c:	f1b9 0f00 	cmp.w	r9, #0
 8001c90:	dc33      	bgt.n	8001cfa <_printf_float+0x396>
 8001c92:	f04f 0800 	mov.w	r8, #0
 8001c96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8001c9a:	f104 0b1a 	add.w	fp, r4, #26
 8001c9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001ca0:	ebaa 0303 	sub.w	r3, sl, r3
 8001ca4:	eba3 0309 	sub.w	r3, r3, r9
 8001ca8:	4543      	cmp	r3, r8
 8001caa:	f77f af79 	ble.w	8001ba0 <_printf_float+0x23c>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	465a      	mov	r2, fp
 8001cb2:	4631      	mov	r1, r6
 8001cb4:	4628      	mov	r0, r5
 8001cb6:	47b8      	blx	r7
 8001cb8:	3001      	adds	r0, #1
 8001cba:	f43f aeae 	beq.w	8001a1a <_printf_float+0xb6>
 8001cbe:	f108 0801 	add.w	r8, r8, #1
 8001cc2:	e7ec      	b.n	8001c9e <_printf_float+0x33a>
 8001cc4:	4642      	mov	r2, r8
 8001cc6:	4631      	mov	r1, r6
 8001cc8:	4628      	mov	r0, r5
 8001cca:	47b8      	blx	r7
 8001ccc:	3001      	adds	r0, #1
 8001cce:	d1c2      	bne.n	8001c56 <_printf_float+0x2f2>
 8001cd0:	e6a3      	b.n	8001a1a <_printf_float+0xb6>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	4631      	mov	r1, r6
 8001cd6:	4628      	mov	r0, r5
 8001cd8:	9206      	str	r2, [sp, #24]
 8001cda:	47b8      	blx	r7
 8001cdc:	3001      	adds	r0, #1
 8001cde:	f43f ae9c 	beq.w	8001a1a <_printf_float+0xb6>
 8001ce2:	9a06      	ldr	r2, [sp, #24]
 8001ce4:	f10b 0b01 	add.w	fp, fp, #1
 8001ce8:	e7bb      	b.n	8001c62 <_printf_float+0x2fe>
 8001cea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001cee:	4631      	mov	r1, r6
 8001cf0:	4628      	mov	r0, r5
 8001cf2:	47b8      	blx	r7
 8001cf4:	3001      	adds	r0, #1
 8001cf6:	d1c0      	bne.n	8001c7a <_printf_float+0x316>
 8001cf8:	e68f      	b.n	8001a1a <_printf_float+0xb6>
 8001cfa:	9a06      	ldr	r2, [sp, #24]
 8001cfc:	464b      	mov	r3, r9
 8001cfe:	4442      	add	r2, r8
 8001d00:	4631      	mov	r1, r6
 8001d02:	4628      	mov	r0, r5
 8001d04:	47b8      	blx	r7
 8001d06:	3001      	adds	r0, #1
 8001d08:	d1c3      	bne.n	8001c92 <_printf_float+0x32e>
 8001d0a:	e686      	b.n	8001a1a <_printf_float+0xb6>
 8001d0c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8001d10:	f1ba 0f01 	cmp.w	sl, #1
 8001d14:	dc01      	bgt.n	8001d1a <_printf_float+0x3b6>
 8001d16:	07db      	lsls	r3, r3, #31
 8001d18:	d536      	bpl.n	8001d88 <_printf_float+0x424>
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	4642      	mov	r2, r8
 8001d1e:	4631      	mov	r1, r6
 8001d20:	4628      	mov	r0, r5
 8001d22:	47b8      	blx	r7
 8001d24:	3001      	adds	r0, #1
 8001d26:	f43f ae78 	beq.w	8001a1a <_printf_float+0xb6>
 8001d2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001d2e:	4631      	mov	r1, r6
 8001d30:	4628      	mov	r0, r5
 8001d32:	47b8      	blx	r7
 8001d34:	3001      	adds	r0, #1
 8001d36:	f43f ae70 	beq.w	8001a1a <_printf_float+0xb6>
 8001d3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2300      	movs	r3, #0
 8001d42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8001d46:	f7fe fec7 	bl	8000ad8 <__aeabi_dcmpeq>
 8001d4a:	b9c0      	cbnz	r0, 8001d7e <_printf_float+0x41a>
 8001d4c:	4653      	mov	r3, sl
 8001d4e:	f108 0201 	add.w	r2, r8, #1
 8001d52:	4631      	mov	r1, r6
 8001d54:	4628      	mov	r0, r5
 8001d56:	47b8      	blx	r7
 8001d58:	3001      	adds	r0, #1
 8001d5a:	d10c      	bne.n	8001d76 <_printf_float+0x412>
 8001d5c:	e65d      	b.n	8001a1a <_printf_float+0xb6>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	465a      	mov	r2, fp
 8001d62:	4631      	mov	r1, r6
 8001d64:	4628      	mov	r0, r5
 8001d66:	47b8      	blx	r7
 8001d68:	3001      	adds	r0, #1
 8001d6a:	f43f ae56 	beq.w	8001a1a <_printf_float+0xb6>
 8001d6e:	f108 0801 	add.w	r8, r8, #1
 8001d72:	45d0      	cmp	r8, sl
 8001d74:	dbf3      	blt.n	8001d5e <_printf_float+0x3fa>
 8001d76:	464b      	mov	r3, r9
 8001d78:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8001d7c:	e6df      	b.n	8001b3e <_printf_float+0x1da>
 8001d7e:	f04f 0800 	mov.w	r8, #0
 8001d82:	f104 0b1a 	add.w	fp, r4, #26
 8001d86:	e7f4      	b.n	8001d72 <_printf_float+0x40e>
 8001d88:	2301      	movs	r3, #1
 8001d8a:	4642      	mov	r2, r8
 8001d8c:	e7e1      	b.n	8001d52 <_printf_float+0x3ee>
 8001d8e:	2301      	movs	r3, #1
 8001d90:	464a      	mov	r2, r9
 8001d92:	4631      	mov	r1, r6
 8001d94:	4628      	mov	r0, r5
 8001d96:	47b8      	blx	r7
 8001d98:	3001      	adds	r0, #1
 8001d9a:	f43f ae3e 	beq.w	8001a1a <_printf_float+0xb6>
 8001d9e:	f108 0801 	add.w	r8, r8, #1
 8001da2:	68e3      	ldr	r3, [r4, #12]
 8001da4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8001da6:	1a5b      	subs	r3, r3, r1
 8001da8:	4543      	cmp	r3, r8
 8001daa:	dcf0      	bgt.n	8001d8e <_printf_float+0x42a>
 8001dac:	e6fc      	b.n	8001ba8 <_printf_float+0x244>
 8001dae:	f04f 0800 	mov.w	r8, #0
 8001db2:	f104 0919 	add.w	r9, r4, #25
 8001db6:	e7f4      	b.n	8001da2 <_printf_float+0x43e>

08001db8 <_printf_common>:
 8001db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001dbc:	4616      	mov	r6, r2
 8001dbe:	4698      	mov	r8, r3
 8001dc0:	688a      	ldr	r2, [r1, #8]
 8001dc2:	690b      	ldr	r3, [r1, #16]
 8001dc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	bfb8      	it	lt
 8001dcc:	4613      	movlt	r3, r2
 8001dce:	6033      	str	r3, [r6, #0]
 8001dd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001dd4:	4607      	mov	r7, r0
 8001dd6:	460c      	mov	r4, r1
 8001dd8:	b10a      	cbz	r2, 8001dde <_printf_common+0x26>
 8001dda:	3301      	adds	r3, #1
 8001ddc:	6033      	str	r3, [r6, #0]
 8001dde:	6823      	ldr	r3, [r4, #0]
 8001de0:	0699      	lsls	r1, r3, #26
 8001de2:	bf42      	ittt	mi
 8001de4:	6833      	ldrmi	r3, [r6, #0]
 8001de6:	3302      	addmi	r3, #2
 8001de8:	6033      	strmi	r3, [r6, #0]
 8001dea:	6825      	ldr	r5, [r4, #0]
 8001dec:	f015 0506 	ands.w	r5, r5, #6
 8001df0:	d106      	bne.n	8001e00 <_printf_common+0x48>
 8001df2:	f104 0a19 	add.w	sl, r4, #25
 8001df6:	68e3      	ldr	r3, [r4, #12]
 8001df8:	6832      	ldr	r2, [r6, #0]
 8001dfa:	1a9b      	subs	r3, r3, r2
 8001dfc:	42ab      	cmp	r3, r5
 8001dfe:	dc26      	bgt.n	8001e4e <_printf_common+0x96>
 8001e00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001e04:	6822      	ldr	r2, [r4, #0]
 8001e06:	3b00      	subs	r3, #0
 8001e08:	bf18      	it	ne
 8001e0a:	2301      	movne	r3, #1
 8001e0c:	0692      	lsls	r2, r2, #26
 8001e0e:	d42b      	bmi.n	8001e68 <_printf_common+0xb0>
 8001e10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001e14:	4641      	mov	r1, r8
 8001e16:	4638      	mov	r0, r7
 8001e18:	47c8      	blx	r9
 8001e1a:	3001      	adds	r0, #1
 8001e1c:	d01e      	beq.n	8001e5c <_printf_common+0xa4>
 8001e1e:	6823      	ldr	r3, [r4, #0]
 8001e20:	6922      	ldr	r2, [r4, #16]
 8001e22:	f003 0306 	and.w	r3, r3, #6
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	bf02      	ittt	eq
 8001e2a:	68e5      	ldreq	r5, [r4, #12]
 8001e2c:	6833      	ldreq	r3, [r6, #0]
 8001e2e:	1aed      	subeq	r5, r5, r3
 8001e30:	68a3      	ldr	r3, [r4, #8]
 8001e32:	bf0c      	ite	eq
 8001e34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e38:	2500      	movne	r5, #0
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	bfc4      	itt	gt
 8001e3e:	1a9b      	subgt	r3, r3, r2
 8001e40:	18ed      	addgt	r5, r5, r3
 8001e42:	2600      	movs	r6, #0
 8001e44:	341a      	adds	r4, #26
 8001e46:	42b5      	cmp	r5, r6
 8001e48:	d11a      	bne.n	8001e80 <_printf_common+0xc8>
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	e008      	b.n	8001e60 <_printf_common+0xa8>
 8001e4e:	2301      	movs	r3, #1
 8001e50:	4652      	mov	r2, sl
 8001e52:	4641      	mov	r1, r8
 8001e54:	4638      	mov	r0, r7
 8001e56:	47c8      	blx	r9
 8001e58:	3001      	adds	r0, #1
 8001e5a:	d103      	bne.n	8001e64 <_printf_common+0xac>
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e64:	3501      	adds	r5, #1
 8001e66:	e7c6      	b.n	8001df6 <_printf_common+0x3e>
 8001e68:	18e1      	adds	r1, r4, r3
 8001e6a:	1c5a      	adds	r2, r3, #1
 8001e6c:	2030      	movs	r0, #48	@ 0x30
 8001e6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001e72:	4422      	add	r2, r4
 8001e74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001e78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	e7c7      	b.n	8001e10 <_printf_common+0x58>
 8001e80:	2301      	movs	r3, #1
 8001e82:	4622      	mov	r2, r4
 8001e84:	4641      	mov	r1, r8
 8001e86:	4638      	mov	r0, r7
 8001e88:	47c8      	blx	r9
 8001e8a:	3001      	adds	r0, #1
 8001e8c:	d0e6      	beq.n	8001e5c <_printf_common+0xa4>
 8001e8e:	3601      	adds	r6, #1
 8001e90:	e7d9      	b.n	8001e46 <_printf_common+0x8e>
	...

08001e94 <_printf_i>:
 8001e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001e98:	7e0f      	ldrb	r7, [r1, #24]
 8001e9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001e9c:	2f78      	cmp	r7, #120	@ 0x78
 8001e9e:	4691      	mov	r9, r2
 8001ea0:	4680      	mov	r8, r0
 8001ea2:	460c      	mov	r4, r1
 8001ea4:	469a      	mov	sl, r3
 8001ea6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001eaa:	d807      	bhi.n	8001ebc <_printf_i+0x28>
 8001eac:	2f62      	cmp	r7, #98	@ 0x62
 8001eae:	d80a      	bhi.n	8001ec6 <_printf_i+0x32>
 8001eb0:	2f00      	cmp	r7, #0
 8001eb2:	f000 80d1 	beq.w	8002058 <_printf_i+0x1c4>
 8001eb6:	2f58      	cmp	r7, #88	@ 0x58
 8001eb8:	f000 80b8 	beq.w	800202c <_printf_i+0x198>
 8001ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001ec0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001ec4:	e03a      	b.n	8001f3c <_printf_i+0xa8>
 8001ec6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001eca:	2b15      	cmp	r3, #21
 8001ecc:	d8f6      	bhi.n	8001ebc <_printf_i+0x28>
 8001ece:	a101      	add	r1, pc, #4	@ (adr r1, 8001ed4 <_printf_i+0x40>)
 8001ed0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001ed4:	08001f2d 	.word	0x08001f2d
 8001ed8:	08001f41 	.word	0x08001f41
 8001edc:	08001ebd 	.word	0x08001ebd
 8001ee0:	08001ebd 	.word	0x08001ebd
 8001ee4:	08001ebd 	.word	0x08001ebd
 8001ee8:	08001ebd 	.word	0x08001ebd
 8001eec:	08001f41 	.word	0x08001f41
 8001ef0:	08001ebd 	.word	0x08001ebd
 8001ef4:	08001ebd 	.word	0x08001ebd
 8001ef8:	08001ebd 	.word	0x08001ebd
 8001efc:	08001ebd 	.word	0x08001ebd
 8001f00:	0800203f 	.word	0x0800203f
 8001f04:	08001f6b 	.word	0x08001f6b
 8001f08:	08001ff9 	.word	0x08001ff9
 8001f0c:	08001ebd 	.word	0x08001ebd
 8001f10:	08001ebd 	.word	0x08001ebd
 8001f14:	08002061 	.word	0x08002061
 8001f18:	08001ebd 	.word	0x08001ebd
 8001f1c:	08001f6b 	.word	0x08001f6b
 8001f20:	08001ebd 	.word	0x08001ebd
 8001f24:	08001ebd 	.word	0x08001ebd
 8001f28:	08002001 	.word	0x08002001
 8001f2c:	6833      	ldr	r3, [r6, #0]
 8001f2e:	1d1a      	adds	r2, r3, #4
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6032      	str	r2, [r6, #0]
 8001f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e09c      	b.n	800207a <_printf_i+0x1e6>
 8001f40:	6833      	ldr	r3, [r6, #0]
 8001f42:	6820      	ldr	r0, [r4, #0]
 8001f44:	1d19      	adds	r1, r3, #4
 8001f46:	6031      	str	r1, [r6, #0]
 8001f48:	0606      	lsls	r6, r0, #24
 8001f4a:	d501      	bpl.n	8001f50 <_printf_i+0xbc>
 8001f4c:	681d      	ldr	r5, [r3, #0]
 8001f4e:	e003      	b.n	8001f58 <_printf_i+0xc4>
 8001f50:	0645      	lsls	r5, r0, #25
 8001f52:	d5fb      	bpl.n	8001f4c <_printf_i+0xb8>
 8001f54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001f58:	2d00      	cmp	r5, #0
 8001f5a:	da03      	bge.n	8001f64 <_printf_i+0xd0>
 8001f5c:	232d      	movs	r3, #45	@ 0x2d
 8001f5e:	426d      	negs	r5, r5
 8001f60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001f64:	4858      	ldr	r0, [pc, #352]	@ (80020c8 <_printf_i+0x234>)
 8001f66:	230a      	movs	r3, #10
 8001f68:	e011      	b.n	8001f8e <_printf_i+0xfa>
 8001f6a:	6821      	ldr	r1, [r4, #0]
 8001f6c:	6833      	ldr	r3, [r6, #0]
 8001f6e:	0608      	lsls	r0, r1, #24
 8001f70:	f853 5b04 	ldr.w	r5, [r3], #4
 8001f74:	d402      	bmi.n	8001f7c <_printf_i+0xe8>
 8001f76:	0649      	lsls	r1, r1, #25
 8001f78:	bf48      	it	mi
 8001f7a:	b2ad      	uxthmi	r5, r5
 8001f7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8001f7e:	4852      	ldr	r0, [pc, #328]	@ (80020c8 <_printf_i+0x234>)
 8001f80:	6033      	str	r3, [r6, #0]
 8001f82:	bf14      	ite	ne
 8001f84:	230a      	movne	r3, #10
 8001f86:	2308      	moveq	r3, #8
 8001f88:	2100      	movs	r1, #0
 8001f8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001f8e:	6866      	ldr	r6, [r4, #4]
 8001f90:	60a6      	str	r6, [r4, #8]
 8001f92:	2e00      	cmp	r6, #0
 8001f94:	db05      	blt.n	8001fa2 <_printf_i+0x10e>
 8001f96:	6821      	ldr	r1, [r4, #0]
 8001f98:	432e      	orrs	r6, r5
 8001f9a:	f021 0104 	bic.w	r1, r1, #4
 8001f9e:	6021      	str	r1, [r4, #0]
 8001fa0:	d04b      	beq.n	800203a <_printf_i+0x1a6>
 8001fa2:	4616      	mov	r6, r2
 8001fa4:	fbb5 f1f3 	udiv	r1, r5, r3
 8001fa8:	fb03 5711 	mls	r7, r3, r1, r5
 8001fac:	5dc7      	ldrb	r7, [r0, r7]
 8001fae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001fb2:	462f      	mov	r7, r5
 8001fb4:	42bb      	cmp	r3, r7
 8001fb6:	460d      	mov	r5, r1
 8001fb8:	d9f4      	bls.n	8001fa4 <_printf_i+0x110>
 8001fba:	2b08      	cmp	r3, #8
 8001fbc:	d10b      	bne.n	8001fd6 <_printf_i+0x142>
 8001fbe:	6823      	ldr	r3, [r4, #0]
 8001fc0:	07df      	lsls	r7, r3, #31
 8001fc2:	d508      	bpl.n	8001fd6 <_printf_i+0x142>
 8001fc4:	6923      	ldr	r3, [r4, #16]
 8001fc6:	6861      	ldr	r1, [r4, #4]
 8001fc8:	4299      	cmp	r1, r3
 8001fca:	bfde      	ittt	le
 8001fcc:	2330      	movle	r3, #48	@ 0x30
 8001fce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001fd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001fd6:	1b92      	subs	r2, r2, r6
 8001fd8:	6122      	str	r2, [r4, #16]
 8001fda:	f8cd a000 	str.w	sl, [sp]
 8001fde:	464b      	mov	r3, r9
 8001fe0:	aa03      	add	r2, sp, #12
 8001fe2:	4621      	mov	r1, r4
 8001fe4:	4640      	mov	r0, r8
 8001fe6:	f7ff fee7 	bl	8001db8 <_printf_common>
 8001fea:	3001      	adds	r0, #1
 8001fec:	d14a      	bne.n	8002084 <_printf_i+0x1f0>
 8001fee:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff2:	b004      	add	sp, #16
 8001ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	f043 0320 	orr.w	r3, r3, #32
 8001ffe:	6023      	str	r3, [r4, #0]
 8002000:	4832      	ldr	r0, [pc, #200]	@ (80020cc <_printf_i+0x238>)
 8002002:	2778      	movs	r7, #120	@ 0x78
 8002004:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002008:	6823      	ldr	r3, [r4, #0]
 800200a:	6831      	ldr	r1, [r6, #0]
 800200c:	061f      	lsls	r7, r3, #24
 800200e:	f851 5b04 	ldr.w	r5, [r1], #4
 8002012:	d402      	bmi.n	800201a <_printf_i+0x186>
 8002014:	065f      	lsls	r7, r3, #25
 8002016:	bf48      	it	mi
 8002018:	b2ad      	uxthmi	r5, r5
 800201a:	6031      	str	r1, [r6, #0]
 800201c:	07d9      	lsls	r1, r3, #31
 800201e:	bf44      	itt	mi
 8002020:	f043 0320 	orrmi.w	r3, r3, #32
 8002024:	6023      	strmi	r3, [r4, #0]
 8002026:	b11d      	cbz	r5, 8002030 <_printf_i+0x19c>
 8002028:	2310      	movs	r3, #16
 800202a:	e7ad      	b.n	8001f88 <_printf_i+0xf4>
 800202c:	4826      	ldr	r0, [pc, #152]	@ (80020c8 <_printf_i+0x234>)
 800202e:	e7e9      	b.n	8002004 <_printf_i+0x170>
 8002030:	6823      	ldr	r3, [r4, #0]
 8002032:	f023 0320 	bic.w	r3, r3, #32
 8002036:	6023      	str	r3, [r4, #0]
 8002038:	e7f6      	b.n	8002028 <_printf_i+0x194>
 800203a:	4616      	mov	r6, r2
 800203c:	e7bd      	b.n	8001fba <_printf_i+0x126>
 800203e:	6833      	ldr	r3, [r6, #0]
 8002040:	6825      	ldr	r5, [r4, #0]
 8002042:	6961      	ldr	r1, [r4, #20]
 8002044:	1d18      	adds	r0, r3, #4
 8002046:	6030      	str	r0, [r6, #0]
 8002048:	062e      	lsls	r6, r5, #24
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	d501      	bpl.n	8002052 <_printf_i+0x1be>
 800204e:	6019      	str	r1, [r3, #0]
 8002050:	e002      	b.n	8002058 <_printf_i+0x1c4>
 8002052:	0668      	lsls	r0, r5, #25
 8002054:	d5fb      	bpl.n	800204e <_printf_i+0x1ba>
 8002056:	8019      	strh	r1, [r3, #0]
 8002058:	2300      	movs	r3, #0
 800205a:	6123      	str	r3, [r4, #16]
 800205c:	4616      	mov	r6, r2
 800205e:	e7bc      	b.n	8001fda <_printf_i+0x146>
 8002060:	6833      	ldr	r3, [r6, #0]
 8002062:	1d1a      	adds	r2, r3, #4
 8002064:	6032      	str	r2, [r6, #0]
 8002066:	681e      	ldr	r6, [r3, #0]
 8002068:	6862      	ldr	r2, [r4, #4]
 800206a:	2100      	movs	r1, #0
 800206c:	4630      	mov	r0, r6
 800206e:	f7fe f8b7 	bl	80001e0 <memchr>
 8002072:	b108      	cbz	r0, 8002078 <_printf_i+0x1e4>
 8002074:	1b80      	subs	r0, r0, r6
 8002076:	6060      	str	r0, [r4, #4]
 8002078:	6863      	ldr	r3, [r4, #4]
 800207a:	6123      	str	r3, [r4, #16]
 800207c:	2300      	movs	r3, #0
 800207e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002082:	e7aa      	b.n	8001fda <_printf_i+0x146>
 8002084:	6923      	ldr	r3, [r4, #16]
 8002086:	4632      	mov	r2, r6
 8002088:	4649      	mov	r1, r9
 800208a:	4640      	mov	r0, r8
 800208c:	47d0      	blx	sl
 800208e:	3001      	adds	r0, #1
 8002090:	d0ad      	beq.n	8001fee <_printf_i+0x15a>
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	079b      	lsls	r3, r3, #30
 8002096:	d413      	bmi.n	80020c0 <_printf_i+0x22c>
 8002098:	68e0      	ldr	r0, [r4, #12]
 800209a:	9b03      	ldr	r3, [sp, #12]
 800209c:	4298      	cmp	r0, r3
 800209e:	bfb8      	it	lt
 80020a0:	4618      	movlt	r0, r3
 80020a2:	e7a6      	b.n	8001ff2 <_printf_i+0x15e>
 80020a4:	2301      	movs	r3, #1
 80020a6:	4632      	mov	r2, r6
 80020a8:	4649      	mov	r1, r9
 80020aa:	4640      	mov	r0, r8
 80020ac:	47d0      	blx	sl
 80020ae:	3001      	adds	r0, #1
 80020b0:	d09d      	beq.n	8001fee <_printf_i+0x15a>
 80020b2:	3501      	adds	r5, #1
 80020b4:	68e3      	ldr	r3, [r4, #12]
 80020b6:	9903      	ldr	r1, [sp, #12]
 80020b8:	1a5b      	subs	r3, r3, r1
 80020ba:	42ab      	cmp	r3, r5
 80020bc:	dcf2      	bgt.n	80020a4 <_printf_i+0x210>
 80020be:	e7eb      	b.n	8002098 <_printf_i+0x204>
 80020c0:	2500      	movs	r5, #0
 80020c2:	f104 0619 	add.w	r6, r4, #25
 80020c6:	e7f5      	b.n	80020b4 <_printf_i+0x220>
 80020c8:	080044aa 	.word	0x080044aa
 80020cc:	080044bb 	.word	0x080044bb

080020d0 <std>:
 80020d0:	2300      	movs	r3, #0
 80020d2:	b510      	push	{r4, lr}
 80020d4:	4604      	mov	r4, r0
 80020d6:	e9c0 3300 	strd	r3, r3, [r0]
 80020da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80020de:	6083      	str	r3, [r0, #8]
 80020e0:	8181      	strh	r1, [r0, #12]
 80020e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80020e4:	81c2      	strh	r2, [r0, #14]
 80020e6:	6183      	str	r3, [r0, #24]
 80020e8:	4619      	mov	r1, r3
 80020ea:	2208      	movs	r2, #8
 80020ec:	305c      	adds	r0, #92	@ 0x5c
 80020ee:	f000 f9c2 	bl	8002476 <memset>
 80020f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002128 <std+0x58>)
 80020f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80020f6:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <std+0x5c>)
 80020f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80020fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002130 <std+0x60>)
 80020fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80020fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002134 <std+0x64>)
 8002100:	6323      	str	r3, [r4, #48]	@ 0x30
 8002102:	4b0d      	ldr	r3, [pc, #52]	@ (8002138 <std+0x68>)
 8002104:	6224      	str	r4, [r4, #32]
 8002106:	429c      	cmp	r4, r3
 8002108:	d006      	beq.n	8002118 <std+0x48>
 800210a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800210e:	4294      	cmp	r4, r2
 8002110:	d002      	beq.n	8002118 <std+0x48>
 8002112:	33d0      	adds	r3, #208	@ 0xd0
 8002114:	429c      	cmp	r4, r3
 8002116:	d105      	bne.n	8002124 <std+0x54>
 8002118:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800211c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002120:	f000 ba26 	b.w	8002570 <__retarget_lock_init_recursive>
 8002124:	bd10      	pop	{r4, pc}
 8002126:	bf00      	nop
 8002128:	080023f1 	.word	0x080023f1
 800212c:	08002413 	.word	0x08002413
 8002130:	0800244b 	.word	0x0800244b
 8002134:	0800246f 	.word	0x0800246f
 8002138:	20000228 	.word	0x20000228

0800213c <stdio_exit_handler>:
 800213c:	4a02      	ldr	r2, [pc, #8]	@ (8002148 <stdio_exit_handler+0xc>)
 800213e:	4903      	ldr	r1, [pc, #12]	@ (800214c <stdio_exit_handler+0x10>)
 8002140:	4803      	ldr	r0, [pc, #12]	@ (8002150 <stdio_exit_handler+0x14>)
 8002142:	f000 b869 	b.w	8002218 <_fwalk_sglue>
 8002146:	bf00      	nop
 8002148:	20000000 	.word	0x20000000
 800214c:	08003ea9 	.word	0x08003ea9
 8002150:	20000010 	.word	0x20000010

08002154 <cleanup_stdio>:
 8002154:	6841      	ldr	r1, [r0, #4]
 8002156:	4b0c      	ldr	r3, [pc, #48]	@ (8002188 <cleanup_stdio+0x34>)
 8002158:	4299      	cmp	r1, r3
 800215a:	b510      	push	{r4, lr}
 800215c:	4604      	mov	r4, r0
 800215e:	d001      	beq.n	8002164 <cleanup_stdio+0x10>
 8002160:	f001 fea2 	bl	8003ea8 <_fflush_r>
 8002164:	68a1      	ldr	r1, [r4, #8]
 8002166:	4b09      	ldr	r3, [pc, #36]	@ (800218c <cleanup_stdio+0x38>)
 8002168:	4299      	cmp	r1, r3
 800216a:	d002      	beq.n	8002172 <cleanup_stdio+0x1e>
 800216c:	4620      	mov	r0, r4
 800216e:	f001 fe9b 	bl	8003ea8 <_fflush_r>
 8002172:	68e1      	ldr	r1, [r4, #12]
 8002174:	4b06      	ldr	r3, [pc, #24]	@ (8002190 <cleanup_stdio+0x3c>)
 8002176:	4299      	cmp	r1, r3
 8002178:	d004      	beq.n	8002184 <cleanup_stdio+0x30>
 800217a:	4620      	mov	r0, r4
 800217c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002180:	f001 be92 	b.w	8003ea8 <_fflush_r>
 8002184:	bd10      	pop	{r4, pc}
 8002186:	bf00      	nop
 8002188:	20000228 	.word	0x20000228
 800218c:	20000290 	.word	0x20000290
 8002190:	200002f8 	.word	0x200002f8

08002194 <global_stdio_init.part.0>:
 8002194:	b510      	push	{r4, lr}
 8002196:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <global_stdio_init.part.0+0x30>)
 8002198:	4c0b      	ldr	r4, [pc, #44]	@ (80021c8 <global_stdio_init.part.0+0x34>)
 800219a:	4a0c      	ldr	r2, [pc, #48]	@ (80021cc <global_stdio_init.part.0+0x38>)
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	4620      	mov	r0, r4
 80021a0:	2200      	movs	r2, #0
 80021a2:	2104      	movs	r1, #4
 80021a4:	f7ff ff94 	bl	80020d0 <std>
 80021a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80021ac:	2201      	movs	r2, #1
 80021ae:	2109      	movs	r1, #9
 80021b0:	f7ff ff8e 	bl	80020d0 <std>
 80021b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80021b8:	2202      	movs	r2, #2
 80021ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021be:	2112      	movs	r1, #18
 80021c0:	f7ff bf86 	b.w	80020d0 <std>
 80021c4:	20000360 	.word	0x20000360
 80021c8:	20000228 	.word	0x20000228
 80021cc:	0800213d 	.word	0x0800213d

080021d0 <__sfp_lock_acquire>:
 80021d0:	4801      	ldr	r0, [pc, #4]	@ (80021d8 <__sfp_lock_acquire+0x8>)
 80021d2:	f000 b9ce 	b.w	8002572 <__retarget_lock_acquire_recursive>
 80021d6:	bf00      	nop
 80021d8:	20000369 	.word	0x20000369

080021dc <__sfp_lock_release>:
 80021dc:	4801      	ldr	r0, [pc, #4]	@ (80021e4 <__sfp_lock_release+0x8>)
 80021de:	f000 b9c9 	b.w	8002574 <__retarget_lock_release_recursive>
 80021e2:	bf00      	nop
 80021e4:	20000369 	.word	0x20000369

080021e8 <__sinit>:
 80021e8:	b510      	push	{r4, lr}
 80021ea:	4604      	mov	r4, r0
 80021ec:	f7ff fff0 	bl	80021d0 <__sfp_lock_acquire>
 80021f0:	6a23      	ldr	r3, [r4, #32]
 80021f2:	b11b      	cbz	r3, 80021fc <__sinit+0x14>
 80021f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80021f8:	f7ff bff0 	b.w	80021dc <__sfp_lock_release>
 80021fc:	4b04      	ldr	r3, [pc, #16]	@ (8002210 <__sinit+0x28>)
 80021fe:	6223      	str	r3, [r4, #32]
 8002200:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <__sinit+0x2c>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1f5      	bne.n	80021f4 <__sinit+0xc>
 8002208:	f7ff ffc4 	bl	8002194 <global_stdio_init.part.0>
 800220c:	e7f2      	b.n	80021f4 <__sinit+0xc>
 800220e:	bf00      	nop
 8002210:	08002155 	.word	0x08002155
 8002214:	20000360 	.word	0x20000360

08002218 <_fwalk_sglue>:
 8002218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800221c:	4607      	mov	r7, r0
 800221e:	4688      	mov	r8, r1
 8002220:	4614      	mov	r4, r2
 8002222:	2600      	movs	r6, #0
 8002224:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002228:	f1b9 0901 	subs.w	r9, r9, #1
 800222c:	d505      	bpl.n	800223a <_fwalk_sglue+0x22>
 800222e:	6824      	ldr	r4, [r4, #0]
 8002230:	2c00      	cmp	r4, #0
 8002232:	d1f7      	bne.n	8002224 <_fwalk_sglue+0xc>
 8002234:	4630      	mov	r0, r6
 8002236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800223a:	89ab      	ldrh	r3, [r5, #12]
 800223c:	2b01      	cmp	r3, #1
 800223e:	d907      	bls.n	8002250 <_fwalk_sglue+0x38>
 8002240:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002244:	3301      	adds	r3, #1
 8002246:	d003      	beq.n	8002250 <_fwalk_sglue+0x38>
 8002248:	4629      	mov	r1, r5
 800224a:	4638      	mov	r0, r7
 800224c:	47c0      	blx	r8
 800224e:	4306      	orrs	r6, r0
 8002250:	3568      	adds	r5, #104	@ 0x68
 8002252:	e7e9      	b.n	8002228 <_fwalk_sglue+0x10>

08002254 <iprintf>:
 8002254:	b40f      	push	{r0, r1, r2, r3}
 8002256:	b507      	push	{r0, r1, r2, lr}
 8002258:	4906      	ldr	r1, [pc, #24]	@ (8002274 <iprintf+0x20>)
 800225a:	ab04      	add	r3, sp, #16
 800225c:	6808      	ldr	r0, [r1, #0]
 800225e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002262:	6881      	ldr	r1, [r0, #8]
 8002264:	9301      	str	r3, [sp, #4]
 8002266:	f001 fc83 	bl	8003b70 <_vfiprintf_r>
 800226a:	b003      	add	sp, #12
 800226c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002270:	b004      	add	sp, #16
 8002272:	4770      	bx	lr
 8002274:	2000000c 	.word	0x2000000c

08002278 <setbuf>:
 8002278:	fab1 f281 	clz	r2, r1
 800227c:	0952      	lsrs	r2, r2, #5
 800227e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002282:	0052      	lsls	r2, r2, #1
 8002284:	f000 b800 	b.w	8002288 <setvbuf>

08002288 <setvbuf>:
 8002288:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800228c:	461d      	mov	r5, r3
 800228e:	4b57      	ldr	r3, [pc, #348]	@ (80023ec <setvbuf+0x164>)
 8002290:	681f      	ldr	r7, [r3, #0]
 8002292:	4604      	mov	r4, r0
 8002294:	460e      	mov	r6, r1
 8002296:	4690      	mov	r8, r2
 8002298:	b127      	cbz	r7, 80022a4 <setvbuf+0x1c>
 800229a:	6a3b      	ldr	r3, [r7, #32]
 800229c:	b913      	cbnz	r3, 80022a4 <setvbuf+0x1c>
 800229e:	4638      	mov	r0, r7
 80022a0:	f7ff ffa2 	bl	80021e8 <__sinit>
 80022a4:	f1b8 0f02 	cmp.w	r8, #2
 80022a8:	d006      	beq.n	80022b8 <setvbuf+0x30>
 80022aa:	f1b8 0f01 	cmp.w	r8, #1
 80022ae:	f200 809a 	bhi.w	80023e6 <setvbuf+0x15e>
 80022b2:	2d00      	cmp	r5, #0
 80022b4:	f2c0 8097 	blt.w	80023e6 <setvbuf+0x15e>
 80022b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022ba:	07d9      	lsls	r1, r3, #31
 80022bc:	d405      	bmi.n	80022ca <setvbuf+0x42>
 80022be:	89a3      	ldrh	r3, [r4, #12]
 80022c0:	059a      	lsls	r2, r3, #22
 80022c2:	d402      	bmi.n	80022ca <setvbuf+0x42>
 80022c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022c6:	f000 f954 	bl	8002572 <__retarget_lock_acquire_recursive>
 80022ca:	4621      	mov	r1, r4
 80022cc:	4638      	mov	r0, r7
 80022ce:	f001 fdeb 	bl	8003ea8 <_fflush_r>
 80022d2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80022d4:	b141      	cbz	r1, 80022e8 <setvbuf+0x60>
 80022d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80022da:	4299      	cmp	r1, r3
 80022dc:	d002      	beq.n	80022e4 <setvbuf+0x5c>
 80022de:	4638      	mov	r0, r7
 80022e0:	f000 ffa2 	bl	8003228 <_free_r>
 80022e4:	2300      	movs	r3, #0
 80022e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80022e8:	2300      	movs	r3, #0
 80022ea:	61a3      	str	r3, [r4, #24]
 80022ec:	6063      	str	r3, [r4, #4]
 80022ee:	89a3      	ldrh	r3, [r4, #12]
 80022f0:	061b      	lsls	r3, r3, #24
 80022f2:	d503      	bpl.n	80022fc <setvbuf+0x74>
 80022f4:	6921      	ldr	r1, [r4, #16]
 80022f6:	4638      	mov	r0, r7
 80022f8:	f000 ff96 	bl	8003228 <_free_r>
 80022fc:	89a3      	ldrh	r3, [r4, #12]
 80022fe:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8002302:	f023 0303 	bic.w	r3, r3, #3
 8002306:	f1b8 0f02 	cmp.w	r8, #2
 800230a:	81a3      	strh	r3, [r4, #12]
 800230c:	d061      	beq.n	80023d2 <setvbuf+0x14a>
 800230e:	ab01      	add	r3, sp, #4
 8002310:	466a      	mov	r2, sp
 8002312:	4621      	mov	r1, r4
 8002314:	4638      	mov	r0, r7
 8002316:	f001 fdef 	bl	8003ef8 <__swhatbuf_r>
 800231a:	89a3      	ldrh	r3, [r4, #12]
 800231c:	4318      	orrs	r0, r3
 800231e:	81a0      	strh	r0, [r4, #12]
 8002320:	bb2d      	cbnz	r5, 800236e <setvbuf+0xe6>
 8002322:	9d00      	ldr	r5, [sp, #0]
 8002324:	4628      	mov	r0, r5
 8002326:	f000 ffc9 	bl	80032bc <malloc>
 800232a:	4606      	mov	r6, r0
 800232c:	2800      	cmp	r0, #0
 800232e:	d152      	bne.n	80023d6 <setvbuf+0x14e>
 8002330:	f8dd 9000 	ldr.w	r9, [sp]
 8002334:	45a9      	cmp	r9, r5
 8002336:	d140      	bne.n	80023ba <setvbuf+0x132>
 8002338:	f04f 35ff 	mov.w	r5, #4294967295
 800233c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002340:	f043 0202 	orr.w	r2, r3, #2
 8002344:	81a2      	strh	r2, [r4, #12]
 8002346:	2200      	movs	r2, #0
 8002348:	60a2      	str	r2, [r4, #8]
 800234a:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800234e:	6022      	str	r2, [r4, #0]
 8002350:	6122      	str	r2, [r4, #16]
 8002352:	2201      	movs	r2, #1
 8002354:	6162      	str	r2, [r4, #20]
 8002356:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002358:	07d6      	lsls	r6, r2, #31
 800235a:	d404      	bmi.n	8002366 <setvbuf+0xde>
 800235c:	0598      	lsls	r0, r3, #22
 800235e:	d402      	bmi.n	8002366 <setvbuf+0xde>
 8002360:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002362:	f000 f907 	bl	8002574 <__retarget_lock_release_recursive>
 8002366:	4628      	mov	r0, r5
 8002368:	b003      	add	sp, #12
 800236a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800236e:	2e00      	cmp	r6, #0
 8002370:	d0d8      	beq.n	8002324 <setvbuf+0x9c>
 8002372:	6a3b      	ldr	r3, [r7, #32]
 8002374:	b913      	cbnz	r3, 800237c <setvbuf+0xf4>
 8002376:	4638      	mov	r0, r7
 8002378:	f7ff ff36 	bl	80021e8 <__sinit>
 800237c:	f1b8 0f01 	cmp.w	r8, #1
 8002380:	bf08      	it	eq
 8002382:	89a3      	ldrheq	r3, [r4, #12]
 8002384:	6026      	str	r6, [r4, #0]
 8002386:	bf04      	itt	eq
 8002388:	f043 0301 	orreq.w	r3, r3, #1
 800238c:	81a3      	strheq	r3, [r4, #12]
 800238e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002392:	f013 0208 	ands.w	r2, r3, #8
 8002396:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800239a:	d01e      	beq.n	80023da <setvbuf+0x152>
 800239c:	07d9      	lsls	r1, r3, #31
 800239e:	bf41      	itttt	mi
 80023a0:	2200      	movmi	r2, #0
 80023a2:	426d      	negmi	r5, r5
 80023a4:	60a2      	strmi	r2, [r4, #8]
 80023a6:	61a5      	strmi	r5, [r4, #24]
 80023a8:	bf58      	it	pl
 80023aa:	60a5      	strpl	r5, [r4, #8]
 80023ac:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80023ae:	07d2      	lsls	r2, r2, #31
 80023b0:	d401      	bmi.n	80023b6 <setvbuf+0x12e>
 80023b2:	059b      	lsls	r3, r3, #22
 80023b4:	d513      	bpl.n	80023de <setvbuf+0x156>
 80023b6:	2500      	movs	r5, #0
 80023b8:	e7d5      	b.n	8002366 <setvbuf+0xde>
 80023ba:	4648      	mov	r0, r9
 80023bc:	f000 ff7e 	bl	80032bc <malloc>
 80023c0:	4606      	mov	r6, r0
 80023c2:	2800      	cmp	r0, #0
 80023c4:	d0b8      	beq.n	8002338 <setvbuf+0xb0>
 80023c6:	89a3      	ldrh	r3, [r4, #12]
 80023c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023cc:	81a3      	strh	r3, [r4, #12]
 80023ce:	464d      	mov	r5, r9
 80023d0:	e7cf      	b.n	8002372 <setvbuf+0xea>
 80023d2:	2500      	movs	r5, #0
 80023d4:	e7b2      	b.n	800233c <setvbuf+0xb4>
 80023d6:	46a9      	mov	r9, r5
 80023d8:	e7f5      	b.n	80023c6 <setvbuf+0x13e>
 80023da:	60a2      	str	r2, [r4, #8]
 80023dc:	e7e6      	b.n	80023ac <setvbuf+0x124>
 80023de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80023e0:	f000 f8c8 	bl	8002574 <__retarget_lock_release_recursive>
 80023e4:	e7e7      	b.n	80023b6 <setvbuf+0x12e>
 80023e6:	f04f 35ff 	mov.w	r5, #4294967295
 80023ea:	e7bc      	b.n	8002366 <setvbuf+0xde>
 80023ec:	2000000c 	.word	0x2000000c

080023f0 <__sread>:
 80023f0:	b510      	push	{r4, lr}
 80023f2:	460c      	mov	r4, r1
 80023f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023f8:	f000 f86c 	bl	80024d4 <_read_r>
 80023fc:	2800      	cmp	r0, #0
 80023fe:	bfab      	itete	ge
 8002400:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002402:	89a3      	ldrhlt	r3, [r4, #12]
 8002404:	181b      	addge	r3, r3, r0
 8002406:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800240a:	bfac      	ite	ge
 800240c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800240e:	81a3      	strhlt	r3, [r4, #12]
 8002410:	bd10      	pop	{r4, pc}

08002412 <__swrite>:
 8002412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002416:	461f      	mov	r7, r3
 8002418:	898b      	ldrh	r3, [r1, #12]
 800241a:	05db      	lsls	r3, r3, #23
 800241c:	4605      	mov	r5, r0
 800241e:	460c      	mov	r4, r1
 8002420:	4616      	mov	r6, r2
 8002422:	d505      	bpl.n	8002430 <__swrite+0x1e>
 8002424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002428:	2302      	movs	r3, #2
 800242a:	2200      	movs	r2, #0
 800242c:	f000 f840 	bl	80024b0 <_lseek_r>
 8002430:	89a3      	ldrh	r3, [r4, #12]
 8002432:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002436:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800243a:	81a3      	strh	r3, [r4, #12]
 800243c:	4632      	mov	r2, r6
 800243e:	463b      	mov	r3, r7
 8002440:	4628      	mov	r0, r5
 8002442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002446:	f000 b857 	b.w	80024f8 <_write_r>

0800244a <__sseek>:
 800244a:	b510      	push	{r4, lr}
 800244c:	460c      	mov	r4, r1
 800244e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002452:	f000 f82d 	bl	80024b0 <_lseek_r>
 8002456:	1c43      	adds	r3, r0, #1
 8002458:	89a3      	ldrh	r3, [r4, #12]
 800245a:	bf15      	itete	ne
 800245c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800245e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002462:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002466:	81a3      	strheq	r3, [r4, #12]
 8002468:	bf18      	it	ne
 800246a:	81a3      	strhne	r3, [r4, #12]
 800246c:	bd10      	pop	{r4, pc}

0800246e <__sclose>:
 800246e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002472:	f000 b80d 	b.w	8002490 <_close_r>

08002476 <memset>:
 8002476:	4402      	add	r2, r0
 8002478:	4603      	mov	r3, r0
 800247a:	4293      	cmp	r3, r2
 800247c:	d100      	bne.n	8002480 <memset+0xa>
 800247e:	4770      	bx	lr
 8002480:	f803 1b01 	strb.w	r1, [r3], #1
 8002484:	e7f9      	b.n	800247a <memset+0x4>
	...

08002488 <_localeconv_r>:
 8002488:	4800      	ldr	r0, [pc, #0]	@ (800248c <_localeconv_r+0x4>)
 800248a:	4770      	bx	lr
 800248c:	2000014c 	.word	0x2000014c

08002490 <_close_r>:
 8002490:	b538      	push	{r3, r4, r5, lr}
 8002492:	4d06      	ldr	r5, [pc, #24]	@ (80024ac <_close_r+0x1c>)
 8002494:	2300      	movs	r3, #0
 8002496:	4604      	mov	r4, r0
 8002498:	4608      	mov	r0, r1
 800249a:	602b      	str	r3, [r5, #0]
 800249c:	f7ff f838 	bl	8001510 <_close>
 80024a0:	1c43      	adds	r3, r0, #1
 80024a2:	d102      	bne.n	80024aa <_close_r+0x1a>
 80024a4:	682b      	ldr	r3, [r5, #0]
 80024a6:	b103      	cbz	r3, 80024aa <_close_r+0x1a>
 80024a8:	6023      	str	r3, [r4, #0]
 80024aa:	bd38      	pop	{r3, r4, r5, pc}
 80024ac:	20000364 	.word	0x20000364

080024b0 <_lseek_r>:
 80024b0:	b538      	push	{r3, r4, r5, lr}
 80024b2:	4d07      	ldr	r5, [pc, #28]	@ (80024d0 <_lseek_r+0x20>)
 80024b4:	4604      	mov	r4, r0
 80024b6:	4608      	mov	r0, r1
 80024b8:	4611      	mov	r1, r2
 80024ba:	2200      	movs	r2, #0
 80024bc:	602a      	str	r2, [r5, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	f7ff f84d 	bl	800155e <_lseek>
 80024c4:	1c43      	adds	r3, r0, #1
 80024c6:	d102      	bne.n	80024ce <_lseek_r+0x1e>
 80024c8:	682b      	ldr	r3, [r5, #0]
 80024ca:	b103      	cbz	r3, 80024ce <_lseek_r+0x1e>
 80024cc:	6023      	str	r3, [r4, #0]
 80024ce:	bd38      	pop	{r3, r4, r5, pc}
 80024d0:	20000364 	.word	0x20000364

080024d4 <_read_r>:
 80024d4:	b538      	push	{r3, r4, r5, lr}
 80024d6:	4d07      	ldr	r5, [pc, #28]	@ (80024f4 <_read_r+0x20>)
 80024d8:	4604      	mov	r4, r0
 80024da:	4608      	mov	r0, r1
 80024dc:	4611      	mov	r1, r2
 80024de:	2200      	movs	r2, #0
 80024e0:	602a      	str	r2, [r5, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	f7fe fff7 	bl	80014d6 <_read>
 80024e8:	1c43      	adds	r3, r0, #1
 80024ea:	d102      	bne.n	80024f2 <_read_r+0x1e>
 80024ec:	682b      	ldr	r3, [r5, #0]
 80024ee:	b103      	cbz	r3, 80024f2 <_read_r+0x1e>
 80024f0:	6023      	str	r3, [r4, #0]
 80024f2:	bd38      	pop	{r3, r4, r5, pc}
 80024f4:	20000364 	.word	0x20000364

080024f8 <_write_r>:
 80024f8:	b538      	push	{r3, r4, r5, lr}
 80024fa:	4d07      	ldr	r5, [pc, #28]	@ (8002518 <_write_r+0x20>)
 80024fc:	4604      	mov	r4, r0
 80024fe:	4608      	mov	r0, r1
 8002500:	4611      	mov	r1, r2
 8002502:	2200      	movs	r2, #0
 8002504:	602a      	str	r2, [r5, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	f7fe fde4 	bl	80010d4 <_write>
 800250c:	1c43      	adds	r3, r0, #1
 800250e:	d102      	bne.n	8002516 <_write_r+0x1e>
 8002510:	682b      	ldr	r3, [r5, #0]
 8002512:	b103      	cbz	r3, 8002516 <_write_r+0x1e>
 8002514:	6023      	str	r3, [r4, #0]
 8002516:	bd38      	pop	{r3, r4, r5, pc}
 8002518:	20000364 	.word	0x20000364

0800251c <__errno>:
 800251c:	4b01      	ldr	r3, [pc, #4]	@ (8002524 <__errno+0x8>)
 800251e:	6818      	ldr	r0, [r3, #0]
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	2000000c 	.word	0x2000000c

08002528 <__libc_init_array>:
 8002528:	b570      	push	{r4, r5, r6, lr}
 800252a:	4d0d      	ldr	r5, [pc, #52]	@ (8002560 <__libc_init_array+0x38>)
 800252c:	4c0d      	ldr	r4, [pc, #52]	@ (8002564 <__libc_init_array+0x3c>)
 800252e:	1b64      	subs	r4, r4, r5
 8002530:	10a4      	asrs	r4, r4, #2
 8002532:	2600      	movs	r6, #0
 8002534:	42a6      	cmp	r6, r4
 8002536:	d109      	bne.n	800254c <__libc_init_array+0x24>
 8002538:	4d0b      	ldr	r5, [pc, #44]	@ (8002568 <__libc_init_array+0x40>)
 800253a:	4c0c      	ldr	r4, [pc, #48]	@ (800256c <__libc_init_array+0x44>)
 800253c:	f001 fec2 	bl	80042c4 <_init>
 8002540:	1b64      	subs	r4, r4, r5
 8002542:	10a4      	asrs	r4, r4, #2
 8002544:	2600      	movs	r6, #0
 8002546:	42a6      	cmp	r6, r4
 8002548:	d105      	bne.n	8002556 <__libc_init_array+0x2e>
 800254a:	bd70      	pop	{r4, r5, r6, pc}
 800254c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002550:	4798      	blx	r3
 8002552:	3601      	adds	r6, #1
 8002554:	e7ee      	b.n	8002534 <__libc_init_array+0xc>
 8002556:	f855 3b04 	ldr.w	r3, [r5], #4
 800255a:	4798      	blx	r3
 800255c:	3601      	adds	r6, #1
 800255e:	e7f2      	b.n	8002546 <__libc_init_array+0x1e>
 8002560:	08004814 	.word	0x08004814
 8002564:	08004814 	.word	0x08004814
 8002568:	08004814 	.word	0x08004814
 800256c:	08004818 	.word	0x08004818

08002570 <__retarget_lock_init_recursive>:
 8002570:	4770      	bx	lr

08002572 <__retarget_lock_acquire_recursive>:
 8002572:	4770      	bx	lr

08002574 <__retarget_lock_release_recursive>:
 8002574:	4770      	bx	lr

08002576 <quorem>:
 8002576:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800257a:	6903      	ldr	r3, [r0, #16]
 800257c:	690c      	ldr	r4, [r1, #16]
 800257e:	42a3      	cmp	r3, r4
 8002580:	4607      	mov	r7, r0
 8002582:	db7e      	blt.n	8002682 <quorem+0x10c>
 8002584:	3c01      	subs	r4, #1
 8002586:	f101 0814 	add.w	r8, r1, #20
 800258a:	00a3      	lsls	r3, r4, #2
 800258c:	f100 0514 	add.w	r5, r0, #20
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002596:	9301      	str	r3, [sp, #4]
 8002598:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800259c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80025a0:	3301      	adds	r3, #1
 80025a2:	429a      	cmp	r2, r3
 80025a4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80025a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80025ac:	d32e      	bcc.n	800260c <quorem+0x96>
 80025ae:	f04f 0a00 	mov.w	sl, #0
 80025b2:	46c4      	mov	ip, r8
 80025b4:	46ae      	mov	lr, r5
 80025b6:	46d3      	mov	fp, sl
 80025b8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80025bc:	b298      	uxth	r0, r3
 80025be:	fb06 a000 	mla	r0, r6, r0, sl
 80025c2:	0c02      	lsrs	r2, r0, #16
 80025c4:	0c1b      	lsrs	r3, r3, #16
 80025c6:	fb06 2303 	mla	r3, r6, r3, r2
 80025ca:	f8de 2000 	ldr.w	r2, [lr]
 80025ce:	b280      	uxth	r0, r0
 80025d0:	b292      	uxth	r2, r2
 80025d2:	1a12      	subs	r2, r2, r0
 80025d4:	445a      	add	r2, fp
 80025d6:	f8de 0000 	ldr.w	r0, [lr]
 80025da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80025de:	b29b      	uxth	r3, r3
 80025e0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80025e4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80025e8:	b292      	uxth	r2, r2
 80025ea:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80025ee:	45e1      	cmp	r9, ip
 80025f0:	f84e 2b04 	str.w	r2, [lr], #4
 80025f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80025f8:	d2de      	bcs.n	80025b8 <quorem+0x42>
 80025fa:	9b00      	ldr	r3, [sp, #0]
 80025fc:	58eb      	ldr	r3, [r5, r3]
 80025fe:	b92b      	cbnz	r3, 800260c <quorem+0x96>
 8002600:	9b01      	ldr	r3, [sp, #4]
 8002602:	3b04      	subs	r3, #4
 8002604:	429d      	cmp	r5, r3
 8002606:	461a      	mov	r2, r3
 8002608:	d32f      	bcc.n	800266a <quorem+0xf4>
 800260a:	613c      	str	r4, [r7, #16]
 800260c:	4638      	mov	r0, r7
 800260e:	f001 f97d 	bl	800390c <__mcmp>
 8002612:	2800      	cmp	r0, #0
 8002614:	db25      	blt.n	8002662 <quorem+0xec>
 8002616:	4629      	mov	r1, r5
 8002618:	2000      	movs	r0, #0
 800261a:	f858 2b04 	ldr.w	r2, [r8], #4
 800261e:	f8d1 c000 	ldr.w	ip, [r1]
 8002622:	fa1f fe82 	uxth.w	lr, r2
 8002626:	fa1f f38c 	uxth.w	r3, ip
 800262a:	eba3 030e 	sub.w	r3, r3, lr
 800262e:	4403      	add	r3, r0
 8002630:	0c12      	lsrs	r2, r2, #16
 8002632:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002636:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800263a:	b29b      	uxth	r3, r3
 800263c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002640:	45c1      	cmp	r9, r8
 8002642:	f841 3b04 	str.w	r3, [r1], #4
 8002646:	ea4f 4022 	mov.w	r0, r2, asr #16
 800264a:	d2e6      	bcs.n	800261a <quorem+0xa4>
 800264c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002650:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002654:	b922      	cbnz	r2, 8002660 <quorem+0xea>
 8002656:	3b04      	subs	r3, #4
 8002658:	429d      	cmp	r5, r3
 800265a:	461a      	mov	r2, r3
 800265c:	d30b      	bcc.n	8002676 <quorem+0x100>
 800265e:	613c      	str	r4, [r7, #16]
 8002660:	3601      	adds	r6, #1
 8002662:	4630      	mov	r0, r6
 8002664:	b003      	add	sp, #12
 8002666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	3b04      	subs	r3, #4
 800266e:	2a00      	cmp	r2, #0
 8002670:	d1cb      	bne.n	800260a <quorem+0x94>
 8002672:	3c01      	subs	r4, #1
 8002674:	e7c6      	b.n	8002604 <quorem+0x8e>
 8002676:	6812      	ldr	r2, [r2, #0]
 8002678:	3b04      	subs	r3, #4
 800267a:	2a00      	cmp	r2, #0
 800267c:	d1ef      	bne.n	800265e <quorem+0xe8>
 800267e:	3c01      	subs	r4, #1
 8002680:	e7ea      	b.n	8002658 <quorem+0xe2>
 8002682:	2000      	movs	r0, #0
 8002684:	e7ee      	b.n	8002664 <quorem+0xee>
	...

08002688 <_dtoa_r>:
 8002688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800268c:	69c7      	ldr	r7, [r0, #28]
 800268e:	b097      	sub	sp, #92	@ 0x5c
 8002690:	ed8d 0b04 	vstr	d0, [sp, #16]
 8002694:	ec55 4b10 	vmov	r4, r5, d0
 8002698:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800269a:	9107      	str	r1, [sp, #28]
 800269c:	4681      	mov	r9, r0
 800269e:	920c      	str	r2, [sp, #48]	@ 0x30
 80026a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80026a2:	b97f      	cbnz	r7, 80026c4 <_dtoa_r+0x3c>
 80026a4:	2010      	movs	r0, #16
 80026a6:	f000 fe09 	bl	80032bc <malloc>
 80026aa:	4602      	mov	r2, r0
 80026ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80026b0:	b920      	cbnz	r0, 80026bc <_dtoa_r+0x34>
 80026b2:	4ba9      	ldr	r3, [pc, #676]	@ (8002958 <_dtoa_r+0x2d0>)
 80026b4:	21ef      	movs	r1, #239	@ 0xef
 80026b6:	48a9      	ldr	r0, [pc, #676]	@ (800295c <_dtoa_r+0x2d4>)
 80026b8:	f001 fd54 	bl	8004164 <__assert_func>
 80026bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80026c0:	6007      	str	r7, [r0, #0]
 80026c2:	60c7      	str	r7, [r0, #12]
 80026c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80026c8:	6819      	ldr	r1, [r3, #0]
 80026ca:	b159      	cbz	r1, 80026e4 <_dtoa_r+0x5c>
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	604a      	str	r2, [r1, #4]
 80026d0:	2301      	movs	r3, #1
 80026d2:	4093      	lsls	r3, r2
 80026d4:	608b      	str	r3, [r1, #8]
 80026d6:	4648      	mov	r0, r9
 80026d8:	f000 fee6 	bl	80034a8 <_Bfree>
 80026dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	1e2b      	subs	r3, r5, #0
 80026e6:	bfb9      	ittee	lt
 80026e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80026ec:	9305      	strlt	r3, [sp, #20]
 80026ee:	2300      	movge	r3, #0
 80026f0:	6033      	strge	r3, [r6, #0]
 80026f2:	9f05      	ldr	r7, [sp, #20]
 80026f4:	4b9a      	ldr	r3, [pc, #616]	@ (8002960 <_dtoa_r+0x2d8>)
 80026f6:	bfbc      	itt	lt
 80026f8:	2201      	movlt	r2, #1
 80026fa:	6032      	strlt	r2, [r6, #0]
 80026fc:	43bb      	bics	r3, r7
 80026fe:	d112      	bne.n	8002726 <_dtoa_r+0x9e>
 8002700:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002702:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002706:	6013      	str	r3, [r2, #0]
 8002708:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800270c:	4323      	orrs	r3, r4
 800270e:	f000 855a 	beq.w	80031c6 <_dtoa_r+0xb3e>
 8002712:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002714:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8002974 <_dtoa_r+0x2ec>
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 855c 	beq.w	80031d6 <_dtoa_r+0xb4e>
 800271e:	f10a 0303 	add.w	r3, sl, #3
 8002722:	f000 bd56 	b.w	80031d2 <_dtoa_r+0xb4a>
 8002726:	ed9d 7b04 	vldr	d7, [sp, #16]
 800272a:	2200      	movs	r2, #0
 800272c:	ec51 0b17 	vmov	r0, r1, d7
 8002730:	2300      	movs	r3, #0
 8002732:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002736:	f7fe f9cf 	bl	8000ad8 <__aeabi_dcmpeq>
 800273a:	4680      	mov	r8, r0
 800273c:	b158      	cbz	r0, 8002756 <_dtoa_r+0xce>
 800273e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002740:	2301      	movs	r3, #1
 8002742:	6013      	str	r3, [r2, #0]
 8002744:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002746:	b113      	cbz	r3, 800274e <_dtoa_r+0xc6>
 8002748:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800274a:	4b86      	ldr	r3, [pc, #536]	@ (8002964 <_dtoa_r+0x2dc>)
 800274c:	6013      	str	r3, [r2, #0]
 800274e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8002978 <_dtoa_r+0x2f0>
 8002752:	f000 bd40 	b.w	80031d6 <_dtoa_r+0xb4e>
 8002756:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800275a:	aa14      	add	r2, sp, #80	@ 0x50
 800275c:	a915      	add	r1, sp, #84	@ 0x54
 800275e:	4648      	mov	r0, r9
 8002760:	f001 f984 	bl	8003a6c <__d2b>
 8002764:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8002768:	9002      	str	r0, [sp, #8]
 800276a:	2e00      	cmp	r6, #0
 800276c:	d078      	beq.n	8002860 <_dtoa_r+0x1d8>
 800276e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002770:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8002774:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002778:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800277c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002780:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002784:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002788:	4619      	mov	r1, r3
 800278a:	2200      	movs	r2, #0
 800278c:	4b76      	ldr	r3, [pc, #472]	@ (8002968 <_dtoa_r+0x2e0>)
 800278e:	f7fd fd83 	bl	8000298 <__aeabi_dsub>
 8002792:	a36b      	add	r3, pc, #428	@ (adr r3, 8002940 <_dtoa_r+0x2b8>)
 8002794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002798:	f7fd ff36 	bl	8000608 <__aeabi_dmul>
 800279c:	a36a      	add	r3, pc, #424	@ (adr r3, 8002948 <_dtoa_r+0x2c0>)
 800279e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a2:	f7fd fd7b 	bl	800029c <__adddf3>
 80027a6:	4604      	mov	r4, r0
 80027a8:	4630      	mov	r0, r6
 80027aa:	460d      	mov	r5, r1
 80027ac:	f7fd fec2 	bl	8000534 <__aeabi_i2d>
 80027b0:	a367      	add	r3, pc, #412	@ (adr r3, 8002950 <_dtoa_r+0x2c8>)
 80027b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b6:	f7fd ff27 	bl	8000608 <__aeabi_dmul>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4620      	mov	r0, r4
 80027c0:	4629      	mov	r1, r5
 80027c2:	f7fd fd6b 	bl	800029c <__adddf3>
 80027c6:	4604      	mov	r4, r0
 80027c8:	460d      	mov	r5, r1
 80027ca:	f7fe f9cd 	bl	8000b68 <__aeabi_d2iz>
 80027ce:	2200      	movs	r2, #0
 80027d0:	4607      	mov	r7, r0
 80027d2:	2300      	movs	r3, #0
 80027d4:	4620      	mov	r0, r4
 80027d6:	4629      	mov	r1, r5
 80027d8:	f7fe f988 	bl	8000aec <__aeabi_dcmplt>
 80027dc:	b140      	cbz	r0, 80027f0 <_dtoa_r+0x168>
 80027de:	4638      	mov	r0, r7
 80027e0:	f7fd fea8 	bl	8000534 <__aeabi_i2d>
 80027e4:	4622      	mov	r2, r4
 80027e6:	462b      	mov	r3, r5
 80027e8:	f7fe f976 	bl	8000ad8 <__aeabi_dcmpeq>
 80027ec:	b900      	cbnz	r0, 80027f0 <_dtoa_r+0x168>
 80027ee:	3f01      	subs	r7, #1
 80027f0:	2f16      	cmp	r7, #22
 80027f2:	d852      	bhi.n	800289a <_dtoa_r+0x212>
 80027f4:	4b5d      	ldr	r3, [pc, #372]	@ (800296c <_dtoa_r+0x2e4>)
 80027f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80027fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002802:	f7fe f973 	bl	8000aec <__aeabi_dcmplt>
 8002806:	2800      	cmp	r0, #0
 8002808:	d049      	beq.n	800289e <_dtoa_r+0x216>
 800280a:	3f01      	subs	r7, #1
 800280c:	2300      	movs	r3, #0
 800280e:	9310      	str	r3, [sp, #64]	@ 0x40
 8002810:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002812:	1b9b      	subs	r3, r3, r6
 8002814:	1e5a      	subs	r2, r3, #1
 8002816:	bf45      	ittet	mi
 8002818:	f1c3 0301 	rsbmi	r3, r3, #1
 800281c:	9300      	strmi	r3, [sp, #0]
 800281e:	2300      	movpl	r3, #0
 8002820:	2300      	movmi	r3, #0
 8002822:	9206      	str	r2, [sp, #24]
 8002824:	bf54      	ite	pl
 8002826:	9300      	strpl	r3, [sp, #0]
 8002828:	9306      	strmi	r3, [sp, #24]
 800282a:	2f00      	cmp	r7, #0
 800282c:	db39      	blt.n	80028a2 <_dtoa_r+0x21a>
 800282e:	9b06      	ldr	r3, [sp, #24]
 8002830:	970d      	str	r7, [sp, #52]	@ 0x34
 8002832:	443b      	add	r3, r7
 8002834:	9306      	str	r3, [sp, #24]
 8002836:	2300      	movs	r3, #0
 8002838:	9308      	str	r3, [sp, #32]
 800283a:	9b07      	ldr	r3, [sp, #28]
 800283c:	2b09      	cmp	r3, #9
 800283e:	d863      	bhi.n	8002908 <_dtoa_r+0x280>
 8002840:	2b05      	cmp	r3, #5
 8002842:	bfc4      	itt	gt
 8002844:	3b04      	subgt	r3, #4
 8002846:	9307      	strgt	r3, [sp, #28]
 8002848:	9b07      	ldr	r3, [sp, #28]
 800284a:	f1a3 0302 	sub.w	r3, r3, #2
 800284e:	bfcc      	ite	gt
 8002850:	2400      	movgt	r4, #0
 8002852:	2401      	movle	r4, #1
 8002854:	2b03      	cmp	r3, #3
 8002856:	d863      	bhi.n	8002920 <_dtoa_r+0x298>
 8002858:	e8df f003 	tbb	[pc, r3]
 800285c:	2b375452 	.word	0x2b375452
 8002860:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8002864:	441e      	add	r6, r3
 8002866:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800286a:	2b20      	cmp	r3, #32
 800286c:	bfc1      	itttt	gt
 800286e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8002872:	409f      	lslgt	r7, r3
 8002874:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8002878:	fa24 f303 	lsrgt.w	r3, r4, r3
 800287c:	bfd6      	itet	le
 800287e:	f1c3 0320 	rsble	r3, r3, #32
 8002882:	ea47 0003 	orrgt.w	r0, r7, r3
 8002886:	fa04 f003 	lslle.w	r0, r4, r3
 800288a:	f7fd fe43 	bl	8000514 <__aeabi_ui2d>
 800288e:	2201      	movs	r2, #1
 8002890:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8002894:	3e01      	subs	r6, #1
 8002896:	9212      	str	r2, [sp, #72]	@ 0x48
 8002898:	e776      	b.n	8002788 <_dtoa_r+0x100>
 800289a:	2301      	movs	r3, #1
 800289c:	e7b7      	b.n	800280e <_dtoa_r+0x186>
 800289e:	9010      	str	r0, [sp, #64]	@ 0x40
 80028a0:	e7b6      	b.n	8002810 <_dtoa_r+0x188>
 80028a2:	9b00      	ldr	r3, [sp, #0]
 80028a4:	1bdb      	subs	r3, r3, r7
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	427b      	negs	r3, r7
 80028aa:	9308      	str	r3, [sp, #32]
 80028ac:	2300      	movs	r3, #0
 80028ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80028b0:	e7c3      	b.n	800283a <_dtoa_r+0x1b2>
 80028b2:	2301      	movs	r3, #1
 80028b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80028b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80028b8:	eb07 0b03 	add.w	fp, r7, r3
 80028bc:	f10b 0301 	add.w	r3, fp, #1
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	9303      	str	r3, [sp, #12]
 80028c4:	bfb8      	it	lt
 80028c6:	2301      	movlt	r3, #1
 80028c8:	e006      	b.n	80028d8 <_dtoa_r+0x250>
 80028ca:	2301      	movs	r3, #1
 80028cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80028ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	dd28      	ble.n	8002926 <_dtoa_r+0x29e>
 80028d4:	469b      	mov	fp, r3
 80028d6:	9303      	str	r3, [sp, #12]
 80028d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80028dc:	2100      	movs	r1, #0
 80028de:	2204      	movs	r2, #4
 80028e0:	f102 0514 	add.w	r5, r2, #20
 80028e4:	429d      	cmp	r5, r3
 80028e6:	d926      	bls.n	8002936 <_dtoa_r+0x2ae>
 80028e8:	6041      	str	r1, [r0, #4]
 80028ea:	4648      	mov	r0, r9
 80028ec:	f000 fd9c 	bl	8003428 <_Balloc>
 80028f0:	4682      	mov	sl, r0
 80028f2:	2800      	cmp	r0, #0
 80028f4:	d142      	bne.n	800297c <_dtoa_r+0x2f4>
 80028f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002970 <_dtoa_r+0x2e8>)
 80028f8:	4602      	mov	r2, r0
 80028fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80028fe:	e6da      	b.n	80026b6 <_dtoa_r+0x2e>
 8002900:	2300      	movs	r3, #0
 8002902:	e7e3      	b.n	80028cc <_dtoa_r+0x244>
 8002904:	2300      	movs	r3, #0
 8002906:	e7d5      	b.n	80028b4 <_dtoa_r+0x22c>
 8002908:	2401      	movs	r4, #1
 800290a:	2300      	movs	r3, #0
 800290c:	9307      	str	r3, [sp, #28]
 800290e:	9409      	str	r4, [sp, #36]	@ 0x24
 8002910:	f04f 3bff 	mov.w	fp, #4294967295
 8002914:	2200      	movs	r2, #0
 8002916:	f8cd b00c 	str.w	fp, [sp, #12]
 800291a:	2312      	movs	r3, #18
 800291c:	920c      	str	r2, [sp, #48]	@ 0x30
 800291e:	e7db      	b.n	80028d8 <_dtoa_r+0x250>
 8002920:	2301      	movs	r3, #1
 8002922:	9309      	str	r3, [sp, #36]	@ 0x24
 8002924:	e7f4      	b.n	8002910 <_dtoa_r+0x288>
 8002926:	f04f 0b01 	mov.w	fp, #1
 800292a:	f8cd b00c 	str.w	fp, [sp, #12]
 800292e:	465b      	mov	r3, fp
 8002930:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8002934:	e7d0      	b.n	80028d8 <_dtoa_r+0x250>
 8002936:	3101      	adds	r1, #1
 8002938:	0052      	lsls	r2, r2, #1
 800293a:	e7d1      	b.n	80028e0 <_dtoa_r+0x258>
 800293c:	f3af 8000 	nop.w
 8002940:	636f4361 	.word	0x636f4361
 8002944:	3fd287a7 	.word	0x3fd287a7
 8002948:	8b60c8b3 	.word	0x8b60c8b3
 800294c:	3fc68a28 	.word	0x3fc68a28
 8002950:	509f79fb 	.word	0x509f79fb
 8002954:	3fd34413 	.word	0x3fd34413
 8002958:	080044d9 	.word	0x080044d9
 800295c:	080044f0 	.word	0x080044f0
 8002960:	7ff00000 	.word	0x7ff00000
 8002964:	080044a9 	.word	0x080044a9
 8002968:	3ff80000 	.word	0x3ff80000
 800296c:	08004640 	.word	0x08004640
 8002970:	08004548 	.word	0x08004548
 8002974:	080044d5 	.word	0x080044d5
 8002978:	080044a8 	.word	0x080044a8
 800297c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002980:	6018      	str	r0, [r3, #0]
 8002982:	9b03      	ldr	r3, [sp, #12]
 8002984:	2b0e      	cmp	r3, #14
 8002986:	f200 80a1 	bhi.w	8002acc <_dtoa_r+0x444>
 800298a:	2c00      	cmp	r4, #0
 800298c:	f000 809e 	beq.w	8002acc <_dtoa_r+0x444>
 8002990:	2f00      	cmp	r7, #0
 8002992:	dd33      	ble.n	80029fc <_dtoa_r+0x374>
 8002994:	4b9c      	ldr	r3, [pc, #624]	@ (8002c08 <_dtoa_r+0x580>)
 8002996:	f007 020f 	and.w	r2, r7, #15
 800299a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800299e:	ed93 7b00 	vldr	d7, [r3]
 80029a2:	05f8      	lsls	r0, r7, #23
 80029a4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80029a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80029ac:	d516      	bpl.n	80029dc <_dtoa_r+0x354>
 80029ae:	4b97      	ldr	r3, [pc, #604]	@ (8002c0c <_dtoa_r+0x584>)
 80029b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80029b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80029b8:	f7fd ff50 	bl	800085c <__aeabi_ddiv>
 80029bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80029c0:	f004 040f 	and.w	r4, r4, #15
 80029c4:	2603      	movs	r6, #3
 80029c6:	4d91      	ldr	r5, [pc, #580]	@ (8002c0c <_dtoa_r+0x584>)
 80029c8:	b954      	cbnz	r4, 80029e0 <_dtoa_r+0x358>
 80029ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80029ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80029d2:	f7fd ff43 	bl	800085c <__aeabi_ddiv>
 80029d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80029da:	e028      	b.n	8002a2e <_dtoa_r+0x3a6>
 80029dc:	2602      	movs	r6, #2
 80029de:	e7f2      	b.n	80029c6 <_dtoa_r+0x33e>
 80029e0:	07e1      	lsls	r1, r4, #31
 80029e2:	d508      	bpl.n	80029f6 <_dtoa_r+0x36e>
 80029e4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80029e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80029ec:	f7fd fe0c 	bl	8000608 <__aeabi_dmul>
 80029f0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80029f4:	3601      	adds	r6, #1
 80029f6:	1064      	asrs	r4, r4, #1
 80029f8:	3508      	adds	r5, #8
 80029fa:	e7e5      	b.n	80029c8 <_dtoa_r+0x340>
 80029fc:	f000 80af 	beq.w	8002b5e <_dtoa_r+0x4d6>
 8002a00:	427c      	negs	r4, r7
 8002a02:	4b81      	ldr	r3, [pc, #516]	@ (8002c08 <_dtoa_r+0x580>)
 8002a04:	4d81      	ldr	r5, [pc, #516]	@ (8002c0c <_dtoa_r+0x584>)
 8002a06:	f004 020f 	and.w	r2, r4, #15
 8002a0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002a16:	f7fd fdf7 	bl	8000608 <__aeabi_dmul>
 8002a1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002a1e:	1124      	asrs	r4, r4, #4
 8002a20:	2300      	movs	r3, #0
 8002a22:	2602      	movs	r6, #2
 8002a24:	2c00      	cmp	r4, #0
 8002a26:	f040 808f 	bne.w	8002b48 <_dtoa_r+0x4c0>
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1d3      	bne.n	80029d6 <_dtoa_r+0x34e>
 8002a2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8002a30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 8094 	beq.w	8002b62 <_dtoa_r+0x4da>
 8002a3a:	4b75      	ldr	r3, [pc, #468]	@ (8002c10 <_dtoa_r+0x588>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	4620      	mov	r0, r4
 8002a40:	4629      	mov	r1, r5
 8002a42:	f7fe f853 	bl	8000aec <__aeabi_dcmplt>
 8002a46:	2800      	cmp	r0, #0
 8002a48:	f000 808b 	beq.w	8002b62 <_dtoa_r+0x4da>
 8002a4c:	9b03      	ldr	r3, [sp, #12]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 8087 	beq.w	8002b62 <_dtoa_r+0x4da>
 8002a54:	f1bb 0f00 	cmp.w	fp, #0
 8002a58:	dd34      	ble.n	8002ac4 <_dtoa_r+0x43c>
 8002a5a:	4620      	mov	r0, r4
 8002a5c:	4b6d      	ldr	r3, [pc, #436]	@ (8002c14 <_dtoa_r+0x58c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	4629      	mov	r1, r5
 8002a62:	f7fd fdd1 	bl	8000608 <__aeabi_dmul>
 8002a66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002a6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8002a6e:	3601      	adds	r6, #1
 8002a70:	465c      	mov	r4, fp
 8002a72:	4630      	mov	r0, r6
 8002a74:	f7fd fd5e 	bl	8000534 <__aeabi_i2d>
 8002a78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002a7c:	f7fd fdc4 	bl	8000608 <__aeabi_dmul>
 8002a80:	4b65      	ldr	r3, [pc, #404]	@ (8002c18 <_dtoa_r+0x590>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	f7fd fc0a 	bl	800029c <__adddf3>
 8002a88:	4605      	mov	r5, r0
 8002a8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8002a8e:	2c00      	cmp	r4, #0
 8002a90:	d16a      	bne.n	8002b68 <_dtoa_r+0x4e0>
 8002a92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002a96:	4b61      	ldr	r3, [pc, #388]	@ (8002c1c <_dtoa_r+0x594>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f7fd fbfd 	bl	8000298 <__aeabi_dsub>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002aa6:	462a      	mov	r2, r5
 8002aa8:	4633      	mov	r3, r6
 8002aaa:	f7fe f83d 	bl	8000b28 <__aeabi_dcmpgt>
 8002aae:	2800      	cmp	r0, #0
 8002ab0:	f040 8298 	bne.w	8002fe4 <_dtoa_r+0x95c>
 8002ab4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ab8:	462a      	mov	r2, r5
 8002aba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8002abe:	f7fe f815 	bl	8000aec <__aeabi_dcmplt>
 8002ac2:	bb38      	cbnz	r0, 8002b14 <_dtoa_r+0x48c>
 8002ac4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8002ac8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8002acc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f2c0 8157 	blt.w	8002d82 <_dtoa_r+0x6fa>
 8002ad4:	2f0e      	cmp	r7, #14
 8002ad6:	f300 8154 	bgt.w	8002d82 <_dtoa_r+0x6fa>
 8002ada:	4b4b      	ldr	r3, [pc, #300]	@ (8002c08 <_dtoa_r+0x580>)
 8002adc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8002ae0:	ed93 7b00 	vldr	d7, [r3]
 8002ae4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	ed8d 7b00 	vstr	d7, [sp]
 8002aec:	f280 80e5 	bge.w	8002cba <_dtoa_r+0x632>
 8002af0:	9b03      	ldr	r3, [sp, #12]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	f300 80e1 	bgt.w	8002cba <_dtoa_r+0x632>
 8002af8:	d10c      	bne.n	8002b14 <_dtoa_r+0x48c>
 8002afa:	4b48      	ldr	r3, [pc, #288]	@ (8002c1c <_dtoa_r+0x594>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	ec51 0b17 	vmov	r0, r1, d7
 8002b02:	f7fd fd81 	bl	8000608 <__aeabi_dmul>
 8002b06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002b0a:	f7fe f803 	bl	8000b14 <__aeabi_dcmpge>
 8002b0e:	2800      	cmp	r0, #0
 8002b10:	f000 8266 	beq.w	8002fe0 <_dtoa_r+0x958>
 8002b14:	2400      	movs	r4, #0
 8002b16:	4625      	mov	r5, r4
 8002b18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8002b1a:	4656      	mov	r6, sl
 8002b1c:	ea6f 0803 	mvn.w	r8, r3
 8002b20:	2700      	movs	r7, #0
 8002b22:	4621      	mov	r1, r4
 8002b24:	4648      	mov	r0, r9
 8002b26:	f000 fcbf 	bl	80034a8 <_Bfree>
 8002b2a:	2d00      	cmp	r5, #0
 8002b2c:	f000 80bd 	beq.w	8002caa <_dtoa_r+0x622>
 8002b30:	b12f      	cbz	r7, 8002b3e <_dtoa_r+0x4b6>
 8002b32:	42af      	cmp	r7, r5
 8002b34:	d003      	beq.n	8002b3e <_dtoa_r+0x4b6>
 8002b36:	4639      	mov	r1, r7
 8002b38:	4648      	mov	r0, r9
 8002b3a:	f000 fcb5 	bl	80034a8 <_Bfree>
 8002b3e:	4629      	mov	r1, r5
 8002b40:	4648      	mov	r0, r9
 8002b42:	f000 fcb1 	bl	80034a8 <_Bfree>
 8002b46:	e0b0      	b.n	8002caa <_dtoa_r+0x622>
 8002b48:	07e2      	lsls	r2, r4, #31
 8002b4a:	d505      	bpl.n	8002b58 <_dtoa_r+0x4d0>
 8002b4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8002b50:	f7fd fd5a 	bl	8000608 <__aeabi_dmul>
 8002b54:	3601      	adds	r6, #1
 8002b56:	2301      	movs	r3, #1
 8002b58:	1064      	asrs	r4, r4, #1
 8002b5a:	3508      	adds	r5, #8
 8002b5c:	e762      	b.n	8002a24 <_dtoa_r+0x39c>
 8002b5e:	2602      	movs	r6, #2
 8002b60:	e765      	b.n	8002a2e <_dtoa_r+0x3a6>
 8002b62:	9c03      	ldr	r4, [sp, #12]
 8002b64:	46b8      	mov	r8, r7
 8002b66:	e784      	b.n	8002a72 <_dtoa_r+0x3ea>
 8002b68:	4b27      	ldr	r3, [pc, #156]	@ (8002c08 <_dtoa_r+0x580>)
 8002b6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002b6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8002b70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002b74:	4454      	add	r4, sl
 8002b76:	2900      	cmp	r1, #0
 8002b78:	d054      	beq.n	8002c24 <_dtoa_r+0x59c>
 8002b7a:	4929      	ldr	r1, [pc, #164]	@ (8002c20 <_dtoa_r+0x598>)
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f7fd fe6d 	bl	800085c <__aeabi_ddiv>
 8002b82:	4633      	mov	r3, r6
 8002b84:	462a      	mov	r2, r5
 8002b86:	f7fd fb87 	bl	8000298 <__aeabi_dsub>
 8002b8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8002b8e:	4656      	mov	r6, sl
 8002b90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002b94:	f7fd ffe8 	bl	8000b68 <__aeabi_d2iz>
 8002b98:	4605      	mov	r5, r0
 8002b9a:	f7fd fccb 	bl	8000534 <__aeabi_i2d>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002ba6:	f7fd fb77 	bl	8000298 <__aeabi_dsub>
 8002baa:	3530      	adds	r5, #48	@ 0x30
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002bb4:	f806 5b01 	strb.w	r5, [r6], #1
 8002bb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002bbc:	f7fd ff96 	bl	8000aec <__aeabi_dcmplt>
 8002bc0:	2800      	cmp	r0, #0
 8002bc2:	d172      	bne.n	8002caa <_dtoa_r+0x622>
 8002bc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002bc8:	4911      	ldr	r1, [pc, #68]	@ (8002c10 <_dtoa_r+0x588>)
 8002bca:	2000      	movs	r0, #0
 8002bcc:	f7fd fb64 	bl	8000298 <__aeabi_dsub>
 8002bd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002bd4:	f7fd ff8a 	bl	8000aec <__aeabi_dcmplt>
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	f040 80b4 	bne.w	8002d46 <_dtoa_r+0x6be>
 8002bde:	42a6      	cmp	r6, r4
 8002be0:	f43f af70 	beq.w	8002ac4 <_dtoa_r+0x43c>
 8002be4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8002be8:	4b0a      	ldr	r3, [pc, #40]	@ (8002c14 <_dtoa_r+0x58c>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	f7fd fd0c 	bl	8000608 <__aeabi_dmul>
 8002bf0:	4b08      	ldr	r3, [pc, #32]	@ (8002c14 <_dtoa_r+0x58c>)
 8002bf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002bfc:	f7fd fd04 	bl	8000608 <__aeabi_dmul>
 8002c00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002c04:	e7c4      	b.n	8002b90 <_dtoa_r+0x508>
 8002c06:	bf00      	nop
 8002c08:	08004640 	.word	0x08004640
 8002c0c:	08004618 	.word	0x08004618
 8002c10:	3ff00000 	.word	0x3ff00000
 8002c14:	40240000 	.word	0x40240000
 8002c18:	401c0000 	.word	0x401c0000
 8002c1c:	40140000 	.word	0x40140000
 8002c20:	3fe00000 	.word	0x3fe00000
 8002c24:	4631      	mov	r1, r6
 8002c26:	4628      	mov	r0, r5
 8002c28:	f7fd fcee 	bl	8000608 <__aeabi_dmul>
 8002c2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8002c30:	9413      	str	r4, [sp, #76]	@ 0x4c
 8002c32:	4656      	mov	r6, sl
 8002c34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002c38:	f7fd ff96 	bl	8000b68 <__aeabi_d2iz>
 8002c3c:	4605      	mov	r5, r0
 8002c3e:	f7fd fc79 	bl	8000534 <__aeabi_i2d>
 8002c42:	4602      	mov	r2, r0
 8002c44:	460b      	mov	r3, r1
 8002c46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002c4a:	f7fd fb25 	bl	8000298 <__aeabi_dsub>
 8002c4e:	3530      	adds	r5, #48	@ 0x30
 8002c50:	f806 5b01 	strb.w	r5, [r6], #1
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	42a6      	cmp	r6, r4
 8002c5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c5e:	f04f 0200 	mov.w	r2, #0
 8002c62:	d124      	bne.n	8002cae <_dtoa_r+0x626>
 8002c64:	4baf      	ldr	r3, [pc, #700]	@ (8002f24 <_dtoa_r+0x89c>)
 8002c66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8002c6a:	f7fd fb17 	bl	800029c <__adddf3>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	460b      	mov	r3, r1
 8002c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002c76:	f7fd ff57 	bl	8000b28 <__aeabi_dcmpgt>
 8002c7a:	2800      	cmp	r0, #0
 8002c7c:	d163      	bne.n	8002d46 <_dtoa_r+0x6be>
 8002c7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8002c82:	49a8      	ldr	r1, [pc, #672]	@ (8002f24 <_dtoa_r+0x89c>)
 8002c84:	2000      	movs	r0, #0
 8002c86:	f7fd fb07 	bl	8000298 <__aeabi_dsub>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002c92:	f7fd ff2b 	bl	8000aec <__aeabi_dcmplt>
 8002c96:	2800      	cmp	r0, #0
 8002c98:	f43f af14 	beq.w	8002ac4 <_dtoa_r+0x43c>
 8002c9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8002c9e:	1e73      	subs	r3, r6, #1
 8002ca0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8002ca2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8002ca6:	2b30      	cmp	r3, #48	@ 0x30
 8002ca8:	d0f8      	beq.n	8002c9c <_dtoa_r+0x614>
 8002caa:	4647      	mov	r7, r8
 8002cac:	e03b      	b.n	8002d26 <_dtoa_r+0x69e>
 8002cae:	4b9e      	ldr	r3, [pc, #632]	@ (8002f28 <_dtoa_r+0x8a0>)
 8002cb0:	f7fd fcaa 	bl	8000608 <__aeabi_dmul>
 8002cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002cb8:	e7bc      	b.n	8002c34 <_dtoa_r+0x5ac>
 8002cba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8002cbe:	4656      	mov	r6, sl
 8002cc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	4629      	mov	r1, r5
 8002cc8:	f7fd fdc8 	bl	800085c <__aeabi_ddiv>
 8002ccc:	f7fd ff4c 	bl	8000b68 <__aeabi_d2iz>
 8002cd0:	4680      	mov	r8, r0
 8002cd2:	f7fd fc2f 	bl	8000534 <__aeabi_i2d>
 8002cd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002cda:	f7fd fc95 	bl	8000608 <__aeabi_dmul>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	4629      	mov	r1, r5
 8002ce6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8002cea:	f7fd fad5 	bl	8000298 <__aeabi_dsub>
 8002cee:	f806 4b01 	strb.w	r4, [r6], #1
 8002cf2:	9d03      	ldr	r5, [sp, #12]
 8002cf4:	eba6 040a 	sub.w	r4, r6, sl
 8002cf8:	42a5      	cmp	r5, r4
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	d133      	bne.n	8002d68 <_dtoa_r+0x6e0>
 8002d00:	f7fd facc 	bl	800029c <__adddf3>
 8002d04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002d08:	4604      	mov	r4, r0
 8002d0a:	460d      	mov	r5, r1
 8002d0c:	f7fd ff0c 	bl	8000b28 <__aeabi_dcmpgt>
 8002d10:	b9c0      	cbnz	r0, 8002d44 <_dtoa_r+0x6bc>
 8002d12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002d16:	4620      	mov	r0, r4
 8002d18:	4629      	mov	r1, r5
 8002d1a:	f7fd fedd 	bl	8000ad8 <__aeabi_dcmpeq>
 8002d1e:	b110      	cbz	r0, 8002d26 <_dtoa_r+0x69e>
 8002d20:	f018 0f01 	tst.w	r8, #1
 8002d24:	d10e      	bne.n	8002d44 <_dtoa_r+0x6bc>
 8002d26:	9902      	ldr	r1, [sp, #8]
 8002d28:	4648      	mov	r0, r9
 8002d2a:	f000 fbbd 	bl	80034a8 <_Bfree>
 8002d2e:	2300      	movs	r3, #0
 8002d30:	7033      	strb	r3, [r6, #0]
 8002d32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002d34:	3701      	adds	r7, #1
 8002d36:	601f      	str	r7, [r3, #0]
 8002d38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 824b 	beq.w	80031d6 <_dtoa_r+0xb4e>
 8002d40:	601e      	str	r6, [r3, #0]
 8002d42:	e248      	b.n	80031d6 <_dtoa_r+0xb4e>
 8002d44:	46b8      	mov	r8, r7
 8002d46:	4633      	mov	r3, r6
 8002d48:	461e      	mov	r6, r3
 8002d4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8002d4e:	2a39      	cmp	r2, #57	@ 0x39
 8002d50:	d106      	bne.n	8002d60 <_dtoa_r+0x6d8>
 8002d52:	459a      	cmp	sl, r3
 8002d54:	d1f8      	bne.n	8002d48 <_dtoa_r+0x6c0>
 8002d56:	2230      	movs	r2, #48	@ 0x30
 8002d58:	f108 0801 	add.w	r8, r8, #1
 8002d5c:	f88a 2000 	strb.w	r2, [sl]
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	3201      	adds	r2, #1
 8002d64:	701a      	strb	r2, [r3, #0]
 8002d66:	e7a0      	b.n	8002caa <_dtoa_r+0x622>
 8002d68:	4b6f      	ldr	r3, [pc, #444]	@ (8002f28 <_dtoa_r+0x8a0>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f7fd fc4c 	bl	8000608 <__aeabi_dmul>
 8002d70:	2200      	movs	r2, #0
 8002d72:	2300      	movs	r3, #0
 8002d74:	4604      	mov	r4, r0
 8002d76:	460d      	mov	r5, r1
 8002d78:	f7fd feae 	bl	8000ad8 <__aeabi_dcmpeq>
 8002d7c:	2800      	cmp	r0, #0
 8002d7e:	d09f      	beq.n	8002cc0 <_dtoa_r+0x638>
 8002d80:	e7d1      	b.n	8002d26 <_dtoa_r+0x69e>
 8002d82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d84:	2a00      	cmp	r2, #0
 8002d86:	f000 80ea 	beq.w	8002f5e <_dtoa_r+0x8d6>
 8002d8a:	9a07      	ldr	r2, [sp, #28]
 8002d8c:	2a01      	cmp	r2, #1
 8002d8e:	f300 80cd 	bgt.w	8002f2c <_dtoa_r+0x8a4>
 8002d92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002d94:	2a00      	cmp	r2, #0
 8002d96:	f000 80c1 	beq.w	8002f1c <_dtoa_r+0x894>
 8002d9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8002d9e:	9c08      	ldr	r4, [sp, #32]
 8002da0:	9e00      	ldr	r6, [sp, #0]
 8002da2:	9a00      	ldr	r2, [sp, #0]
 8002da4:	441a      	add	r2, r3
 8002da6:	9200      	str	r2, [sp, #0]
 8002da8:	9a06      	ldr	r2, [sp, #24]
 8002daa:	2101      	movs	r1, #1
 8002dac:	441a      	add	r2, r3
 8002dae:	4648      	mov	r0, r9
 8002db0:	9206      	str	r2, [sp, #24]
 8002db2:	f000 fc2d 	bl	8003610 <__i2b>
 8002db6:	4605      	mov	r5, r0
 8002db8:	b166      	cbz	r6, 8002dd4 <_dtoa_r+0x74c>
 8002dba:	9b06      	ldr	r3, [sp, #24]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	dd09      	ble.n	8002dd4 <_dtoa_r+0x74c>
 8002dc0:	42b3      	cmp	r3, r6
 8002dc2:	9a00      	ldr	r2, [sp, #0]
 8002dc4:	bfa8      	it	ge
 8002dc6:	4633      	movge	r3, r6
 8002dc8:	1ad2      	subs	r2, r2, r3
 8002dca:	9200      	str	r2, [sp, #0]
 8002dcc:	9a06      	ldr	r2, [sp, #24]
 8002dce:	1af6      	subs	r6, r6, r3
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	9306      	str	r3, [sp, #24]
 8002dd4:	9b08      	ldr	r3, [sp, #32]
 8002dd6:	b30b      	cbz	r3, 8002e1c <_dtoa_r+0x794>
 8002dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 80c6 	beq.w	8002f6c <_dtoa_r+0x8e4>
 8002de0:	2c00      	cmp	r4, #0
 8002de2:	f000 80c0 	beq.w	8002f66 <_dtoa_r+0x8de>
 8002de6:	4629      	mov	r1, r5
 8002de8:	4622      	mov	r2, r4
 8002dea:	4648      	mov	r0, r9
 8002dec:	f000 fcc8 	bl	8003780 <__pow5mult>
 8002df0:	9a02      	ldr	r2, [sp, #8]
 8002df2:	4601      	mov	r1, r0
 8002df4:	4605      	mov	r5, r0
 8002df6:	4648      	mov	r0, r9
 8002df8:	f000 fc20 	bl	800363c <__multiply>
 8002dfc:	9902      	ldr	r1, [sp, #8]
 8002dfe:	4680      	mov	r8, r0
 8002e00:	4648      	mov	r0, r9
 8002e02:	f000 fb51 	bl	80034a8 <_Bfree>
 8002e06:	9b08      	ldr	r3, [sp, #32]
 8002e08:	1b1b      	subs	r3, r3, r4
 8002e0a:	9308      	str	r3, [sp, #32]
 8002e0c:	f000 80b1 	beq.w	8002f72 <_dtoa_r+0x8ea>
 8002e10:	9a08      	ldr	r2, [sp, #32]
 8002e12:	4641      	mov	r1, r8
 8002e14:	4648      	mov	r0, r9
 8002e16:	f000 fcb3 	bl	8003780 <__pow5mult>
 8002e1a:	9002      	str	r0, [sp, #8]
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	4648      	mov	r0, r9
 8002e20:	f000 fbf6 	bl	8003610 <__i2b>
 8002e24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002e26:	4604      	mov	r4, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	f000 81d8 	beq.w	80031de <_dtoa_r+0xb56>
 8002e2e:	461a      	mov	r2, r3
 8002e30:	4601      	mov	r1, r0
 8002e32:	4648      	mov	r0, r9
 8002e34:	f000 fca4 	bl	8003780 <__pow5mult>
 8002e38:	9b07      	ldr	r3, [sp, #28]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	4604      	mov	r4, r0
 8002e3e:	f300 809f 	bgt.w	8002f80 <_dtoa_r+0x8f8>
 8002e42:	9b04      	ldr	r3, [sp, #16]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f040 8097 	bne.w	8002f78 <_dtoa_r+0x8f0>
 8002e4a:	9b05      	ldr	r3, [sp, #20]
 8002e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f040 8093 	bne.w	8002f7c <_dtoa_r+0x8f4>
 8002e56:	9b05      	ldr	r3, [sp, #20]
 8002e58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e5c:	0d1b      	lsrs	r3, r3, #20
 8002e5e:	051b      	lsls	r3, r3, #20
 8002e60:	b133      	cbz	r3, 8002e70 <_dtoa_r+0x7e8>
 8002e62:	9b00      	ldr	r3, [sp, #0]
 8002e64:	3301      	adds	r3, #1
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	9b06      	ldr	r3, [sp, #24]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	9306      	str	r3, [sp, #24]
 8002e6e:	2301      	movs	r3, #1
 8002e70:	9308      	str	r3, [sp, #32]
 8002e72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	f000 81b8 	beq.w	80031ea <_dtoa_r+0xb62>
 8002e7a:	6923      	ldr	r3, [r4, #16]
 8002e7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002e80:	6918      	ldr	r0, [r3, #16]
 8002e82:	f000 fb79 	bl	8003578 <__hi0bits>
 8002e86:	f1c0 0020 	rsb	r0, r0, #32
 8002e8a:	9b06      	ldr	r3, [sp, #24]
 8002e8c:	4418      	add	r0, r3
 8002e8e:	f010 001f 	ands.w	r0, r0, #31
 8002e92:	f000 8082 	beq.w	8002f9a <_dtoa_r+0x912>
 8002e96:	f1c0 0320 	rsb	r3, r0, #32
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	dd73      	ble.n	8002f86 <_dtoa_r+0x8fe>
 8002e9e:	9b00      	ldr	r3, [sp, #0]
 8002ea0:	f1c0 001c 	rsb	r0, r0, #28
 8002ea4:	4403      	add	r3, r0
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	9b06      	ldr	r3, [sp, #24]
 8002eaa:	4403      	add	r3, r0
 8002eac:	4406      	add	r6, r0
 8002eae:	9306      	str	r3, [sp, #24]
 8002eb0:	9b00      	ldr	r3, [sp, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	dd05      	ble.n	8002ec2 <_dtoa_r+0x83a>
 8002eb6:	9902      	ldr	r1, [sp, #8]
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4648      	mov	r0, r9
 8002ebc:	f000 fcba 	bl	8003834 <__lshift>
 8002ec0:	9002      	str	r0, [sp, #8]
 8002ec2:	9b06      	ldr	r3, [sp, #24]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	dd05      	ble.n	8002ed4 <_dtoa_r+0x84c>
 8002ec8:	4621      	mov	r1, r4
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4648      	mov	r0, r9
 8002ece:	f000 fcb1 	bl	8003834 <__lshift>
 8002ed2:	4604      	mov	r4, r0
 8002ed4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d061      	beq.n	8002f9e <_dtoa_r+0x916>
 8002eda:	9802      	ldr	r0, [sp, #8]
 8002edc:	4621      	mov	r1, r4
 8002ede:	f000 fd15 	bl	800390c <__mcmp>
 8002ee2:	2800      	cmp	r0, #0
 8002ee4:	da5b      	bge.n	8002f9e <_dtoa_r+0x916>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	9902      	ldr	r1, [sp, #8]
 8002eea:	220a      	movs	r2, #10
 8002eec:	4648      	mov	r0, r9
 8002eee:	f000 fafd 	bl	80034ec <__multadd>
 8002ef2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ef4:	9002      	str	r0, [sp, #8]
 8002ef6:	f107 38ff 	add.w	r8, r7, #4294967295
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 8177 	beq.w	80031ee <_dtoa_r+0xb66>
 8002f00:	4629      	mov	r1, r5
 8002f02:	2300      	movs	r3, #0
 8002f04:	220a      	movs	r2, #10
 8002f06:	4648      	mov	r0, r9
 8002f08:	f000 faf0 	bl	80034ec <__multadd>
 8002f0c:	f1bb 0f00 	cmp.w	fp, #0
 8002f10:	4605      	mov	r5, r0
 8002f12:	dc6f      	bgt.n	8002ff4 <_dtoa_r+0x96c>
 8002f14:	9b07      	ldr	r3, [sp, #28]
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	dc49      	bgt.n	8002fae <_dtoa_r+0x926>
 8002f1a:	e06b      	b.n	8002ff4 <_dtoa_r+0x96c>
 8002f1c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002f1e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8002f22:	e73c      	b.n	8002d9e <_dtoa_r+0x716>
 8002f24:	3fe00000 	.word	0x3fe00000
 8002f28:	40240000 	.word	0x40240000
 8002f2c:	9b03      	ldr	r3, [sp, #12]
 8002f2e:	1e5c      	subs	r4, r3, #1
 8002f30:	9b08      	ldr	r3, [sp, #32]
 8002f32:	42a3      	cmp	r3, r4
 8002f34:	db09      	blt.n	8002f4a <_dtoa_r+0x8c2>
 8002f36:	1b1c      	subs	r4, r3, r4
 8002f38:	9b03      	ldr	r3, [sp, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f6bf af30 	bge.w	8002da0 <_dtoa_r+0x718>
 8002f40:	9b00      	ldr	r3, [sp, #0]
 8002f42:	9a03      	ldr	r2, [sp, #12]
 8002f44:	1a9e      	subs	r6, r3, r2
 8002f46:	2300      	movs	r3, #0
 8002f48:	e72b      	b.n	8002da2 <_dtoa_r+0x71a>
 8002f4a:	9b08      	ldr	r3, [sp, #32]
 8002f4c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8002f4e:	9408      	str	r4, [sp, #32]
 8002f50:	1ae3      	subs	r3, r4, r3
 8002f52:	441a      	add	r2, r3
 8002f54:	9e00      	ldr	r6, [sp, #0]
 8002f56:	9b03      	ldr	r3, [sp, #12]
 8002f58:	920d      	str	r2, [sp, #52]	@ 0x34
 8002f5a:	2400      	movs	r4, #0
 8002f5c:	e721      	b.n	8002da2 <_dtoa_r+0x71a>
 8002f5e:	9c08      	ldr	r4, [sp, #32]
 8002f60:	9e00      	ldr	r6, [sp, #0]
 8002f62:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8002f64:	e728      	b.n	8002db8 <_dtoa_r+0x730>
 8002f66:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8002f6a:	e751      	b.n	8002e10 <_dtoa_r+0x788>
 8002f6c:	9a08      	ldr	r2, [sp, #32]
 8002f6e:	9902      	ldr	r1, [sp, #8]
 8002f70:	e750      	b.n	8002e14 <_dtoa_r+0x78c>
 8002f72:	f8cd 8008 	str.w	r8, [sp, #8]
 8002f76:	e751      	b.n	8002e1c <_dtoa_r+0x794>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e779      	b.n	8002e70 <_dtoa_r+0x7e8>
 8002f7c:	9b04      	ldr	r3, [sp, #16]
 8002f7e:	e777      	b.n	8002e70 <_dtoa_r+0x7e8>
 8002f80:	2300      	movs	r3, #0
 8002f82:	9308      	str	r3, [sp, #32]
 8002f84:	e779      	b.n	8002e7a <_dtoa_r+0x7f2>
 8002f86:	d093      	beq.n	8002eb0 <_dtoa_r+0x828>
 8002f88:	9a00      	ldr	r2, [sp, #0]
 8002f8a:	331c      	adds	r3, #28
 8002f8c:	441a      	add	r2, r3
 8002f8e:	9200      	str	r2, [sp, #0]
 8002f90:	9a06      	ldr	r2, [sp, #24]
 8002f92:	441a      	add	r2, r3
 8002f94:	441e      	add	r6, r3
 8002f96:	9206      	str	r2, [sp, #24]
 8002f98:	e78a      	b.n	8002eb0 <_dtoa_r+0x828>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	e7f4      	b.n	8002f88 <_dtoa_r+0x900>
 8002f9e:	9b03      	ldr	r3, [sp, #12]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	46b8      	mov	r8, r7
 8002fa4:	dc20      	bgt.n	8002fe8 <_dtoa_r+0x960>
 8002fa6:	469b      	mov	fp, r3
 8002fa8:	9b07      	ldr	r3, [sp, #28]
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	dd1e      	ble.n	8002fec <_dtoa_r+0x964>
 8002fae:	f1bb 0f00 	cmp.w	fp, #0
 8002fb2:	f47f adb1 	bne.w	8002b18 <_dtoa_r+0x490>
 8002fb6:	4621      	mov	r1, r4
 8002fb8:	465b      	mov	r3, fp
 8002fba:	2205      	movs	r2, #5
 8002fbc:	4648      	mov	r0, r9
 8002fbe:	f000 fa95 	bl	80034ec <__multadd>
 8002fc2:	4601      	mov	r1, r0
 8002fc4:	4604      	mov	r4, r0
 8002fc6:	9802      	ldr	r0, [sp, #8]
 8002fc8:	f000 fca0 	bl	800390c <__mcmp>
 8002fcc:	2800      	cmp	r0, #0
 8002fce:	f77f ada3 	ble.w	8002b18 <_dtoa_r+0x490>
 8002fd2:	4656      	mov	r6, sl
 8002fd4:	2331      	movs	r3, #49	@ 0x31
 8002fd6:	f806 3b01 	strb.w	r3, [r6], #1
 8002fda:	f108 0801 	add.w	r8, r8, #1
 8002fde:	e59f      	b.n	8002b20 <_dtoa_r+0x498>
 8002fe0:	9c03      	ldr	r4, [sp, #12]
 8002fe2:	46b8      	mov	r8, r7
 8002fe4:	4625      	mov	r5, r4
 8002fe6:	e7f4      	b.n	8002fd2 <_dtoa_r+0x94a>
 8002fe8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8002fec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 8101 	beq.w	80031f6 <_dtoa_r+0xb6e>
 8002ff4:	2e00      	cmp	r6, #0
 8002ff6:	dd05      	ble.n	8003004 <_dtoa_r+0x97c>
 8002ff8:	4629      	mov	r1, r5
 8002ffa:	4632      	mov	r2, r6
 8002ffc:	4648      	mov	r0, r9
 8002ffe:	f000 fc19 	bl	8003834 <__lshift>
 8003002:	4605      	mov	r5, r0
 8003004:	9b08      	ldr	r3, [sp, #32]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d05c      	beq.n	80030c4 <_dtoa_r+0xa3c>
 800300a:	6869      	ldr	r1, [r5, #4]
 800300c:	4648      	mov	r0, r9
 800300e:	f000 fa0b 	bl	8003428 <_Balloc>
 8003012:	4606      	mov	r6, r0
 8003014:	b928      	cbnz	r0, 8003022 <_dtoa_r+0x99a>
 8003016:	4b82      	ldr	r3, [pc, #520]	@ (8003220 <_dtoa_r+0xb98>)
 8003018:	4602      	mov	r2, r0
 800301a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800301e:	f7ff bb4a 	b.w	80026b6 <_dtoa_r+0x2e>
 8003022:	692a      	ldr	r2, [r5, #16]
 8003024:	3202      	adds	r2, #2
 8003026:	0092      	lsls	r2, r2, #2
 8003028:	f105 010c 	add.w	r1, r5, #12
 800302c:	300c      	adds	r0, #12
 800302e:	f001 f88b 	bl	8004148 <memcpy>
 8003032:	2201      	movs	r2, #1
 8003034:	4631      	mov	r1, r6
 8003036:	4648      	mov	r0, r9
 8003038:	f000 fbfc 	bl	8003834 <__lshift>
 800303c:	f10a 0301 	add.w	r3, sl, #1
 8003040:	9300      	str	r3, [sp, #0]
 8003042:	eb0a 030b 	add.w	r3, sl, fp
 8003046:	9308      	str	r3, [sp, #32]
 8003048:	9b04      	ldr	r3, [sp, #16]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	462f      	mov	r7, r5
 8003050:	9306      	str	r3, [sp, #24]
 8003052:	4605      	mov	r5, r0
 8003054:	9b00      	ldr	r3, [sp, #0]
 8003056:	9802      	ldr	r0, [sp, #8]
 8003058:	4621      	mov	r1, r4
 800305a:	f103 3bff 	add.w	fp, r3, #4294967295
 800305e:	f7ff fa8a 	bl	8002576 <quorem>
 8003062:	4603      	mov	r3, r0
 8003064:	3330      	adds	r3, #48	@ 0x30
 8003066:	9003      	str	r0, [sp, #12]
 8003068:	4639      	mov	r1, r7
 800306a:	9802      	ldr	r0, [sp, #8]
 800306c:	9309      	str	r3, [sp, #36]	@ 0x24
 800306e:	f000 fc4d 	bl	800390c <__mcmp>
 8003072:	462a      	mov	r2, r5
 8003074:	9004      	str	r0, [sp, #16]
 8003076:	4621      	mov	r1, r4
 8003078:	4648      	mov	r0, r9
 800307a:	f000 fc63 	bl	8003944 <__mdiff>
 800307e:	68c2      	ldr	r2, [r0, #12]
 8003080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003082:	4606      	mov	r6, r0
 8003084:	bb02      	cbnz	r2, 80030c8 <_dtoa_r+0xa40>
 8003086:	4601      	mov	r1, r0
 8003088:	9802      	ldr	r0, [sp, #8]
 800308a:	f000 fc3f 	bl	800390c <__mcmp>
 800308e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003090:	4602      	mov	r2, r0
 8003092:	4631      	mov	r1, r6
 8003094:	4648      	mov	r0, r9
 8003096:	920c      	str	r2, [sp, #48]	@ 0x30
 8003098:	9309      	str	r3, [sp, #36]	@ 0x24
 800309a:	f000 fa05 	bl	80034a8 <_Bfree>
 800309e:	9b07      	ldr	r3, [sp, #28]
 80030a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80030a2:	9e00      	ldr	r6, [sp, #0]
 80030a4:	ea42 0103 	orr.w	r1, r2, r3
 80030a8:	9b06      	ldr	r3, [sp, #24]
 80030aa:	4319      	orrs	r1, r3
 80030ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030ae:	d10d      	bne.n	80030cc <_dtoa_r+0xa44>
 80030b0:	2b39      	cmp	r3, #57	@ 0x39
 80030b2:	d027      	beq.n	8003104 <_dtoa_r+0xa7c>
 80030b4:	9a04      	ldr	r2, [sp, #16]
 80030b6:	2a00      	cmp	r2, #0
 80030b8:	dd01      	ble.n	80030be <_dtoa_r+0xa36>
 80030ba:	9b03      	ldr	r3, [sp, #12]
 80030bc:	3331      	adds	r3, #49	@ 0x31
 80030be:	f88b 3000 	strb.w	r3, [fp]
 80030c2:	e52e      	b.n	8002b22 <_dtoa_r+0x49a>
 80030c4:	4628      	mov	r0, r5
 80030c6:	e7b9      	b.n	800303c <_dtoa_r+0x9b4>
 80030c8:	2201      	movs	r2, #1
 80030ca:	e7e2      	b.n	8003092 <_dtoa_r+0xa0a>
 80030cc:	9904      	ldr	r1, [sp, #16]
 80030ce:	2900      	cmp	r1, #0
 80030d0:	db04      	blt.n	80030dc <_dtoa_r+0xa54>
 80030d2:	9807      	ldr	r0, [sp, #28]
 80030d4:	4301      	orrs	r1, r0
 80030d6:	9806      	ldr	r0, [sp, #24]
 80030d8:	4301      	orrs	r1, r0
 80030da:	d120      	bne.n	800311e <_dtoa_r+0xa96>
 80030dc:	2a00      	cmp	r2, #0
 80030de:	ddee      	ble.n	80030be <_dtoa_r+0xa36>
 80030e0:	9902      	ldr	r1, [sp, #8]
 80030e2:	9300      	str	r3, [sp, #0]
 80030e4:	2201      	movs	r2, #1
 80030e6:	4648      	mov	r0, r9
 80030e8:	f000 fba4 	bl	8003834 <__lshift>
 80030ec:	4621      	mov	r1, r4
 80030ee:	9002      	str	r0, [sp, #8]
 80030f0:	f000 fc0c 	bl	800390c <__mcmp>
 80030f4:	2800      	cmp	r0, #0
 80030f6:	9b00      	ldr	r3, [sp, #0]
 80030f8:	dc02      	bgt.n	8003100 <_dtoa_r+0xa78>
 80030fa:	d1e0      	bne.n	80030be <_dtoa_r+0xa36>
 80030fc:	07da      	lsls	r2, r3, #31
 80030fe:	d5de      	bpl.n	80030be <_dtoa_r+0xa36>
 8003100:	2b39      	cmp	r3, #57	@ 0x39
 8003102:	d1da      	bne.n	80030ba <_dtoa_r+0xa32>
 8003104:	2339      	movs	r3, #57	@ 0x39
 8003106:	f88b 3000 	strb.w	r3, [fp]
 800310a:	4633      	mov	r3, r6
 800310c:	461e      	mov	r6, r3
 800310e:	3b01      	subs	r3, #1
 8003110:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003114:	2a39      	cmp	r2, #57	@ 0x39
 8003116:	d04e      	beq.n	80031b6 <_dtoa_r+0xb2e>
 8003118:	3201      	adds	r2, #1
 800311a:	701a      	strb	r2, [r3, #0]
 800311c:	e501      	b.n	8002b22 <_dtoa_r+0x49a>
 800311e:	2a00      	cmp	r2, #0
 8003120:	dd03      	ble.n	800312a <_dtoa_r+0xaa2>
 8003122:	2b39      	cmp	r3, #57	@ 0x39
 8003124:	d0ee      	beq.n	8003104 <_dtoa_r+0xa7c>
 8003126:	3301      	adds	r3, #1
 8003128:	e7c9      	b.n	80030be <_dtoa_r+0xa36>
 800312a:	9a00      	ldr	r2, [sp, #0]
 800312c:	9908      	ldr	r1, [sp, #32]
 800312e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003132:	428a      	cmp	r2, r1
 8003134:	d028      	beq.n	8003188 <_dtoa_r+0xb00>
 8003136:	9902      	ldr	r1, [sp, #8]
 8003138:	2300      	movs	r3, #0
 800313a:	220a      	movs	r2, #10
 800313c:	4648      	mov	r0, r9
 800313e:	f000 f9d5 	bl	80034ec <__multadd>
 8003142:	42af      	cmp	r7, r5
 8003144:	9002      	str	r0, [sp, #8]
 8003146:	f04f 0300 	mov.w	r3, #0
 800314a:	f04f 020a 	mov.w	r2, #10
 800314e:	4639      	mov	r1, r7
 8003150:	4648      	mov	r0, r9
 8003152:	d107      	bne.n	8003164 <_dtoa_r+0xadc>
 8003154:	f000 f9ca 	bl	80034ec <__multadd>
 8003158:	4607      	mov	r7, r0
 800315a:	4605      	mov	r5, r0
 800315c:	9b00      	ldr	r3, [sp, #0]
 800315e:	3301      	adds	r3, #1
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	e777      	b.n	8003054 <_dtoa_r+0x9cc>
 8003164:	f000 f9c2 	bl	80034ec <__multadd>
 8003168:	4629      	mov	r1, r5
 800316a:	4607      	mov	r7, r0
 800316c:	2300      	movs	r3, #0
 800316e:	220a      	movs	r2, #10
 8003170:	4648      	mov	r0, r9
 8003172:	f000 f9bb 	bl	80034ec <__multadd>
 8003176:	4605      	mov	r5, r0
 8003178:	e7f0      	b.n	800315c <_dtoa_r+0xad4>
 800317a:	f1bb 0f00 	cmp.w	fp, #0
 800317e:	bfcc      	ite	gt
 8003180:	465e      	movgt	r6, fp
 8003182:	2601      	movle	r6, #1
 8003184:	4456      	add	r6, sl
 8003186:	2700      	movs	r7, #0
 8003188:	9902      	ldr	r1, [sp, #8]
 800318a:	9300      	str	r3, [sp, #0]
 800318c:	2201      	movs	r2, #1
 800318e:	4648      	mov	r0, r9
 8003190:	f000 fb50 	bl	8003834 <__lshift>
 8003194:	4621      	mov	r1, r4
 8003196:	9002      	str	r0, [sp, #8]
 8003198:	f000 fbb8 	bl	800390c <__mcmp>
 800319c:	2800      	cmp	r0, #0
 800319e:	dcb4      	bgt.n	800310a <_dtoa_r+0xa82>
 80031a0:	d102      	bne.n	80031a8 <_dtoa_r+0xb20>
 80031a2:	9b00      	ldr	r3, [sp, #0]
 80031a4:	07db      	lsls	r3, r3, #31
 80031a6:	d4b0      	bmi.n	800310a <_dtoa_r+0xa82>
 80031a8:	4633      	mov	r3, r6
 80031aa:	461e      	mov	r6, r3
 80031ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80031b0:	2a30      	cmp	r2, #48	@ 0x30
 80031b2:	d0fa      	beq.n	80031aa <_dtoa_r+0xb22>
 80031b4:	e4b5      	b.n	8002b22 <_dtoa_r+0x49a>
 80031b6:	459a      	cmp	sl, r3
 80031b8:	d1a8      	bne.n	800310c <_dtoa_r+0xa84>
 80031ba:	2331      	movs	r3, #49	@ 0x31
 80031bc:	f108 0801 	add.w	r8, r8, #1
 80031c0:	f88a 3000 	strb.w	r3, [sl]
 80031c4:	e4ad      	b.n	8002b22 <_dtoa_r+0x49a>
 80031c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80031c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003224 <_dtoa_r+0xb9c>
 80031cc:	b11b      	cbz	r3, 80031d6 <_dtoa_r+0xb4e>
 80031ce:	f10a 0308 	add.w	r3, sl, #8
 80031d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80031d4:	6013      	str	r3, [r2, #0]
 80031d6:	4650      	mov	r0, sl
 80031d8:	b017      	add	sp, #92	@ 0x5c
 80031da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031de:	9b07      	ldr	r3, [sp, #28]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	f77f ae2e 	ble.w	8002e42 <_dtoa_r+0x7ba>
 80031e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80031e8:	9308      	str	r3, [sp, #32]
 80031ea:	2001      	movs	r0, #1
 80031ec:	e64d      	b.n	8002e8a <_dtoa_r+0x802>
 80031ee:	f1bb 0f00 	cmp.w	fp, #0
 80031f2:	f77f aed9 	ble.w	8002fa8 <_dtoa_r+0x920>
 80031f6:	4656      	mov	r6, sl
 80031f8:	9802      	ldr	r0, [sp, #8]
 80031fa:	4621      	mov	r1, r4
 80031fc:	f7ff f9bb 	bl	8002576 <quorem>
 8003200:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003204:	f806 3b01 	strb.w	r3, [r6], #1
 8003208:	eba6 020a 	sub.w	r2, r6, sl
 800320c:	4593      	cmp	fp, r2
 800320e:	ddb4      	ble.n	800317a <_dtoa_r+0xaf2>
 8003210:	9902      	ldr	r1, [sp, #8]
 8003212:	2300      	movs	r3, #0
 8003214:	220a      	movs	r2, #10
 8003216:	4648      	mov	r0, r9
 8003218:	f000 f968 	bl	80034ec <__multadd>
 800321c:	9002      	str	r0, [sp, #8]
 800321e:	e7eb      	b.n	80031f8 <_dtoa_r+0xb70>
 8003220:	08004548 	.word	0x08004548
 8003224:	080044cc 	.word	0x080044cc

08003228 <_free_r>:
 8003228:	b538      	push	{r3, r4, r5, lr}
 800322a:	4605      	mov	r5, r0
 800322c:	2900      	cmp	r1, #0
 800322e:	d041      	beq.n	80032b4 <_free_r+0x8c>
 8003230:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003234:	1f0c      	subs	r4, r1, #4
 8003236:	2b00      	cmp	r3, #0
 8003238:	bfb8      	it	lt
 800323a:	18e4      	addlt	r4, r4, r3
 800323c:	f000 f8e8 	bl	8003410 <__malloc_lock>
 8003240:	4a1d      	ldr	r2, [pc, #116]	@ (80032b8 <_free_r+0x90>)
 8003242:	6813      	ldr	r3, [r2, #0]
 8003244:	b933      	cbnz	r3, 8003254 <_free_r+0x2c>
 8003246:	6063      	str	r3, [r4, #4]
 8003248:	6014      	str	r4, [r2, #0]
 800324a:	4628      	mov	r0, r5
 800324c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003250:	f000 b8e4 	b.w	800341c <__malloc_unlock>
 8003254:	42a3      	cmp	r3, r4
 8003256:	d908      	bls.n	800326a <_free_r+0x42>
 8003258:	6820      	ldr	r0, [r4, #0]
 800325a:	1821      	adds	r1, r4, r0
 800325c:	428b      	cmp	r3, r1
 800325e:	bf01      	itttt	eq
 8003260:	6819      	ldreq	r1, [r3, #0]
 8003262:	685b      	ldreq	r3, [r3, #4]
 8003264:	1809      	addeq	r1, r1, r0
 8003266:	6021      	streq	r1, [r4, #0]
 8003268:	e7ed      	b.n	8003246 <_free_r+0x1e>
 800326a:	461a      	mov	r2, r3
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	b10b      	cbz	r3, 8003274 <_free_r+0x4c>
 8003270:	42a3      	cmp	r3, r4
 8003272:	d9fa      	bls.n	800326a <_free_r+0x42>
 8003274:	6811      	ldr	r1, [r2, #0]
 8003276:	1850      	adds	r0, r2, r1
 8003278:	42a0      	cmp	r0, r4
 800327a:	d10b      	bne.n	8003294 <_free_r+0x6c>
 800327c:	6820      	ldr	r0, [r4, #0]
 800327e:	4401      	add	r1, r0
 8003280:	1850      	adds	r0, r2, r1
 8003282:	4283      	cmp	r3, r0
 8003284:	6011      	str	r1, [r2, #0]
 8003286:	d1e0      	bne.n	800324a <_free_r+0x22>
 8003288:	6818      	ldr	r0, [r3, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	6053      	str	r3, [r2, #4]
 800328e:	4408      	add	r0, r1
 8003290:	6010      	str	r0, [r2, #0]
 8003292:	e7da      	b.n	800324a <_free_r+0x22>
 8003294:	d902      	bls.n	800329c <_free_r+0x74>
 8003296:	230c      	movs	r3, #12
 8003298:	602b      	str	r3, [r5, #0]
 800329a:	e7d6      	b.n	800324a <_free_r+0x22>
 800329c:	6820      	ldr	r0, [r4, #0]
 800329e:	1821      	adds	r1, r4, r0
 80032a0:	428b      	cmp	r3, r1
 80032a2:	bf04      	itt	eq
 80032a4:	6819      	ldreq	r1, [r3, #0]
 80032a6:	685b      	ldreq	r3, [r3, #4]
 80032a8:	6063      	str	r3, [r4, #4]
 80032aa:	bf04      	itt	eq
 80032ac:	1809      	addeq	r1, r1, r0
 80032ae:	6021      	streq	r1, [r4, #0]
 80032b0:	6054      	str	r4, [r2, #4]
 80032b2:	e7ca      	b.n	800324a <_free_r+0x22>
 80032b4:	bd38      	pop	{r3, r4, r5, pc}
 80032b6:	bf00      	nop
 80032b8:	20000370 	.word	0x20000370

080032bc <malloc>:
 80032bc:	4b02      	ldr	r3, [pc, #8]	@ (80032c8 <malloc+0xc>)
 80032be:	4601      	mov	r1, r0
 80032c0:	6818      	ldr	r0, [r3, #0]
 80032c2:	f000 b825 	b.w	8003310 <_malloc_r>
 80032c6:	bf00      	nop
 80032c8:	2000000c 	.word	0x2000000c

080032cc <sbrk_aligned>:
 80032cc:	b570      	push	{r4, r5, r6, lr}
 80032ce:	4e0f      	ldr	r6, [pc, #60]	@ (800330c <sbrk_aligned+0x40>)
 80032d0:	460c      	mov	r4, r1
 80032d2:	6831      	ldr	r1, [r6, #0]
 80032d4:	4605      	mov	r5, r0
 80032d6:	b911      	cbnz	r1, 80032de <sbrk_aligned+0x12>
 80032d8:	f000 ff26 	bl	8004128 <_sbrk_r>
 80032dc:	6030      	str	r0, [r6, #0]
 80032de:	4621      	mov	r1, r4
 80032e0:	4628      	mov	r0, r5
 80032e2:	f000 ff21 	bl	8004128 <_sbrk_r>
 80032e6:	1c43      	adds	r3, r0, #1
 80032e8:	d103      	bne.n	80032f2 <sbrk_aligned+0x26>
 80032ea:	f04f 34ff 	mov.w	r4, #4294967295
 80032ee:	4620      	mov	r0, r4
 80032f0:	bd70      	pop	{r4, r5, r6, pc}
 80032f2:	1cc4      	adds	r4, r0, #3
 80032f4:	f024 0403 	bic.w	r4, r4, #3
 80032f8:	42a0      	cmp	r0, r4
 80032fa:	d0f8      	beq.n	80032ee <sbrk_aligned+0x22>
 80032fc:	1a21      	subs	r1, r4, r0
 80032fe:	4628      	mov	r0, r5
 8003300:	f000 ff12 	bl	8004128 <_sbrk_r>
 8003304:	3001      	adds	r0, #1
 8003306:	d1f2      	bne.n	80032ee <sbrk_aligned+0x22>
 8003308:	e7ef      	b.n	80032ea <sbrk_aligned+0x1e>
 800330a:	bf00      	nop
 800330c:	2000036c 	.word	0x2000036c

08003310 <_malloc_r>:
 8003310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003314:	1ccd      	adds	r5, r1, #3
 8003316:	f025 0503 	bic.w	r5, r5, #3
 800331a:	3508      	adds	r5, #8
 800331c:	2d0c      	cmp	r5, #12
 800331e:	bf38      	it	cc
 8003320:	250c      	movcc	r5, #12
 8003322:	2d00      	cmp	r5, #0
 8003324:	4606      	mov	r6, r0
 8003326:	db01      	blt.n	800332c <_malloc_r+0x1c>
 8003328:	42a9      	cmp	r1, r5
 800332a:	d904      	bls.n	8003336 <_malloc_r+0x26>
 800332c:	230c      	movs	r3, #12
 800332e:	6033      	str	r3, [r6, #0]
 8003330:	2000      	movs	r0, #0
 8003332:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003336:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800340c <_malloc_r+0xfc>
 800333a:	f000 f869 	bl	8003410 <__malloc_lock>
 800333e:	f8d8 3000 	ldr.w	r3, [r8]
 8003342:	461c      	mov	r4, r3
 8003344:	bb44      	cbnz	r4, 8003398 <_malloc_r+0x88>
 8003346:	4629      	mov	r1, r5
 8003348:	4630      	mov	r0, r6
 800334a:	f7ff ffbf 	bl	80032cc <sbrk_aligned>
 800334e:	1c43      	adds	r3, r0, #1
 8003350:	4604      	mov	r4, r0
 8003352:	d158      	bne.n	8003406 <_malloc_r+0xf6>
 8003354:	f8d8 4000 	ldr.w	r4, [r8]
 8003358:	4627      	mov	r7, r4
 800335a:	2f00      	cmp	r7, #0
 800335c:	d143      	bne.n	80033e6 <_malloc_r+0xd6>
 800335e:	2c00      	cmp	r4, #0
 8003360:	d04b      	beq.n	80033fa <_malloc_r+0xea>
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	4639      	mov	r1, r7
 8003366:	4630      	mov	r0, r6
 8003368:	eb04 0903 	add.w	r9, r4, r3
 800336c:	f000 fedc 	bl	8004128 <_sbrk_r>
 8003370:	4581      	cmp	r9, r0
 8003372:	d142      	bne.n	80033fa <_malloc_r+0xea>
 8003374:	6821      	ldr	r1, [r4, #0]
 8003376:	1a6d      	subs	r5, r5, r1
 8003378:	4629      	mov	r1, r5
 800337a:	4630      	mov	r0, r6
 800337c:	f7ff ffa6 	bl	80032cc <sbrk_aligned>
 8003380:	3001      	adds	r0, #1
 8003382:	d03a      	beq.n	80033fa <_malloc_r+0xea>
 8003384:	6823      	ldr	r3, [r4, #0]
 8003386:	442b      	add	r3, r5
 8003388:	6023      	str	r3, [r4, #0]
 800338a:	f8d8 3000 	ldr.w	r3, [r8]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	bb62      	cbnz	r2, 80033ec <_malloc_r+0xdc>
 8003392:	f8c8 7000 	str.w	r7, [r8]
 8003396:	e00f      	b.n	80033b8 <_malloc_r+0xa8>
 8003398:	6822      	ldr	r2, [r4, #0]
 800339a:	1b52      	subs	r2, r2, r5
 800339c:	d420      	bmi.n	80033e0 <_malloc_r+0xd0>
 800339e:	2a0b      	cmp	r2, #11
 80033a0:	d917      	bls.n	80033d2 <_malloc_r+0xc2>
 80033a2:	1961      	adds	r1, r4, r5
 80033a4:	42a3      	cmp	r3, r4
 80033a6:	6025      	str	r5, [r4, #0]
 80033a8:	bf18      	it	ne
 80033aa:	6059      	strne	r1, [r3, #4]
 80033ac:	6863      	ldr	r3, [r4, #4]
 80033ae:	bf08      	it	eq
 80033b0:	f8c8 1000 	streq.w	r1, [r8]
 80033b4:	5162      	str	r2, [r4, r5]
 80033b6:	604b      	str	r3, [r1, #4]
 80033b8:	4630      	mov	r0, r6
 80033ba:	f000 f82f 	bl	800341c <__malloc_unlock>
 80033be:	f104 000b 	add.w	r0, r4, #11
 80033c2:	1d23      	adds	r3, r4, #4
 80033c4:	f020 0007 	bic.w	r0, r0, #7
 80033c8:	1ac2      	subs	r2, r0, r3
 80033ca:	bf1c      	itt	ne
 80033cc:	1a1b      	subne	r3, r3, r0
 80033ce:	50a3      	strne	r3, [r4, r2]
 80033d0:	e7af      	b.n	8003332 <_malloc_r+0x22>
 80033d2:	6862      	ldr	r2, [r4, #4]
 80033d4:	42a3      	cmp	r3, r4
 80033d6:	bf0c      	ite	eq
 80033d8:	f8c8 2000 	streq.w	r2, [r8]
 80033dc:	605a      	strne	r2, [r3, #4]
 80033de:	e7eb      	b.n	80033b8 <_malloc_r+0xa8>
 80033e0:	4623      	mov	r3, r4
 80033e2:	6864      	ldr	r4, [r4, #4]
 80033e4:	e7ae      	b.n	8003344 <_malloc_r+0x34>
 80033e6:	463c      	mov	r4, r7
 80033e8:	687f      	ldr	r7, [r7, #4]
 80033ea:	e7b6      	b.n	800335a <_malloc_r+0x4a>
 80033ec:	461a      	mov	r2, r3
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	42a3      	cmp	r3, r4
 80033f2:	d1fb      	bne.n	80033ec <_malloc_r+0xdc>
 80033f4:	2300      	movs	r3, #0
 80033f6:	6053      	str	r3, [r2, #4]
 80033f8:	e7de      	b.n	80033b8 <_malloc_r+0xa8>
 80033fa:	230c      	movs	r3, #12
 80033fc:	6033      	str	r3, [r6, #0]
 80033fe:	4630      	mov	r0, r6
 8003400:	f000 f80c 	bl	800341c <__malloc_unlock>
 8003404:	e794      	b.n	8003330 <_malloc_r+0x20>
 8003406:	6005      	str	r5, [r0, #0]
 8003408:	e7d6      	b.n	80033b8 <_malloc_r+0xa8>
 800340a:	bf00      	nop
 800340c:	20000370 	.word	0x20000370

08003410 <__malloc_lock>:
 8003410:	4801      	ldr	r0, [pc, #4]	@ (8003418 <__malloc_lock+0x8>)
 8003412:	f7ff b8ae 	b.w	8002572 <__retarget_lock_acquire_recursive>
 8003416:	bf00      	nop
 8003418:	20000368 	.word	0x20000368

0800341c <__malloc_unlock>:
 800341c:	4801      	ldr	r0, [pc, #4]	@ (8003424 <__malloc_unlock+0x8>)
 800341e:	f7ff b8a9 	b.w	8002574 <__retarget_lock_release_recursive>
 8003422:	bf00      	nop
 8003424:	20000368 	.word	0x20000368

08003428 <_Balloc>:
 8003428:	b570      	push	{r4, r5, r6, lr}
 800342a:	69c6      	ldr	r6, [r0, #28]
 800342c:	4604      	mov	r4, r0
 800342e:	460d      	mov	r5, r1
 8003430:	b976      	cbnz	r6, 8003450 <_Balloc+0x28>
 8003432:	2010      	movs	r0, #16
 8003434:	f7ff ff42 	bl	80032bc <malloc>
 8003438:	4602      	mov	r2, r0
 800343a:	61e0      	str	r0, [r4, #28]
 800343c:	b920      	cbnz	r0, 8003448 <_Balloc+0x20>
 800343e:	4b18      	ldr	r3, [pc, #96]	@ (80034a0 <_Balloc+0x78>)
 8003440:	4818      	ldr	r0, [pc, #96]	@ (80034a4 <_Balloc+0x7c>)
 8003442:	216b      	movs	r1, #107	@ 0x6b
 8003444:	f000 fe8e 	bl	8004164 <__assert_func>
 8003448:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800344c:	6006      	str	r6, [r0, #0]
 800344e:	60c6      	str	r6, [r0, #12]
 8003450:	69e6      	ldr	r6, [r4, #28]
 8003452:	68f3      	ldr	r3, [r6, #12]
 8003454:	b183      	cbz	r3, 8003478 <_Balloc+0x50>
 8003456:	69e3      	ldr	r3, [r4, #28]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800345e:	b9b8      	cbnz	r0, 8003490 <_Balloc+0x68>
 8003460:	2101      	movs	r1, #1
 8003462:	fa01 f605 	lsl.w	r6, r1, r5
 8003466:	1d72      	adds	r2, r6, #5
 8003468:	0092      	lsls	r2, r2, #2
 800346a:	4620      	mov	r0, r4
 800346c:	f000 fe98 	bl	80041a0 <_calloc_r>
 8003470:	b160      	cbz	r0, 800348c <_Balloc+0x64>
 8003472:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003476:	e00e      	b.n	8003496 <_Balloc+0x6e>
 8003478:	2221      	movs	r2, #33	@ 0x21
 800347a:	2104      	movs	r1, #4
 800347c:	4620      	mov	r0, r4
 800347e:	f000 fe8f 	bl	80041a0 <_calloc_r>
 8003482:	69e3      	ldr	r3, [r4, #28]
 8003484:	60f0      	str	r0, [r6, #12]
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1e4      	bne.n	8003456 <_Balloc+0x2e>
 800348c:	2000      	movs	r0, #0
 800348e:	bd70      	pop	{r4, r5, r6, pc}
 8003490:	6802      	ldr	r2, [r0, #0]
 8003492:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003496:	2300      	movs	r3, #0
 8003498:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800349c:	e7f7      	b.n	800348e <_Balloc+0x66>
 800349e:	bf00      	nop
 80034a0:	080044d9 	.word	0x080044d9
 80034a4:	08004559 	.word	0x08004559

080034a8 <_Bfree>:
 80034a8:	b570      	push	{r4, r5, r6, lr}
 80034aa:	69c6      	ldr	r6, [r0, #28]
 80034ac:	4605      	mov	r5, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	b976      	cbnz	r6, 80034d0 <_Bfree+0x28>
 80034b2:	2010      	movs	r0, #16
 80034b4:	f7ff ff02 	bl	80032bc <malloc>
 80034b8:	4602      	mov	r2, r0
 80034ba:	61e8      	str	r0, [r5, #28]
 80034bc:	b920      	cbnz	r0, 80034c8 <_Bfree+0x20>
 80034be:	4b09      	ldr	r3, [pc, #36]	@ (80034e4 <_Bfree+0x3c>)
 80034c0:	4809      	ldr	r0, [pc, #36]	@ (80034e8 <_Bfree+0x40>)
 80034c2:	218f      	movs	r1, #143	@ 0x8f
 80034c4:	f000 fe4e 	bl	8004164 <__assert_func>
 80034c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80034cc:	6006      	str	r6, [r0, #0]
 80034ce:	60c6      	str	r6, [r0, #12]
 80034d0:	b13c      	cbz	r4, 80034e2 <_Bfree+0x3a>
 80034d2:	69eb      	ldr	r3, [r5, #28]
 80034d4:	6862      	ldr	r2, [r4, #4]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034dc:	6021      	str	r1, [r4, #0]
 80034de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80034e2:	bd70      	pop	{r4, r5, r6, pc}
 80034e4:	080044d9 	.word	0x080044d9
 80034e8:	08004559 	.word	0x08004559

080034ec <__multadd>:
 80034ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034f0:	690d      	ldr	r5, [r1, #16]
 80034f2:	4607      	mov	r7, r0
 80034f4:	460c      	mov	r4, r1
 80034f6:	461e      	mov	r6, r3
 80034f8:	f101 0c14 	add.w	ip, r1, #20
 80034fc:	2000      	movs	r0, #0
 80034fe:	f8dc 3000 	ldr.w	r3, [ip]
 8003502:	b299      	uxth	r1, r3
 8003504:	fb02 6101 	mla	r1, r2, r1, r6
 8003508:	0c1e      	lsrs	r6, r3, #16
 800350a:	0c0b      	lsrs	r3, r1, #16
 800350c:	fb02 3306 	mla	r3, r2, r6, r3
 8003510:	b289      	uxth	r1, r1
 8003512:	3001      	adds	r0, #1
 8003514:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003518:	4285      	cmp	r5, r0
 800351a:	f84c 1b04 	str.w	r1, [ip], #4
 800351e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003522:	dcec      	bgt.n	80034fe <__multadd+0x12>
 8003524:	b30e      	cbz	r6, 800356a <__multadd+0x7e>
 8003526:	68a3      	ldr	r3, [r4, #8]
 8003528:	42ab      	cmp	r3, r5
 800352a:	dc19      	bgt.n	8003560 <__multadd+0x74>
 800352c:	6861      	ldr	r1, [r4, #4]
 800352e:	4638      	mov	r0, r7
 8003530:	3101      	adds	r1, #1
 8003532:	f7ff ff79 	bl	8003428 <_Balloc>
 8003536:	4680      	mov	r8, r0
 8003538:	b928      	cbnz	r0, 8003546 <__multadd+0x5a>
 800353a:	4602      	mov	r2, r0
 800353c:	4b0c      	ldr	r3, [pc, #48]	@ (8003570 <__multadd+0x84>)
 800353e:	480d      	ldr	r0, [pc, #52]	@ (8003574 <__multadd+0x88>)
 8003540:	21ba      	movs	r1, #186	@ 0xba
 8003542:	f000 fe0f 	bl	8004164 <__assert_func>
 8003546:	6922      	ldr	r2, [r4, #16]
 8003548:	3202      	adds	r2, #2
 800354a:	f104 010c 	add.w	r1, r4, #12
 800354e:	0092      	lsls	r2, r2, #2
 8003550:	300c      	adds	r0, #12
 8003552:	f000 fdf9 	bl	8004148 <memcpy>
 8003556:	4621      	mov	r1, r4
 8003558:	4638      	mov	r0, r7
 800355a:	f7ff ffa5 	bl	80034a8 <_Bfree>
 800355e:	4644      	mov	r4, r8
 8003560:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003564:	3501      	adds	r5, #1
 8003566:	615e      	str	r6, [r3, #20]
 8003568:	6125      	str	r5, [r4, #16]
 800356a:	4620      	mov	r0, r4
 800356c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003570:	08004548 	.word	0x08004548
 8003574:	08004559 	.word	0x08004559

08003578 <__hi0bits>:
 8003578:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800357c:	4603      	mov	r3, r0
 800357e:	bf36      	itet	cc
 8003580:	0403      	lslcc	r3, r0, #16
 8003582:	2000      	movcs	r0, #0
 8003584:	2010      	movcc	r0, #16
 8003586:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800358a:	bf3c      	itt	cc
 800358c:	021b      	lslcc	r3, r3, #8
 800358e:	3008      	addcc	r0, #8
 8003590:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003594:	bf3c      	itt	cc
 8003596:	011b      	lslcc	r3, r3, #4
 8003598:	3004      	addcc	r0, #4
 800359a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800359e:	bf3c      	itt	cc
 80035a0:	009b      	lslcc	r3, r3, #2
 80035a2:	3002      	addcc	r0, #2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	db05      	blt.n	80035b4 <__hi0bits+0x3c>
 80035a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80035ac:	f100 0001 	add.w	r0, r0, #1
 80035b0:	bf08      	it	eq
 80035b2:	2020      	moveq	r0, #32
 80035b4:	4770      	bx	lr

080035b6 <__lo0bits>:
 80035b6:	6803      	ldr	r3, [r0, #0]
 80035b8:	4602      	mov	r2, r0
 80035ba:	f013 0007 	ands.w	r0, r3, #7
 80035be:	d00b      	beq.n	80035d8 <__lo0bits+0x22>
 80035c0:	07d9      	lsls	r1, r3, #31
 80035c2:	d421      	bmi.n	8003608 <__lo0bits+0x52>
 80035c4:	0798      	lsls	r0, r3, #30
 80035c6:	bf49      	itett	mi
 80035c8:	085b      	lsrmi	r3, r3, #1
 80035ca:	089b      	lsrpl	r3, r3, #2
 80035cc:	2001      	movmi	r0, #1
 80035ce:	6013      	strmi	r3, [r2, #0]
 80035d0:	bf5c      	itt	pl
 80035d2:	6013      	strpl	r3, [r2, #0]
 80035d4:	2002      	movpl	r0, #2
 80035d6:	4770      	bx	lr
 80035d8:	b299      	uxth	r1, r3
 80035da:	b909      	cbnz	r1, 80035e0 <__lo0bits+0x2a>
 80035dc:	0c1b      	lsrs	r3, r3, #16
 80035de:	2010      	movs	r0, #16
 80035e0:	b2d9      	uxtb	r1, r3
 80035e2:	b909      	cbnz	r1, 80035e8 <__lo0bits+0x32>
 80035e4:	3008      	adds	r0, #8
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	0719      	lsls	r1, r3, #28
 80035ea:	bf04      	itt	eq
 80035ec:	091b      	lsreq	r3, r3, #4
 80035ee:	3004      	addeq	r0, #4
 80035f0:	0799      	lsls	r1, r3, #30
 80035f2:	bf04      	itt	eq
 80035f4:	089b      	lsreq	r3, r3, #2
 80035f6:	3002      	addeq	r0, #2
 80035f8:	07d9      	lsls	r1, r3, #31
 80035fa:	d403      	bmi.n	8003604 <__lo0bits+0x4e>
 80035fc:	085b      	lsrs	r3, r3, #1
 80035fe:	f100 0001 	add.w	r0, r0, #1
 8003602:	d003      	beq.n	800360c <__lo0bits+0x56>
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	4770      	bx	lr
 8003608:	2000      	movs	r0, #0
 800360a:	4770      	bx	lr
 800360c:	2020      	movs	r0, #32
 800360e:	4770      	bx	lr

08003610 <__i2b>:
 8003610:	b510      	push	{r4, lr}
 8003612:	460c      	mov	r4, r1
 8003614:	2101      	movs	r1, #1
 8003616:	f7ff ff07 	bl	8003428 <_Balloc>
 800361a:	4602      	mov	r2, r0
 800361c:	b928      	cbnz	r0, 800362a <__i2b+0x1a>
 800361e:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <__i2b+0x24>)
 8003620:	4805      	ldr	r0, [pc, #20]	@ (8003638 <__i2b+0x28>)
 8003622:	f240 1145 	movw	r1, #325	@ 0x145
 8003626:	f000 fd9d 	bl	8004164 <__assert_func>
 800362a:	2301      	movs	r3, #1
 800362c:	6144      	str	r4, [r0, #20]
 800362e:	6103      	str	r3, [r0, #16]
 8003630:	bd10      	pop	{r4, pc}
 8003632:	bf00      	nop
 8003634:	08004548 	.word	0x08004548
 8003638:	08004559 	.word	0x08004559

0800363c <__multiply>:
 800363c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003640:	4617      	mov	r7, r2
 8003642:	690a      	ldr	r2, [r1, #16]
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	429a      	cmp	r2, r3
 8003648:	bfa8      	it	ge
 800364a:	463b      	movge	r3, r7
 800364c:	4689      	mov	r9, r1
 800364e:	bfa4      	itt	ge
 8003650:	460f      	movge	r7, r1
 8003652:	4699      	movge	r9, r3
 8003654:	693d      	ldr	r5, [r7, #16]
 8003656:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	eb05 060a 	add.w	r6, r5, sl
 8003662:	42b3      	cmp	r3, r6
 8003664:	b085      	sub	sp, #20
 8003666:	bfb8      	it	lt
 8003668:	3101      	addlt	r1, #1
 800366a:	f7ff fedd 	bl	8003428 <_Balloc>
 800366e:	b930      	cbnz	r0, 800367e <__multiply+0x42>
 8003670:	4602      	mov	r2, r0
 8003672:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <__multiply+0x13c>)
 8003674:	4841      	ldr	r0, [pc, #260]	@ (800377c <__multiply+0x140>)
 8003676:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800367a:	f000 fd73 	bl	8004164 <__assert_func>
 800367e:	f100 0414 	add.w	r4, r0, #20
 8003682:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8003686:	4623      	mov	r3, r4
 8003688:	2200      	movs	r2, #0
 800368a:	4573      	cmp	r3, lr
 800368c:	d320      	bcc.n	80036d0 <__multiply+0x94>
 800368e:	f107 0814 	add.w	r8, r7, #20
 8003692:	f109 0114 	add.w	r1, r9, #20
 8003696:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800369a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800369e:	9302      	str	r3, [sp, #8]
 80036a0:	1beb      	subs	r3, r5, r7
 80036a2:	3b15      	subs	r3, #21
 80036a4:	f023 0303 	bic.w	r3, r3, #3
 80036a8:	3304      	adds	r3, #4
 80036aa:	3715      	adds	r7, #21
 80036ac:	42bd      	cmp	r5, r7
 80036ae:	bf38      	it	cc
 80036b0:	2304      	movcc	r3, #4
 80036b2:	9301      	str	r3, [sp, #4]
 80036b4:	9b02      	ldr	r3, [sp, #8]
 80036b6:	9103      	str	r1, [sp, #12]
 80036b8:	428b      	cmp	r3, r1
 80036ba:	d80c      	bhi.n	80036d6 <__multiply+0x9a>
 80036bc:	2e00      	cmp	r6, #0
 80036be:	dd03      	ble.n	80036c8 <__multiply+0x8c>
 80036c0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d055      	beq.n	8003774 <__multiply+0x138>
 80036c8:	6106      	str	r6, [r0, #16]
 80036ca:	b005      	add	sp, #20
 80036cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036d0:	f843 2b04 	str.w	r2, [r3], #4
 80036d4:	e7d9      	b.n	800368a <__multiply+0x4e>
 80036d6:	f8b1 a000 	ldrh.w	sl, [r1]
 80036da:	f1ba 0f00 	cmp.w	sl, #0
 80036de:	d01f      	beq.n	8003720 <__multiply+0xe4>
 80036e0:	46c4      	mov	ip, r8
 80036e2:	46a1      	mov	r9, r4
 80036e4:	2700      	movs	r7, #0
 80036e6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80036ea:	f8d9 3000 	ldr.w	r3, [r9]
 80036ee:	fa1f fb82 	uxth.w	fp, r2
 80036f2:	b29b      	uxth	r3, r3
 80036f4:	fb0a 330b 	mla	r3, sl, fp, r3
 80036f8:	443b      	add	r3, r7
 80036fa:	f8d9 7000 	ldr.w	r7, [r9]
 80036fe:	0c12      	lsrs	r2, r2, #16
 8003700:	0c3f      	lsrs	r7, r7, #16
 8003702:	fb0a 7202 	mla	r2, sl, r2, r7
 8003706:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800370a:	b29b      	uxth	r3, r3
 800370c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003710:	4565      	cmp	r5, ip
 8003712:	f849 3b04 	str.w	r3, [r9], #4
 8003716:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800371a:	d8e4      	bhi.n	80036e6 <__multiply+0xaa>
 800371c:	9b01      	ldr	r3, [sp, #4]
 800371e:	50e7      	str	r7, [r4, r3]
 8003720:	9b03      	ldr	r3, [sp, #12]
 8003722:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8003726:	3104      	adds	r1, #4
 8003728:	f1b9 0f00 	cmp.w	r9, #0
 800372c:	d020      	beq.n	8003770 <__multiply+0x134>
 800372e:	6823      	ldr	r3, [r4, #0]
 8003730:	4647      	mov	r7, r8
 8003732:	46a4      	mov	ip, r4
 8003734:	f04f 0a00 	mov.w	sl, #0
 8003738:	f8b7 b000 	ldrh.w	fp, [r7]
 800373c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8003740:	fb09 220b 	mla	r2, r9, fp, r2
 8003744:	4452      	add	r2, sl
 8003746:	b29b      	uxth	r3, r3
 8003748:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800374c:	f84c 3b04 	str.w	r3, [ip], #4
 8003750:	f857 3b04 	ldr.w	r3, [r7], #4
 8003754:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003758:	f8bc 3000 	ldrh.w	r3, [ip]
 800375c:	fb09 330a 	mla	r3, r9, sl, r3
 8003760:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8003764:	42bd      	cmp	r5, r7
 8003766:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800376a:	d8e5      	bhi.n	8003738 <__multiply+0xfc>
 800376c:	9a01      	ldr	r2, [sp, #4]
 800376e:	50a3      	str	r3, [r4, r2]
 8003770:	3404      	adds	r4, #4
 8003772:	e79f      	b.n	80036b4 <__multiply+0x78>
 8003774:	3e01      	subs	r6, #1
 8003776:	e7a1      	b.n	80036bc <__multiply+0x80>
 8003778:	08004548 	.word	0x08004548
 800377c:	08004559 	.word	0x08004559

08003780 <__pow5mult>:
 8003780:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003784:	4615      	mov	r5, r2
 8003786:	f012 0203 	ands.w	r2, r2, #3
 800378a:	4607      	mov	r7, r0
 800378c:	460e      	mov	r6, r1
 800378e:	d007      	beq.n	80037a0 <__pow5mult+0x20>
 8003790:	4c25      	ldr	r4, [pc, #148]	@ (8003828 <__pow5mult+0xa8>)
 8003792:	3a01      	subs	r2, #1
 8003794:	2300      	movs	r3, #0
 8003796:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800379a:	f7ff fea7 	bl	80034ec <__multadd>
 800379e:	4606      	mov	r6, r0
 80037a0:	10ad      	asrs	r5, r5, #2
 80037a2:	d03d      	beq.n	8003820 <__pow5mult+0xa0>
 80037a4:	69fc      	ldr	r4, [r7, #28]
 80037a6:	b97c      	cbnz	r4, 80037c8 <__pow5mult+0x48>
 80037a8:	2010      	movs	r0, #16
 80037aa:	f7ff fd87 	bl	80032bc <malloc>
 80037ae:	4602      	mov	r2, r0
 80037b0:	61f8      	str	r0, [r7, #28]
 80037b2:	b928      	cbnz	r0, 80037c0 <__pow5mult+0x40>
 80037b4:	4b1d      	ldr	r3, [pc, #116]	@ (800382c <__pow5mult+0xac>)
 80037b6:	481e      	ldr	r0, [pc, #120]	@ (8003830 <__pow5mult+0xb0>)
 80037b8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80037bc:	f000 fcd2 	bl	8004164 <__assert_func>
 80037c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80037c4:	6004      	str	r4, [r0, #0]
 80037c6:	60c4      	str	r4, [r0, #12]
 80037c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80037cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80037d0:	b94c      	cbnz	r4, 80037e6 <__pow5mult+0x66>
 80037d2:	f240 2171 	movw	r1, #625	@ 0x271
 80037d6:	4638      	mov	r0, r7
 80037d8:	f7ff ff1a 	bl	8003610 <__i2b>
 80037dc:	2300      	movs	r3, #0
 80037de:	f8c8 0008 	str.w	r0, [r8, #8]
 80037e2:	4604      	mov	r4, r0
 80037e4:	6003      	str	r3, [r0, #0]
 80037e6:	f04f 0900 	mov.w	r9, #0
 80037ea:	07eb      	lsls	r3, r5, #31
 80037ec:	d50a      	bpl.n	8003804 <__pow5mult+0x84>
 80037ee:	4631      	mov	r1, r6
 80037f0:	4622      	mov	r2, r4
 80037f2:	4638      	mov	r0, r7
 80037f4:	f7ff ff22 	bl	800363c <__multiply>
 80037f8:	4631      	mov	r1, r6
 80037fa:	4680      	mov	r8, r0
 80037fc:	4638      	mov	r0, r7
 80037fe:	f7ff fe53 	bl	80034a8 <_Bfree>
 8003802:	4646      	mov	r6, r8
 8003804:	106d      	asrs	r5, r5, #1
 8003806:	d00b      	beq.n	8003820 <__pow5mult+0xa0>
 8003808:	6820      	ldr	r0, [r4, #0]
 800380a:	b938      	cbnz	r0, 800381c <__pow5mult+0x9c>
 800380c:	4622      	mov	r2, r4
 800380e:	4621      	mov	r1, r4
 8003810:	4638      	mov	r0, r7
 8003812:	f7ff ff13 	bl	800363c <__multiply>
 8003816:	6020      	str	r0, [r4, #0]
 8003818:	f8c0 9000 	str.w	r9, [r0]
 800381c:	4604      	mov	r4, r0
 800381e:	e7e4      	b.n	80037ea <__pow5mult+0x6a>
 8003820:	4630      	mov	r0, r6
 8003822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003826:	bf00      	nop
 8003828:	0800460c 	.word	0x0800460c
 800382c:	080044d9 	.word	0x080044d9
 8003830:	08004559 	.word	0x08004559

08003834 <__lshift>:
 8003834:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003838:	460c      	mov	r4, r1
 800383a:	6849      	ldr	r1, [r1, #4]
 800383c:	6923      	ldr	r3, [r4, #16]
 800383e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	4607      	mov	r7, r0
 8003846:	4691      	mov	r9, r2
 8003848:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800384c:	f108 0601 	add.w	r6, r8, #1
 8003850:	42b3      	cmp	r3, r6
 8003852:	db0b      	blt.n	800386c <__lshift+0x38>
 8003854:	4638      	mov	r0, r7
 8003856:	f7ff fde7 	bl	8003428 <_Balloc>
 800385a:	4605      	mov	r5, r0
 800385c:	b948      	cbnz	r0, 8003872 <__lshift+0x3e>
 800385e:	4602      	mov	r2, r0
 8003860:	4b28      	ldr	r3, [pc, #160]	@ (8003904 <__lshift+0xd0>)
 8003862:	4829      	ldr	r0, [pc, #164]	@ (8003908 <__lshift+0xd4>)
 8003864:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8003868:	f000 fc7c 	bl	8004164 <__assert_func>
 800386c:	3101      	adds	r1, #1
 800386e:	005b      	lsls	r3, r3, #1
 8003870:	e7ee      	b.n	8003850 <__lshift+0x1c>
 8003872:	2300      	movs	r3, #0
 8003874:	f100 0114 	add.w	r1, r0, #20
 8003878:	f100 0210 	add.w	r2, r0, #16
 800387c:	4618      	mov	r0, r3
 800387e:	4553      	cmp	r3, sl
 8003880:	db33      	blt.n	80038ea <__lshift+0xb6>
 8003882:	6920      	ldr	r0, [r4, #16]
 8003884:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8003888:	f104 0314 	add.w	r3, r4, #20
 800388c:	f019 091f 	ands.w	r9, r9, #31
 8003890:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8003894:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8003898:	d02b      	beq.n	80038f2 <__lshift+0xbe>
 800389a:	f1c9 0e20 	rsb	lr, r9, #32
 800389e:	468a      	mov	sl, r1
 80038a0:	2200      	movs	r2, #0
 80038a2:	6818      	ldr	r0, [r3, #0]
 80038a4:	fa00 f009 	lsl.w	r0, r0, r9
 80038a8:	4310      	orrs	r0, r2
 80038aa:	f84a 0b04 	str.w	r0, [sl], #4
 80038ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80038b2:	459c      	cmp	ip, r3
 80038b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80038b8:	d8f3      	bhi.n	80038a2 <__lshift+0x6e>
 80038ba:	ebac 0304 	sub.w	r3, ip, r4
 80038be:	3b15      	subs	r3, #21
 80038c0:	f023 0303 	bic.w	r3, r3, #3
 80038c4:	3304      	adds	r3, #4
 80038c6:	f104 0015 	add.w	r0, r4, #21
 80038ca:	4560      	cmp	r0, ip
 80038cc:	bf88      	it	hi
 80038ce:	2304      	movhi	r3, #4
 80038d0:	50ca      	str	r2, [r1, r3]
 80038d2:	b10a      	cbz	r2, 80038d8 <__lshift+0xa4>
 80038d4:	f108 0602 	add.w	r6, r8, #2
 80038d8:	3e01      	subs	r6, #1
 80038da:	4638      	mov	r0, r7
 80038dc:	612e      	str	r6, [r5, #16]
 80038de:	4621      	mov	r1, r4
 80038e0:	f7ff fde2 	bl	80034a8 <_Bfree>
 80038e4:	4628      	mov	r0, r5
 80038e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80038ee:	3301      	adds	r3, #1
 80038f0:	e7c5      	b.n	800387e <__lshift+0x4a>
 80038f2:	3904      	subs	r1, #4
 80038f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80038f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80038fc:	459c      	cmp	ip, r3
 80038fe:	d8f9      	bhi.n	80038f4 <__lshift+0xc0>
 8003900:	e7ea      	b.n	80038d8 <__lshift+0xa4>
 8003902:	bf00      	nop
 8003904:	08004548 	.word	0x08004548
 8003908:	08004559 	.word	0x08004559

0800390c <__mcmp>:
 800390c:	690a      	ldr	r2, [r1, #16]
 800390e:	4603      	mov	r3, r0
 8003910:	6900      	ldr	r0, [r0, #16]
 8003912:	1a80      	subs	r0, r0, r2
 8003914:	b530      	push	{r4, r5, lr}
 8003916:	d10e      	bne.n	8003936 <__mcmp+0x2a>
 8003918:	3314      	adds	r3, #20
 800391a:	3114      	adds	r1, #20
 800391c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8003920:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8003924:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8003928:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800392c:	4295      	cmp	r5, r2
 800392e:	d003      	beq.n	8003938 <__mcmp+0x2c>
 8003930:	d205      	bcs.n	800393e <__mcmp+0x32>
 8003932:	f04f 30ff 	mov.w	r0, #4294967295
 8003936:	bd30      	pop	{r4, r5, pc}
 8003938:	42a3      	cmp	r3, r4
 800393a:	d3f3      	bcc.n	8003924 <__mcmp+0x18>
 800393c:	e7fb      	b.n	8003936 <__mcmp+0x2a>
 800393e:	2001      	movs	r0, #1
 8003940:	e7f9      	b.n	8003936 <__mcmp+0x2a>
	...

08003944 <__mdiff>:
 8003944:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003948:	4689      	mov	r9, r1
 800394a:	4606      	mov	r6, r0
 800394c:	4611      	mov	r1, r2
 800394e:	4648      	mov	r0, r9
 8003950:	4614      	mov	r4, r2
 8003952:	f7ff ffdb 	bl	800390c <__mcmp>
 8003956:	1e05      	subs	r5, r0, #0
 8003958:	d112      	bne.n	8003980 <__mdiff+0x3c>
 800395a:	4629      	mov	r1, r5
 800395c:	4630      	mov	r0, r6
 800395e:	f7ff fd63 	bl	8003428 <_Balloc>
 8003962:	4602      	mov	r2, r0
 8003964:	b928      	cbnz	r0, 8003972 <__mdiff+0x2e>
 8003966:	4b3f      	ldr	r3, [pc, #252]	@ (8003a64 <__mdiff+0x120>)
 8003968:	f240 2137 	movw	r1, #567	@ 0x237
 800396c:	483e      	ldr	r0, [pc, #248]	@ (8003a68 <__mdiff+0x124>)
 800396e:	f000 fbf9 	bl	8004164 <__assert_func>
 8003972:	2301      	movs	r3, #1
 8003974:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8003978:	4610      	mov	r0, r2
 800397a:	b003      	add	sp, #12
 800397c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003980:	bfbc      	itt	lt
 8003982:	464b      	movlt	r3, r9
 8003984:	46a1      	movlt	r9, r4
 8003986:	4630      	mov	r0, r6
 8003988:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800398c:	bfba      	itte	lt
 800398e:	461c      	movlt	r4, r3
 8003990:	2501      	movlt	r5, #1
 8003992:	2500      	movge	r5, #0
 8003994:	f7ff fd48 	bl	8003428 <_Balloc>
 8003998:	4602      	mov	r2, r0
 800399a:	b918      	cbnz	r0, 80039a4 <__mdiff+0x60>
 800399c:	4b31      	ldr	r3, [pc, #196]	@ (8003a64 <__mdiff+0x120>)
 800399e:	f240 2145 	movw	r1, #581	@ 0x245
 80039a2:	e7e3      	b.n	800396c <__mdiff+0x28>
 80039a4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80039a8:	6926      	ldr	r6, [r4, #16]
 80039aa:	60c5      	str	r5, [r0, #12]
 80039ac:	f109 0310 	add.w	r3, r9, #16
 80039b0:	f109 0514 	add.w	r5, r9, #20
 80039b4:	f104 0e14 	add.w	lr, r4, #20
 80039b8:	f100 0b14 	add.w	fp, r0, #20
 80039bc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80039c0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80039c4:	9301      	str	r3, [sp, #4]
 80039c6:	46d9      	mov	r9, fp
 80039c8:	f04f 0c00 	mov.w	ip, #0
 80039cc:	9b01      	ldr	r3, [sp, #4]
 80039ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80039d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80039d6:	9301      	str	r3, [sp, #4]
 80039d8:	fa1f f38a 	uxth.w	r3, sl
 80039dc:	4619      	mov	r1, r3
 80039de:	b283      	uxth	r3, r0
 80039e0:	1acb      	subs	r3, r1, r3
 80039e2:	0c00      	lsrs	r0, r0, #16
 80039e4:	4463      	add	r3, ip
 80039e6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80039ea:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80039f4:	4576      	cmp	r6, lr
 80039f6:	f849 3b04 	str.w	r3, [r9], #4
 80039fa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80039fe:	d8e5      	bhi.n	80039cc <__mdiff+0x88>
 8003a00:	1b33      	subs	r3, r6, r4
 8003a02:	3b15      	subs	r3, #21
 8003a04:	f023 0303 	bic.w	r3, r3, #3
 8003a08:	3415      	adds	r4, #21
 8003a0a:	3304      	adds	r3, #4
 8003a0c:	42a6      	cmp	r6, r4
 8003a0e:	bf38      	it	cc
 8003a10:	2304      	movcc	r3, #4
 8003a12:	441d      	add	r5, r3
 8003a14:	445b      	add	r3, fp
 8003a16:	461e      	mov	r6, r3
 8003a18:	462c      	mov	r4, r5
 8003a1a:	4544      	cmp	r4, r8
 8003a1c:	d30e      	bcc.n	8003a3c <__mdiff+0xf8>
 8003a1e:	f108 0103 	add.w	r1, r8, #3
 8003a22:	1b49      	subs	r1, r1, r5
 8003a24:	f021 0103 	bic.w	r1, r1, #3
 8003a28:	3d03      	subs	r5, #3
 8003a2a:	45a8      	cmp	r8, r5
 8003a2c:	bf38      	it	cc
 8003a2e:	2100      	movcc	r1, #0
 8003a30:	440b      	add	r3, r1
 8003a32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8003a36:	b191      	cbz	r1, 8003a5e <__mdiff+0x11a>
 8003a38:	6117      	str	r7, [r2, #16]
 8003a3a:	e79d      	b.n	8003978 <__mdiff+0x34>
 8003a3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8003a40:	46e6      	mov	lr, ip
 8003a42:	0c08      	lsrs	r0, r1, #16
 8003a44:	fa1c fc81 	uxtah	ip, ip, r1
 8003a48:	4471      	add	r1, lr
 8003a4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8003a4e:	b289      	uxth	r1, r1
 8003a50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003a54:	f846 1b04 	str.w	r1, [r6], #4
 8003a58:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8003a5c:	e7dd      	b.n	8003a1a <__mdiff+0xd6>
 8003a5e:	3f01      	subs	r7, #1
 8003a60:	e7e7      	b.n	8003a32 <__mdiff+0xee>
 8003a62:	bf00      	nop
 8003a64:	08004548 	.word	0x08004548
 8003a68:	08004559 	.word	0x08004559

08003a6c <__d2b>:
 8003a6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003a70:	460f      	mov	r7, r1
 8003a72:	2101      	movs	r1, #1
 8003a74:	ec59 8b10 	vmov	r8, r9, d0
 8003a78:	4616      	mov	r6, r2
 8003a7a:	f7ff fcd5 	bl	8003428 <_Balloc>
 8003a7e:	4604      	mov	r4, r0
 8003a80:	b930      	cbnz	r0, 8003a90 <__d2b+0x24>
 8003a82:	4602      	mov	r2, r0
 8003a84:	4b23      	ldr	r3, [pc, #140]	@ (8003b14 <__d2b+0xa8>)
 8003a86:	4824      	ldr	r0, [pc, #144]	@ (8003b18 <__d2b+0xac>)
 8003a88:	f240 310f 	movw	r1, #783	@ 0x30f
 8003a8c:	f000 fb6a 	bl	8004164 <__assert_func>
 8003a90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003a94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8003a98:	b10d      	cbz	r5, 8003a9e <__d2b+0x32>
 8003a9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a9e:	9301      	str	r3, [sp, #4]
 8003aa0:	f1b8 0300 	subs.w	r3, r8, #0
 8003aa4:	d023      	beq.n	8003aee <__d2b+0x82>
 8003aa6:	4668      	mov	r0, sp
 8003aa8:	9300      	str	r3, [sp, #0]
 8003aaa:	f7ff fd84 	bl	80035b6 <__lo0bits>
 8003aae:	e9dd 1200 	ldrd	r1, r2, [sp]
 8003ab2:	b1d0      	cbz	r0, 8003aea <__d2b+0x7e>
 8003ab4:	f1c0 0320 	rsb	r3, r0, #32
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	430b      	orrs	r3, r1
 8003abe:	40c2      	lsrs	r2, r0
 8003ac0:	6163      	str	r3, [r4, #20]
 8003ac2:	9201      	str	r2, [sp, #4]
 8003ac4:	9b01      	ldr	r3, [sp, #4]
 8003ac6:	61a3      	str	r3, [r4, #24]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	bf0c      	ite	eq
 8003acc:	2201      	moveq	r2, #1
 8003ace:	2202      	movne	r2, #2
 8003ad0:	6122      	str	r2, [r4, #16]
 8003ad2:	b1a5      	cbz	r5, 8003afe <__d2b+0x92>
 8003ad4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8003ad8:	4405      	add	r5, r0
 8003ada:	603d      	str	r5, [r7, #0]
 8003adc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8003ae0:	6030      	str	r0, [r6, #0]
 8003ae2:	4620      	mov	r0, r4
 8003ae4:	b003      	add	sp, #12
 8003ae6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003aea:	6161      	str	r1, [r4, #20]
 8003aec:	e7ea      	b.n	8003ac4 <__d2b+0x58>
 8003aee:	a801      	add	r0, sp, #4
 8003af0:	f7ff fd61 	bl	80035b6 <__lo0bits>
 8003af4:	9b01      	ldr	r3, [sp, #4]
 8003af6:	6163      	str	r3, [r4, #20]
 8003af8:	3020      	adds	r0, #32
 8003afa:	2201      	movs	r2, #1
 8003afc:	e7e8      	b.n	8003ad0 <__d2b+0x64>
 8003afe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8003b02:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8003b06:	6038      	str	r0, [r7, #0]
 8003b08:	6918      	ldr	r0, [r3, #16]
 8003b0a:	f7ff fd35 	bl	8003578 <__hi0bits>
 8003b0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8003b12:	e7e5      	b.n	8003ae0 <__d2b+0x74>
 8003b14:	08004548 	.word	0x08004548
 8003b18:	08004559 	.word	0x08004559

08003b1c <__sfputc_r>:
 8003b1c:	6893      	ldr	r3, [r2, #8]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	b410      	push	{r4}
 8003b24:	6093      	str	r3, [r2, #8]
 8003b26:	da08      	bge.n	8003b3a <__sfputc_r+0x1e>
 8003b28:	6994      	ldr	r4, [r2, #24]
 8003b2a:	42a3      	cmp	r3, r4
 8003b2c:	db01      	blt.n	8003b32 <__sfputc_r+0x16>
 8003b2e:	290a      	cmp	r1, #10
 8003b30:	d103      	bne.n	8003b3a <__sfputc_r+0x1e>
 8003b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b36:	f000 ba41 	b.w	8003fbc <__swbuf_r>
 8003b3a:	6813      	ldr	r3, [r2, #0]
 8003b3c:	1c58      	adds	r0, r3, #1
 8003b3e:	6010      	str	r0, [r2, #0]
 8003b40:	7019      	strb	r1, [r3, #0]
 8003b42:	4608      	mov	r0, r1
 8003b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b48:	4770      	bx	lr

08003b4a <__sfputs_r>:
 8003b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b4c:	4606      	mov	r6, r0
 8003b4e:	460f      	mov	r7, r1
 8003b50:	4614      	mov	r4, r2
 8003b52:	18d5      	adds	r5, r2, r3
 8003b54:	42ac      	cmp	r4, r5
 8003b56:	d101      	bne.n	8003b5c <__sfputs_r+0x12>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	e007      	b.n	8003b6c <__sfputs_r+0x22>
 8003b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b60:	463a      	mov	r2, r7
 8003b62:	4630      	mov	r0, r6
 8003b64:	f7ff ffda 	bl	8003b1c <__sfputc_r>
 8003b68:	1c43      	adds	r3, r0, #1
 8003b6a:	d1f3      	bne.n	8003b54 <__sfputs_r+0xa>
 8003b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b70 <_vfiprintf_r>:
 8003b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b74:	460d      	mov	r5, r1
 8003b76:	b09d      	sub	sp, #116	@ 0x74
 8003b78:	4614      	mov	r4, r2
 8003b7a:	4698      	mov	r8, r3
 8003b7c:	4606      	mov	r6, r0
 8003b7e:	b118      	cbz	r0, 8003b88 <_vfiprintf_r+0x18>
 8003b80:	6a03      	ldr	r3, [r0, #32]
 8003b82:	b90b      	cbnz	r3, 8003b88 <_vfiprintf_r+0x18>
 8003b84:	f7fe fb30 	bl	80021e8 <__sinit>
 8003b88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003b8a:	07d9      	lsls	r1, r3, #31
 8003b8c:	d405      	bmi.n	8003b9a <_vfiprintf_r+0x2a>
 8003b8e:	89ab      	ldrh	r3, [r5, #12]
 8003b90:	059a      	lsls	r2, r3, #22
 8003b92:	d402      	bmi.n	8003b9a <_vfiprintf_r+0x2a>
 8003b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003b96:	f7fe fcec 	bl	8002572 <__retarget_lock_acquire_recursive>
 8003b9a:	89ab      	ldrh	r3, [r5, #12]
 8003b9c:	071b      	lsls	r3, r3, #28
 8003b9e:	d501      	bpl.n	8003ba4 <_vfiprintf_r+0x34>
 8003ba0:	692b      	ldr	r3, [r5, #16]
 8003ba2:	b99b      	cbnz	r3, 8003bcc <_vfiprintf_r+0x5c>
 8003ba4:	4629      	mov	r1, r5
 8003ba6:	4630      	mov	r0, r6
 8003ba8:	f000 fa46 	bl	8004038 <__swsetup_r>
 8003bac:	b170      	cbz	r0, 8003bcc <_vfiprintf_r+0x5c>
 8003bae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003bb0:	07dc      	lsls	r4, r3, #31
 8003bb2:	d504      	bpl.n	8003bbe <_vfiprintf_r+0x4e>
 8003bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb8:	b01d      	add	sp, #116	@ 0x74
 8003bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bbe:	89ab      	ldrh	r3, [r5, #12]
 8003bc0:	0598      	lsls	r0, r3, #22
 8003bc2:	d4f7      	bmi.n	8003bb4 <_vfiprintf_r+0x44>
 8003bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bc6:	f7fe fcd5 	bl	8002574 <__retarget_lock_release_recursive>
 8003bca:	e7f3      	b.n	8003bb4 <_vfiprintf_r+0x44>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	9309      	str	r3, [sp, #36]	@ 0x24
 8003bd0:	2320      	movs	r3, #32
 8003bd2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bda:	2330      	movs	r3, #48	@ 0x30
 8003bdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003d8c <_vfiprintf_r+0x21c>
 8003be0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003be4:	f04f 0901 	mov.w	r9, #1
 8003be8:	4623      	mov	r3, r4
 8003bea:	469a      	mov	sl, r3
 8003bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bf0:	b10a      	cbz	r2, 8003bf6 <_vfiprintf_r+0x86>
 8003bf2:	2a25      	cmp	r2, #37	@ 0x25
 8003bf4:	d1f9      	bne.n	8003bea <_vfiprintf_r+0x7a>
 8003bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8003bfa:	d00b      	beq.n	8003c14 <_vfiprintf_r+0xa4>
 8003bfc:	465b      	mov	r3, fp
 8003bfe:	4622      	mov	r2, r4
 8003c00:	4629      	mov	r1, r5
 8003c02:	4630      	mov	r0, r6
 8003c04:	f7ff ffa1 	bl	8003b4a <__sfputs_r>
 8003c08:	3001      	adds	r0, #1
 8003c0a:	f000 80a7 	beq.w	8003d5c <_vfiprintf_r+0x1ec>
 8003c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c10:	445a      	add	r2, fp
 8003c12:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c14:	f89a 3000 	ldrb.w	r3, [sl]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 809f 	beq.w	8003d5c <_vfiprintf_r+0x1ec>
 8003c1e:	2300      	movs	r3, #0
 8003c20:	f04f 32ff 	mov.w	r2, #4294967295
 8003c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c28:	f10a 0a01 	add.w	sl, sl, #1
 8003c2c:	9304      	str	r3, [sp, #16]
 8003c2e:	9307      	str	r3, [sp, #28]
 8003c30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c34:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c36:	4654      	mov	r4, sl
 8003c38:	2205      	movs	r2, #5
 8003c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c3e:	4853      	ldr	r0, [pc, #332]	@ (8003d8c <_vfiprintf_r+0x21c>)
 8003c40:	f7fc face 	bl	80001e0 <memchr>
 8003c44:	9a04      	ldr	r2, [sp, #16]
 8003c46:	b9d8      	cbnz	r0, 8003c80 <_vfiprintf_r+0x110>
 8003c48:	06d1      	lsls	r1, r2, #27
 8003c4a:	bf44      	itt	mi
 8003c4c:	2320      	movmi	r3, #32
 8003c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c52:	0713      	lsls	r3, r2, #28
 8003c54:	bf44      	itt	mi
 8003c56:	232b      	movmi	r3, #43	@ 0x2b
 8003c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8003c60:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c62:	d015      	beq.n	8003c90 <_vfiprintf_r+0x120>
 8003c64:	9a07      	ldr	r2, [sp, #28]
 8003c66:	4654      	mov	r4, sl
 8003c68:	2000      	movs	r0, #0
 8003c6a:	f04f 0c0a 	mov.w	ip, #10
 8003c6e:	4621      	mov	r1, r4
 8003c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c74:	3b30      	subs	r3, #48	@ 0x30
 8003c76:	2b09      	cmp	r3, #9
 8003c78:	d94b      	bls.n	8003d12 <_vfiprintf_r+0x1a2>
 8003c7a:	b1b0      	cbz	r0, 8003caa <_vfiprintf_r+0x13a>
 8003c7c:	9207      	str	r2, [sp, #28]
 8003c7e:	e014      	b.n	8003caa <_vfiprintf_r+0x13a>
 8003c80:	eba0 0308 	sub.w	r3, r0, r8
 8003c84:	fa09 f303 	lsl.w	r3, r9, r3
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	9304      	str	r3, [sp, #16]
 8003c8c:	46a2      	mov	sl, r4
 8003c8e:	e7d2      	b.n	8003c36 <_vfiprintf_r+0xc6>
 8003c90:	9b03      	ldr	r3, [sp, #12]
 8003c92:	1d19      	adds	r1, r3, #4
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	9103      	str	r1, [sp, #12]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	bfbb      	ittet	lt
 8003c9c:	425b      	neglt	r3, r3
 8003c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8003ca2:	9307      	strge	r3, [sp, #28]
 8003ca4:	9307      	strlt	r3, [sp, #28]
 8003ca6:	bfb8      	it	lt
 8003ca8:	9204      	strlt	r2, [sp, #16]
 8003caa:	7823      	ldrb	r3, [r4, #0]
 8003cac:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cae:	d10a      	bne.n	8003cc6 <_vfiprintf_r+0x156>
 8003cb0:	7863      	ldrb	r3, [r4, #1]
 8003cb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003cb4:	d132      	bne.n	8003d1c <_vfiprintf_r+0x1ac>
 8003cb6:	9b03      	ldr	r3, [sp, #12]
 8003cb8:	1d1a      	adds	r2, r3, #4
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	9203      	str	r2, [sp, #12]
 8003cbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003cc2:	3402      	adds	r4, #2
 8003cc4:	9305      	str	r3, [sp, #20]
 8003cc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003d9c <_vfiprintf_r+0x22c>
 8003cca:	7821      	ldrb	r1, [r4, #0]
 8003ccc:	2203      	movs	r2, #3
 8003cce:	4650      	mov	r0, sl
 8003cd0:	f7fc fa86 	bl	80001e0 <memchr>
 8003cd4:	b138      	cbz	r0, 8003ce6 <_vfiprintf_r+0x176>
 8003cd6:	9b04      	ldr	r3, [sp, #16]
 8003cd8:	eba0 000a 	sub.w	r0, r0, sl
 8003cdc:	2240      	movs	r2, #64	@ 0x40
 8003cde:	4082      	lsls	r2, r0
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	3401      	adds	r4, #1
 8003ce4:	9304      	str	r3, [sp, #16]
 8003ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cea:	4829      	ldr	r0, [pc, #164]	@ (8003d90 <_vfiprintf_r+0x220>)
 8003cec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003cf0:	2206      	movs	r2, #6
 8003cf2:	f7fc fa75 	bl	80001e0 <memchr>
 8003cf6:	2800      	cmp	r0, #0
 8003cf8:	d03f      	beq.n	8003d7a <_vfiprintf_r+0x20a>
 8003cfa:	4b26      	ldr	r3, [pc, #152]	@ (8003d94 <_vfiprintf_r+0x224>)
 8003cfc:	bb1b      	cbnz	r3, 8003d46 <_vfiprintf_r+0x1d6>
 8003cfe:	9b03      	ldr	r3, [sp, #12]
 8003d00:	3307      	adds	r3, #7
 8003d02:	f023 0307 	bic.w	r3, r3, #7
 8003d06:	3308      	adds	r3, #8
 8003d08:	9303      	str	r3, [sp, #12]
 8003d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d0c:	443b      	add	r3, r7
 8003d0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d10:	e76a      	b.n	8003be8 <_vfiprintf_r+0x78>
 8003d12:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d16:	460c      	mov	r4, r1
 8003d18:	2001      	movs	r0, #1
 8003d1a:	e7a8      	b.n	8003c6e <_vfiprintf_r+0xfe>
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	3401      	adds	r4, #1
 8003d20:	9305      	str	r3, [sp, #20]
 8003d22:	4619      	mov	r1, r3
 8003d24:	f04f 0c0a 	mov.w	ip, #10
 8003d28:	4620      	mov	r0, r4
 8003d2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d2e:	3a30      	subs	r2, #48	@ 0x30
 8003d30:	2a09      	cmp	r2, #9
 8003d32:	d903      	bls.n	8003d3c <_vfiprintf_r+0x1cc>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0c6      	beq.n	8003cc6 <_vfiprintf_r+0x156>
 8003d38:	9105      	str	r1, [sp, #20]
 8003d3a:	e7c4      	b.n	8003cc6 <_vfiprintf_r+0x156>
 8003d3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d40:	4604      	mov	r4, r0
 8003d42:	2301      	movs	r3, #1
 8003d44:	e7f0      	b.n	8003d28 <_vfiprintf_r+0x1b8>
 8003d46:	ab03      	add	r3, sp, #12
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	462a      	mov	r2, r5
 8003d4c:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <_vfiprintf_r+0x228>)
 8003d4e:	a904      	add	r1, sp, #16
 8003d50:	4630      	mov	r0, r6
 8003d52:	f7fd fe07 	bl	8001964 <_printf_float>
 8003d56:	4607      	mov	r7, r0
 8003d58:	1c78      	adds	r0, r7, #1
 8003d5a:	d1d6      	bne.n	8003d0a <_vfiprintf_r+0x19a>
 8003d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d5e:	07d9      	lsls	r1, r3, #31
 8003d60:	d405      	bmi.n	8003d6e <_vfiprintf_r+0x1fe>
 8003d62:	89ab      	ldrh	r3, [r5, #12]
 8003d64:	059a      	lsls	r2, r3, #22
 8003d66:	d402      	bmi.n	8003d6e <_vfiprintf_r+0x1fe>
 8003d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d6a:	f7fe fc03 	bl	8002574 <__retarget_lock_release_recursive>
 8003d6e:	89ab      	ldrh	r3, [r5, #12]
 8003d70:	065b      	lsls	r3, r3, #25
 8003d72:	f53f af1f 	bmi.w	8003bb4 <_vfiprintf_r+0x44>
 8003d76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d78:	e71e      	b.n	8003bb8 <_vfiprintf_r+0x48>
 8003d7a:	ab03      	add	r3, sp, #12
 8003d7c:	9300      	str	r3, [sp, #0]
 8003d7e:	462a      	mov	r2, r5
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <_vfiprintf_r+0x228>)
 8003d82:	a904      	add	r1, sp, #16
 8003d84:	4630      	mov	r0, r6
 8003d86:	f7fe f885 	bl	8001e94 <_printf_i>
 8003d8a:	e7e4      	b.n	8003d56 <_vfiprintf_r+0x1e6>
 8003d8c:	080045b2 	.word	0x080045b2
 8003d90:	080045bc 	.word	0x080045bc
 8003d94:	08001965 	.word	0x08001965
 8003d98:	08003b4b 	.word	0x08003b4b
 8003d9c:	080045b8 	.word	0x080045b8

08003da0 <__sflush_r>:
 8003da0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003da8:	0716      	lsls	r6, r2, #28
 8003daa:	4605      	mov	r5, r0
 8003dac:	460c      	mov	r4, r1
 8003dae:	d454      	bmi.n	8003e5a <__sflush_r+0xba>
 8003db0:	684b      	ldr	r3, [r1, #4]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	dc02      	bgt.n	8003dbc <__sflush_r+0x1c>
 8003db6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	dd48      	ble.n	8003e4e <__sflush_r+0xae>
 8003dbc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003dbe:	2e00      	cmp	r6, #0
 8003dc0:	d045      	beq.n	8003e4e <__sflush_r+0xae>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003dc8:	682f      	ldr	r7, [r5, #0]
 8003dca:	6a21      	ldr	r1, [r4, #32]
 8003dcc:	602b      	str	r3, [r5, #0]
 8003dce:	d030      	beq.n	8003e32 <__sflush_r+0x92>
 8003dd0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003dd2:	89a3      	ldrh	r3, [r4, #12]
 8003dd4:	0759      	lsls	r1, r3, #29
 8003dd6:	d505      	bpl.n	8003de4 <__sflush_r+0x44>
 8003dd8:	6863      	ldr	r3, [r4, #4]
 8003dda:	1ad2      	subs	r2, r2, r3
 8003ddc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003dde:	b10b      	cbz	r3, 8003de4 <__sflush_r+0x44>
 8003de0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003de2:	1ad2      	subs	r2, r2, r3
 8003de4:	2300      	movs	r3, #0
 8003de6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003de8:	6a21      	ldr	r1, [r4, #32]
 8003dea:	4628      	mov	r0, r5
 8003dec:	47b0      	blx	r6
 8003dee:	1c43      	adds	r3, r0, #1
 8003df0:	89a3      	ldrh	r3, [r4, #12]
 8003df2:	d106      	bne.n	8003e02 <__sflush_r+0x62>
 8003df4:	6829      	ldr	r1, [r5, #0]
 8003df6:	291d      	cmp	r1, #29
 8003df8:	d82b      	bhi.n	8003e52 <__sflush_r+0xb2>
 8003dfa:	4a2a      	ldr	r2, [pc, #168]	@ (8003ea4 <__sflush_r+0x104>)
 8003dfc:	40ca      	lsrs	r2, r1
 8003dfe:	07d6      	lsls	r6, r2, #31
 8003e00:	d527      	bpl.n	8003e52 <__sflush_r+0xb2>
 8003e02:	2200      	movs	r2, #0
 8003e04:	6062      	str	r2, [r4, #4]
 8003e06:	04d9      	lsls	r1, r3, #19
 8003e08:	6922      	ldr	r2, [r4, #16]
 8003e0a:	6022      	str	r2, [r4, #0]
 8003e0c:	d504      	bpl.n	8003e18 <__sflush_r+0x78>
 8003e0e:	1c42      	adds	r2, r0, #1
 8003e10:	d101      	bne.n	8003e16 <__sflush_r+0x76>
 8003e12:	682b      	ldr	r3, [r5, #0]
 8003e14:	b903      	cbnz	r3, 8003e18 <__sflush_r+0x78>
 8003e16:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e1a:	602f      	str	r7, [r5, #0]
 8003e1c:	b1b9      	cbz	r1, 8003e4e <__sflush_r+0xae>
 8003e1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e22:	4299      	cmp	r1, r3
 8003e24:	d002      	beq.n	8003e2c <__sflush_r+0x8c>
 8003e26:	4628      	mov	r0, r5
 8003e28:	f7ff f9fe 	bl	8003228 <_free_r>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e30:	e00d      	b.n	8003e4e <__sflush_r+0xae>
 8003e32:	2301      	movs	r3, #1
 8003e34:	4628      	mov	r0, r5
 8003e36:	47b0      	blx	r6
 8003e38:	4602      	mov	r2, r0
 8003e3a:	1c50      	adds	r0, r2, #1
 8003e3c:	d1c9      	bne.n	8003dd2 <__sflush_r+0x32>
 8003e3e:	682b      	ldr	r3, [r5, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0c6      	beq.n	8003dd2 <__sflush_r+0x32>
 8003e44:	2b1d      	cmp	r3, #29
 8003e46:	d001      	beq.n	8003e4c <__sflush_r+0xac>
 8003e48:	2b16      	cmp	r3, #22
 8003e4a:	d11e      	bne.n	8003e8a <__sflush_r+0xea>
 8003e4c:	602f      	str	r7, [r5, #0]
 8003e4e:	2000      	movs	r0, #0
 8003e50:	e022      	b.n	8003e98 <__sflush_r+0xf8>
 8003e52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e56:	b21b      	sxth	r3, r3
 8003e58:	e01b      	b.n	8003e92 <__sflush_r+0xf2>
 8003e5a:	690f      	ldr	r7, [r1, #16]
 8003e5c:	2f00      	cmp	r7, #0
 8003e5e:	d0f6      	beq.n	8003e4e <__sflush_r+0xae>
 8003e60:	0793      	lsls	r3, r2, #30
 8003e62:	680e      	ldr	r6, [r1, #0]
 8003e64:	bf08      	it	eq
 8003e66:	694b      	ldreq	r3, [r1, #20]
 8003e68:	600f      	str	r7, [r1, #0]
 8003e6a:	bf18      	it	ne
 8003e6c:	2300      	movne	r3, #0
 8003e6e:	eba6 0807 	sub.w	r8, r6, r7
 8003e72:	608b      	str	r3, [r1, #8]
 8003e74:	f1b8 0f00 	cmp.w	r8, #0
 8003e78:	dde9      	ble.n	8003e4e <__sflush_r+0xae>
 8003e7a:	6a21      	ldr	r1, [r4, #32]
 8003e7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003e7e:	4643      	mov	r3, r8
 8003e80:	463a      	mov	r2, r7
 8003e82:	4628      	mov	r0, r5
 8003e84:	47b0      	blx	r6
 8003e86:	2800      	cmp	r0, #0
 8003e88:	dc08      	bgt.n	8003e9c <__sflush_r+0xfc>
 8003e8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e92:	81a3      	strh	r3, [r4, #12]
 8003e94:	f04f 30ff 	mov.w	r0, #4294967295
 8003e98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e9c:	4407      	add	r7, r0
 8003e9e:	eba8 0800 	sub.w	r8, r8, r0
 8003ea2:	e7e7      	b.n	8003e74 <__sflush_r+0xd4>
 8003ea4:	20400001 	.word	0x20400001

08003ea8 <_fflush_r>:
 8003ea8:	b538      	push	{r3, r4, r5, lr}
 8003eaa:	690b      	ldr	r3, [r1, #16]
 8003eac:	4605      	mov	r5, r0
 8003eae:	460c      	mov	r4, r1
 8003eb0:	b913      	cbnz	r3, 8003eb8 <_fflush_r+0x10>
 8003eb2:	2500      	movs	r5, #0
 8003eb4:	4628      	mov	r0, r5
 8003eb6:	bd38      	pop	{r3, r4, r5, pc}
 8003eb8:	b118      	cbz	r0, 8003ec2 <_fflush_r+0x1a>
 8003eba:	6a03      	ldr	r3, [r0, #32]
 8003ebc:	b90b      	cbnz	r3, 8003ec2 <_fflush_r+0x1a>
 8003ebe:	f7fe f993 	bl	80021e8 <__sinit>
 8003ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f3      	beq.n	8003eb2 <_fflush_r+0xa>
 8003eca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ecc:	07d0      	lsls	r0, r2, #31
 8003ece:	d404      	bmi.n	8003eda <_fflush_r+0x32>
 8003ed0:	0599      	lsls	r1, r3, #22
 8003ed2:	d402      	bmi.n	8003eda <_fflush_r+0x32>
 8003ed4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ed6:	f7fe fb4c 	bl	8002572 <__retarget_lock_acquire_recursive>
 8003eda:	4628      	mov	r0, r5
 8003edc:	4621      	mov	r1, r4
 8003ede:	f7ff ff5f 	bl	8003da0 <__sflush_r>
 8003ee2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ee4:	07da      	lsls	r2, r3, #31
 8003ee6:	4605      	mov	r5, r0
 8003ee8:	d4e4      	bmi.n	8003eb4 <_fflush_r+0xc>
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	059b      	lsls	r3, r3, #22
 8003eee:	d4e1      	bmi.n	8003eb4 <_fflush_r+0xc>
 8003ef0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ef2:	f7fe fb3f 	bl	8002574 <__retarget_lock_release_recursive>
 8003ef6:	e7dd      	b.n	8003eb4 <_fflush_r+0xc>

08003ef8 <__swhatbuf_r>:
 8003ef8:	b570      	push	{r4, r5, r6, lr}
 8003efa:	460c      	mov	r4, r1
 8003efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f00:	2900      	cmp	r1, #0
 8003f02:	b096      	sub	sp, #88	@ 0x58
 8003f04:	4615      	mov	r5, r2
 8003f06:	461e      	mov	r6, r3
 8003f08:	da0d      	bge.n	8003f26 <__swhatbuf_r+0x2e>
 8003f0a:	89a3      	ldrh	r3, [r4, #12]
 8003f0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003f10:	f04f 0100 	mov.w	r1, #0
 8003f14:	bf14      	ite	ne
 8003f16:	2340      	movne	r3, #64	@ 0x40
 8003f18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003f1c:	2000      	movs	r0, #0
 8003f1e:	6031      	str	r1, [r6, #0]
 8003f20:	602b      	str	r3, [r5, #0]
 8003f22:	b016      	add	sp, #88	@ 0x58
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
 8003f26:	466a      	mov	r2, sp
 8003f28:	f000 f8dc 	bl	80040e4 <_fstat_r>
 8003f2c:	2800      	cmp	r0, #0
 8003f2e:	dbec      	blt.n	8003f0a <__swhatbuf_r+0x12>
 8003f30:	9901      	ldr	r1, [sp, #4]
 8003f32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003f36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003f3a:	4259      	negs	r1, r3
 8003f3c:	4159      	adcs	r1, r3
 8003f3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003f42:	e7eb      	b.n	8003f1c <__swhatbuf_r+0x24>

08003f44 <__smakebuf_r>:
 8003f44:	898b      	ldrh	r3, [r1, #12]
 8003f46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f48:	079d      	lsls	r5, r3, #30
 8003f4a:	4606      	mov	r6, r0
 8003f4c:	460c      	mov	r4, r1
 8003f4e:	d507      	bpl.n	8003f60 <__smakebuf_r+0x1c>
 8003f50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003f54:	6023      	str	r3, [r4, #0]
 8003f56:	6123      	str	r3, [r4, #16]
 8003f58:	2301      	movs	r3, #1
 8003f5a:	6163      	str	r3, [r4, #20]
 8003f5c:	b003      	add	sp, #12
 8003f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f60:	ab01      	add	r3, sp, #4
 8003f62:	466a      	mov	r2, sp
 8003f64:	f7ff ffc8 	bl	8003ef8 <__swhatbuf_r>
 8003f68:	9f00      	ldr	r7, [sp, #0]
 8003f6a:	4605      	mov	r5, r0
 8003f6c:	4639      	mov	r1, r7
 8003f6e:	4630      	mov	r0, r6
 8003f70:	f7ff f9ce 	bl	8003310 <_malloc_r>
 8003f74:	b948      	cbnz	r0, 8003f8a <__smakebuf_r+0x46>
 8003f76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f7a:	059a      	lsls	r2, r3, #22
 8003f7c:	d4ee      	bmi.n	8003f5c <__smakebuf_r+0x18>
 8003f7e:	f023 0303 	bic.w	r3, r3, #3
 8003f82:	f043 0302 	orr.w	r3, r3, #2
 8003f86:	81a3      	strh	r3, [r4, #12]
 8003f88:	e7e2      	b.n	8003f50 <__smakebuf_r+0xc>
 8003f8a:	89a3      	ldrh	r3, [r4, #12]
 8003f8c:	6020      	str	r0, [r4, #0]
 8003f8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f92:	81a3      	strh	r3, [r4, #12]
 8003f94:	9b01      	ldr	r3, [sp, #4]
 8003f96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003f9a:	b15b      	cbz	r3, 8003fb4 <__smakebuf_r+0x70>
 8003f9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003fa0:	4630      	mov	r0, r6
 8003fa2:	f000 f8b1 	bl	8004108 <_isatty_r>
 8003fa6:	b128      	cbz	r0, 8003fb4 <__smakebuf_r+0x70>
 8003fa8:	89a3      	ldrh	r3, [r4, #12]
 8003faa:	f023 0303 	bic.w	r3, r3, #3
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	81a3      	strh	r3, [r4, #12]
 8003fb4:	89a3      	ldrh	r3, [r4, #12]
 8003fb6:	431d      	orrs	r5, r3
 8003fb8:	81a5      	strh	r5, [r4, #12]
 8003fba:	e7cf      	b.n	8003f5c <__smakebuf_r+0x18>

08003fbc <__swbuf_r>:
 8003fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fbe:	460e      	mov	r6, r1
 8003fc0:	4614      	mov	r4, r2
 8003fc2:	4605      	mov	r5, r0
 8003fc4:	b118      	cbz	r0, 8003fce <__swbuf_r+0x12>
 8003fc6:	6a03      	ldr	r3, [r0, #32]
 8003fc8:	b90b      	cbnz	r3, 8003fce <__swbuf_r+0x12>
 8003fca:	f7fe f90d 	bl	80021e8 <__sinit>
 8003fce:	69a3      	ldr	r3, [r4, #24]
 8003fd0:	60a3      	str	r3, [r4, #8]
 8003fd2:	89a3      	ldrh	r3, [r4, #12]
 8003fd4:	071a      	lsls	r2, r3, #28
 8003fd6:	d501      	bpl.n	8003fdc <__swbuf_r+0x20>
 8003fd8:	6923      	ldr	r3, [r4, #16]
 8003fda:	b943      	cbnz	r3, 8003fee <__swbuf_r+0x32>
 8003fdc:	4621      	mov	r1, r4
 8003fde:	4628      	mov	r0, r5
 8003fe0:	f000 f82a 	bl	8004038 <__swsetup_r>
 8003fe4:	b118      	cbz	r0, 8003fee <__swbuf_r+0x32>
 8003fe6:	f04f 37ff 	mov.w	r7, #4294967295
 8003fea:	4638      	mov	r0, r7
 8003fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fee:	6823      	ldr	r3, [r4, #0]
 8003ff0:	6922      	ldr	r2, [r4, #16]
 8003ff2:	1a98      	subs	r0, r3, r2
 8003ff4:	6963      	ldr	r3, [r4, #20]
 8003ff6:	b2f6      	uxtb	r6, r6
 8003ff8:	4283      	cmp	r3, r0
 8003ffa:	4637      	mov	r7, r6
 8003ffc:	dc05      	bgt.n	800400a <__swbuf_r+0x4e>
 8003ffe:	4621      	mov	r1, r4
 8004000:	4628      	mov	r0, r5
 8004002:	f7ff ff51 	bl	8003ea8 <_fflush_r>
 8004006:	2800      	cmp	r0, #0
 8004008:	d1ed      	bne.n	8003fe6 <__swbuf_r+0x2a>
 800400a:	68a3      	ldr	r3, [r4, #8]
 800400c:	3b01      	subs	r3, #1
 800400e:	60a3      	str	r3, [r4, #8]
 8004010:	6823      	ldr	r3, [r4, #0]
 8004012:	1c5a      	adds	r2, r3, #1
 8004014:	6022      	str	r2, [r4, #0]
 8004016:	701e      	strb	r6, [r3, #0]
 8004018:	6962      	ldr	r2, [r4, #20]
 800401a:	1c43      	adds	r3, r0, #1
 800401c:	429a      	cmp	r2, r3
 800401e:	d004      	beq.n	800402a <__swbuf_r+0x6e>
 8004020:	89a3      	ldrh	r3, [r4, #12]
 8004022:	07db      	lsls	r3, r3, #31
 8004024:	d5e1      	bpl.n	8003fea <__swbuf_r+0x2e>
 8004026:	2e0a      	cmp	r6, #10
 8004028:	d1df      	bne.n	8003fea <__swbuf_r+0x2e>
 800402a:	4621      	mov	r1, r4
 800402c:	4628      	mov	r0, r5
 800402e:	f7ff ff3b 	bl	8003ea8 <_fflush_r>
 8004032:	2800      	cmp	r0, #0
 8004034:	d0d9      	beq.n	8003fea <__swbuf_r+0x2e>
 8004036:	e7d6      	b.n	8003fe6 <__swbuf_r+0x2a>

08004038 <__swsetup_r>:
 8004038:	b538      	push	{r3, r4, r5, lr}
 800403a:	4b29      	ldr	r3, [pc, #164]	@ (80040e0 <__swsetup_r+0xa8>)
 800403c:	4605      	mov	r5, r0
 800403e:	6818      	ldr	r0, [r3, #0]
 8004040:	460c      	mov	r4, r1
 8004042:	b118      	cbz	r0, 800404c <__swsetup_r+0x14>
 8004044:	6a03      	ldr	r3, [r0, #32]
 8004046:	b90b      	cbnz	r3, 800404c <__swsetup_r+0x14>
 8004048:	f7fe f8ce 	bl	80021e8 <__sinit>
 800404c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004050:	0719      	lsls	r1, r3, #28
 8004052:	d422      	bmi.n	800409a <__swsetup_r+0x62>
 8004054:	06da      	lsls	r2, r3, #27
 8004056:	d407      	bmi.n	8004068 <__swsetup_r+0x30>
 8004058:	2209      	movs	r2, #9
 800405a:	602a      	str	r2, [r5, #0]
 800405c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004060:	81a3      	strh	r3, [r4, #12]
 8004062:	f04f 30ff 	mov.w	r0, #4294967295
 8004066:	e033      	b.n	80040d0 <__swsetup_r+0x98>
 8004068:	0758      	lsls	r0, r3, #29
 800406a:	d512      	bpl.n	8004092 <__swsetup_r+0x5a>
 800406c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800406e:	b141      	cbz	r1, 8004082 <__swsetup_r+0x4a>
 8004070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004074:	4299      	cmp	r1, r3
 8004076:	d002      	beq.n	800407e <__swsetup_r+0x46>
 8004078:	4628      	mov	r0, r5
 800407a:	f7ff f8d5 	bl	8003228 <_free_r>
 800407e:	2300      	movs	r3, #0
 8004080:	6363      	str	r3, [r4, #52]	@ 0x34
 8004082:	89a3      	ldrh	r3, [r4, #12]
 8004084:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004088:	81a3      	strh	r3, [r4, #12]
 800408a:	2300      	movs	r3, #0
 800408c:	6063      	str	r3, [r4, #4]
 800408e:	6923      	ldr	r3, [r4, #16]
 8004090:	6023      	str	r3, [r4, #0]
 8004092:	89a3      	ldrh	r3, [r4, #12]
 8004094:	f043 0308 	orr.w	r3, r3, #8
 8004098:	81a3      	strh	r3, [r4, #12]
 800409a:	6923      	ldr	r3, [r4, #16]
 800409c:	b94b      	cbnz	r3, 80040b2 <__swsetup_r+0x7a>
 800409e:	89a3      	ldrh	r3, [r4, #12]
 80040a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80040a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040a8:	d003      	beq.n	80040b2 <__swsetup_r+0x7a>
 80040aa:	4621      	mov	r1, r4
 80040ac:	4628      	mov	r0, r5
 80040ae:	f7ff ff49 	bl	8003f44 <__smakebuf_r>
 80040b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040b6:	f013 0201 	ands.w	r2, r3, #1
 80040ba:	d00a      	beq.n	80040d2 <__swsetup_r+0x9a>
 80040bc:	2200      	movs	r2, #0
 80040be:	60a2      	str	r2, [r4, #8]
 80040c0:	6962      	ldr	r2, [r4, #20]
 80040c2:	4252      	negs	r2, r2
 80040c4:	61a2      	str	r2, [r4, #24]
 80040c6:	6922      	ldr	r2, [r4, #16]
 80040c8:	b942      	cbnz	r2, 80040dc <__swsetup_r+0xa4>
 80040ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80040ce:	d1c5      	bne.n	800405c <__swsetup_r+0x24>
 80040d0:	bd38      	pop	{r3, r4, r5, pc}
 80040d2:	0799      	lsls	r1, r3, #30
 80040d4:	bf58      	it	pl
 80040d6:	6962      	ldrpl	r2, [r4, #20]
 80040d8:	60a2      	str	r2, [r4, #8]
 80040da:	e7f4      	b.n	80040c6 <__swsetup_r+0x8e>
 80040dc:	2000      	movs	r0, #0
 80040de:	e7f7      	b.n	80040d0 <__swsetup_r+0x98>
 80040e0:	2000000c 	.word	0x2000000c

080040e4 <_fstat_r>:
 80040e4:	b538      	push	{r3, r4, r5, lr}
 80040e6:	4d07      	ldr	r5, [pc, #28]	@ (8004104 <_fstat_r+0x20>)
 80040e8:	2300      	movs	r3, #0
 80040ea:	4604      	mov	r4, r0
 80040ec:	4608      	mov	r0, r1
 80040ee:	4611      	mov	r1, r2
 80040f0:	602b      	str	r3, [r5, #0]
 80040f2:	f7fd fa19 	bl	8001528 <_fstat>
 80040f6:	1c43      	adds	r3, r0, #1
 80040f8:	d102      	bne.n	8004100 <_fstat_r+0x1c>
 80040fa:	682b      	ldr	r3, [r5, #0]
 80040fc:	b103      	cbz	r3, 8004100 <_fstat_r+0x1c>
 80040fe:	6023      	str	r3, [r4, #0]
 8004100:	bd38      	pop	{r3, r4, r5, pc}
 8004102:	bf00      	nop
 8004104:	20000364 	.word	0x20000364

08004108 <_isatty_r>:
 8004108:	b538      	push	{r3, r4, r5, lr}
 800410a:	4d06      	ldr	r5, [pc, #24]	@ (8004124 <_isatty_r+0x1c>)
 800410c:	2300      	movs	r3, #0
 800410e:	4604      	mov	r4, r0
 8004110:	4608      	mov	r0, r1
 8004112:	602b      	str	r3, [r5, #0]
 8004114:	f7fd fa18 	bl	8001548 <_isatty>
 8004118:	1c43      	adds	r3, r0, #1
 800411a:	d102      	bne.n	8004122 <_isatty_r+0x1a>
 800411c:	682b      	ldr	r3, [r5, #0]
 800411e:	b103      	cbz	r3, 8004122 <_isatty_r+0x1a>
 8004120:	6023      	str	r3, [r4, #0]
 8004122:	bd38      	pop	{r3, r4, r5, pc}
 8004124:	20000364 	.word	0x20000364

08004128 <_sbrk_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4d06      	ldr	r5, [pc, #24]	@ (8004144 <_sbrk_r+0x1c>)
 800412c:	2300      	movs	r3, #0
 800412e:	4604      	mov	r4, r0
 8004130:	4608      	mov	r0, r1
 8004132:	602b      	str	r3, [r5, #0]
 8004134:	f7fd fa20 	bl	8001578 <_sbrk>
 8004138:	1c43      	adds	r3, r0, #1
 800413a:	d102      	bne.n	8004142 <_sbrk_r+0x1a>
 800413c:	682b      	ldr	r3, [r5, #0]
 800413e:	b103      	cbz	r3, 8004142 <_sbrk_r+0x1a>
 8004140:	6023      	str	r3, [r4, #0]
 8004142:	bd38      	pop	{r3, r4, r5, pc}
 8004144:	20000364 	.word	0x20000364

08004148 <memcpy>:
 8004148:	440a      	add	r2, r1
 800414a:	4291      	cmp	r1, r2
 800414c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004150:	d100      	bne.n	8004154 <memcpy+0xc>
 8004152:	4770      	bx	lr
 8004154:	b510      	push	{r4, lr}
 8004156:	f811 4b01 	ldrb.w	r4, [r1], #1
 800415a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800415e:	4291      	cmp	r1, r2
 8004160:	d1f9      	bne.n	8004156 <memcpy+0xe>
 8004162:	bd10      	pop	{r4, pc}

08004164 <__assert_func>:
 8004164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004166:	4614      	mov	r4, r2
 8004168:	461a      	mov	r2, r3
 800416a:	4b09      	ldr	r3, [pc, #36]	@ (8004190 <__assert_func+0x2c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4605      	mov	r5, r0
 8004170:	68d8      	ldr	r0, [r3, #12]
 8004172:	b14c      	cbz	r4, 8004188 <__assert_func+0x24>
 8004174:	4b07      	ldr	r3, [pc, #28]	@ (8004194 <__assert_func+0x30>)
 8004176:	9100      	str	r1, [sp, #0]
 8004178:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800417c:	4906      	ldr	r1, [pc, #24]	@ (8004198 <__assert_func+0x34>)
 800417e:	462b      	mov	r3, r5
 8004180:	f000 f842 	bl	8004208 <fiprintf>
 8004184:	f000 f852 	bl	800422c <abort>
 8004188:	4b04      	ldr	r3, [pc, #16]	@ (800419c <__assert_func+0x38>)
 800418a:	461c      	mov	r4, r3
 800418c:	e7f3      	b.n	8004176 <__assert_func+0x12>
 800418e:	bf00      	nop
 8004190:	2000000c 	.word	0x2000000c
 8004194:	080045cd 	.word	0x080045cd
 8004198:	080045da 	.word	0x080045da
 800419c:	08004608 	.word	0x08004608

080041a0 <_calloc_r>:
 80041a0:	b570      	push	{r4, r5, r6, lr}
 80041a2:	fba1 5402 	umull	r5, r4, r1, r2
 80041a6:	b934      	cbnz	r4, 80041b6 <_calloc_r+0x16>
 80041a8:	4629      	mov	r1, r5
 80041aa:	f7ff f8b1 	bl	8003310 <_malloc_r>
 80041ae:	4606      	mov	r6, r0
 80041b0:	b928      	cbnz	r0, 80041be <_calloc_r+0x1e>
 80041b2:	4630      	mov	r0, r6
 80041b4:	bd70      	pop	{r4, r5, r6, pc}
 80041b6:	220c      	movs	r2, #12
 80041b8:	6002      	str	r2, [r0, #0]
 80041ba:	2600      	movs	r6, #0
 80041bc:	e7f9      	b.n	80041b2 <_calloc_r+0x12>
 80041be:	462a      	mov	r2, r5
 80041c0:	4621      	mov	r1, r4
 80041c2:	f7fe f958 	bl	8002476 <memset>
 80041c6:	e7f4      	b.n	80041b2 <_calloc_r+0x12>

080041c8 <__ascii_mbtowc>:
 80041c8:	b082      	sub	sp, #8
 80041ca:	b901      	cbnz	r1, 80041ce <__ascii_mbtowc+0x6>
 80041cc:	a901      	add	r1, sp, #4
 80041ce:	b142      	cbz	r2, 80041e2 <__ascii_mbtowc+0x1a>
 80041d0:	b14b      	cbz	r3, 80041e6 <__ascii_mbtowc+0x1e>
 80041d2:	7813      	ldrb	r3, [r2, #0]
 80041d4:	600b      	str	r3, [r1, #0]
 80041d6:	7812      	ldrb	r2, [r2, #0]
 80041d8:	1e10      	subs	r0, r2, #0
 80041da:	bf18      	it	ne
 80041dc:	2001      	movne	r0, #1
 80041de:	b002      	add	sp, #8
 80041e0:	4770      	bx	lr
 80041e2:	4610      	mov	r0, r2
 80041e4:	e7fb      	b.n	80041de <__ascii_mbtowc+0x16>
 80041e6:	f06f 0001 	mvn.w	r0, #1
 80041ea:	e7f8      	b.n	80041de <__ascii_mbtowc+0x16>

080041ec <__ascii_wctomb>:
 80041ec:	4603      	mov	r3, r0
 80041ee:	4608      	mov	r0, r1
 80041f0:	b141      	cbz	r1, 8004204 <__ascii_wctomb+0x18>
 80041f2:	2aff      	cmp	r2, #255	@ 0xff
 80041f4:	d904      	bls.n	8004200 <__ascii_wctomb+0x14>
 80041f6:	228a      	movs	r2, #138	@ 0x8a
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	f04f 30ff 	mov.w	r0, #4294967295
 80041fe:	4770      	bx	lr
 8004200:	700a      	strb	r2, [r1, #0]
 8004202:	2001      	movs	r0, #1
 8004204:	4770      	bx	lr
	...

08004208 <fiprintf>:
 8004208:	b40e      	push	{r1, r2, r3}
 800420a:	b503      	push	{r0, r1, lr}
 800420c:	4601      	mov	r1, r0
 800420e:	ab03      	add	r3, sp, #12
 8004210:	4805      	ldr	r0, [pc, #20]	@ (8004228 <fiprintf+0x20>)
 8004212:	f853 2b04 	ldr.w	r2, [r3], #4
 8004216:	6800      	ldr	r0, [r0, #0]
 8004218:	9301      	str	r3, [sp, #4]
 800421a:	f7ff fca9 	bl	8003b70 <_vfiprintf_r>
 800421e:	b002      	add	sp, #8
 8004220:	f85d eb04 	ldr.w	lr, [sp], #4
 8004224:	b003      	add	sp, #12
 8004226:	4770      	bx	lr
 8004228:	2000000c 	.word	0x2000000c

0800422c <abort>:
 800422c:	b508      	push	{r3, lr}
 800422e:	2006      	movs	r0, #6
 8004230:	f000 f82c 	bl	800428c <raise>
 8004234:	2001      	movs	r0, #1
 8004236:	f7fd f943 	bl	80014c0 <_exit>

0800423a <_raise_r>:
 800423a:	291f      	cmp	r1, #31
 800423c:	b538      	push	{r3, r4, r5, lr}
 800423e:	4605      	mov	r5, r0
 8004240:	460c      	mov	r4, r1
 8004242:	d904      	bls.n	800424e <_raise_r+0x14>
 8004244:	2316      	movs	r3, #22
 8004246:	6003      	str	r3, [r0, #0]
 8004248:	f04f 30ff 	mov.w	r0, #4294967295
 800424c:	bd38      	pop	{r3, r4, r5, pc}
 800424e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004250:	b112      	cbz	r2, 8004258 <_raise_r+0x1e>
 8004252:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004256:	b94b      	cbnz	r3, 800426c <_raise_r+0x32>
 8004258:	4628      	mov	r0, r5
 800425a:	f000 f831 	bl	80042c0 <_getpid_r>
 800425e:	4622      	mov	r2, r4
 8004260:	4601      	mov	r1, r0
 8004262:	4628      	mov	r0, r5
 8004264:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004268:	f000 b818 	b.w	800429c <_kill_r>
 800426c:	2b01      	cmp	r3, #1
 800426e:	d00a      	beq.n	8004286 <_raise_r+0x4c>
 8004270:	1c59      	adds	r1, r3, #1
 8004272:	d103      	bne.n	800427c <_raise_r+0x42>
 8004274:	2316      	movs	r3, #22
 8004276:	6003      	str	r3, [r0, #0]
 8004278:	2001      	movs	r0, #1
 800427a:	e7e7      	b.n	800424c <_raise_r+0x12>
 800427c:	2100      	movs	r1, #0
 800427e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004282:	4620      	mov	r0, r4
 8004284:	4798      	blx	r3
 8004286:	2000      	movs	r0, #0
 8004288:	e7e0      	b.n	800424c <_raise_r+0x12>
	...

0800428c <raise>:
 800428c:	4b02      	ldr	r3, [pc, #8]	@ (8004298 <raise+0xc>)
 800428e:	4601      	mov	r1, r0
 8004290:	6818      	ldr	r0, [r3, #0]
 8004292:	f7ff bfd2 	b.w	800423a <_raise_r>
 8004296:	bf00      	nop
 8004298:	2000000c 	.word	0x2000000c

0800429c <_kill_r>:
 800429c:	b538      	push	{r3, r4, r5, lr}
 800429e:	4d07      	ldr	r5, [pc, #28]	@ (80042bc <_kill_r+0x20>)
 80042a0:	2300      	movs	r3, #0
 80042a2:	4604      	mov	r4, r0
 80042a4:	4608      	mov	r0, r1
 80042a6:	4611      	mov	r1, r2
 80042a8:	602b      	str	r3, [r5, #0]
 80042aa:	f7fd f8f9 	bl	80014a0 <_kill>
 80042ae:	1c43      	adds	r3, r0, #1
 80042b0:	d102      	bne.n	80042b8 <_kill_r+0x1c>
 80042b2:	682b      	ldr	r3, [r5, #0]
 80042b4:	b103      	cbz	r3, 80042b8 <_kill_r+0x1c>
 80042b6:	6023      	str	r3, [r4, #0]
 80042b8:	bd38      	pop	{r3, r4, r5, pc}
 80042ba:	bf00      	nop
 80042bc:	20000364 	.word	0x20000364

080042c0 <_getpid_r>:
 80042c0:	f7fd b8e6 	b.w	8001490 <_getpid>

080042c4 <_init>:
 80042c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c6:	bf00      	nop
 80042c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ca:	bc08      	pop	{r3}
 80042cc:	469e      	mov	lr, r3
 80042ce:	4770      	bx	lr

080042d0 <_fini>:
 80042d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042d2:	bf00      	nop
 80042d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042d6:	bc08      	pop	{r3}
 80042d8:	469e      	mov	lr, r3
 80042da:	4770      	bx	lr
