-- qsys_top_pcie_s10_hip_avmm_bridge_1.vhd

-- Generated using ACDS version 21.4 67

library IEEE;
library altera_pcie_s10_hip_avmm_bridge_2220;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qsys_top_pcie_s10_hip_avmm_bridge_1 is
	port (
		refclk                    : in  std_logic                      := '0';             --            refclk.clk,                       Check User Guide for details
		coreclkout_hip            : out std_logic;                                         --    coreclkout_hip.clk,                       Check User Guide for details
		npor                      : in  std_logic                      := '0';             --              npor.npor,                      Check User Guide for details
		pin_perst                 : in  std_logic                      := '0';             --                  .pin_perst,                 Check User Guide for details
		app_nreset_status         : out std_logic;                                         -- app_nreset_status.reset_n,                   Check User Guide for details
		ninit_done                : in  std_logic                      := '0';             --        ninit_done.ninit_done,                Check User Guide for details
		rd_dma_address_o          : out std_logic_vector(63 downto 0);                     --     dma_rd_master.address,                   Check User Guide for details
		rd_dma_write_o            : out std_logic;                                         --                  .write,                     Check User Guide for details
		rd_dma_write_data_o       : out std_logic_vector(255 downto 0);                    --                  .writedata,                 Check User Guide for details
		rd_dma_wait_request_i     : in  std_logic                      := '0';             --                  .waitrequest,               Check User Guide for details
		rd_dma_burst_count_o      : out std_logic_vector(4 downto 0);                      --                  .burstcount,                Check User Guide for details
		rd_dma_byte_enable_o      : out std_logic_vector(31 downto 0);                     --                  .byteenable,                Check User Guide for details
		rd_dts_chip_select_i      : in  std_logic                      := '0';             --      rd_dts_slave.chipselect,                Check User Guide for details
		rd_dts_write_i            : in  std_logic                      := '0';             --                  .write,                     Check User Guide for details
		rd_dts_burst_count_i      : in  std_logic_vector(4 downto 0)   := (others => '0'); --                  .burstcount,                Check User Guide for details
		rd_dts_address_i          : in  std_logic_vector(7 downto 0)   := (others => '0'); --                  .address,                   Check User Guide for details
		rd_dts_write_data_i       : in  std_logic_vector(255 downto 0) := (others => '0'); --                  .writedata,                 Check User Guide for details
		rd_dts_wait_request_o     : out std_logic;                                         --                  .waitrequest,               Check User Guide for details
		rd_dcm_address_o          : out std_logic_vector(63 downto 0);                     --     rd_dcm_master.address,                   Check User Guide for details
		rd_dcm_write_o            : out std_logic;                                         --                  .write,                     Check User Guide for details
		rd_dcm_writedata_o        : out std_logic_vector(31 downto 0);                     --                  .writedata,                 Check User Guide for details
		rd_dcm_read_o             : out std_logic;                                         --                  .read,                      Check User Guide for details
		rd_dcm_byte_enable_o      : out std_logic_vector(3 downto 0);                      --                  .byteenable,                Check User Guide for details
		rd_dcm_wait_request_i     : in  std_logic                      := '0';             --                  .waitrequest,               Check User Guide for details
		rd_dcm_read_data_i        : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .readdata,                  Check User Guide for details
		rd_dcm_read_data_valid_i  : in  std_logic                      := '0';             --                  .readdatavalid,             Check User Guide for details
		wr_dma_address_o          : out std_logic_vector(63 downto 0);                     --     dma_wr_master.address,                   Check User Guide for details
		wr_dma_read_o             : out std_logic;                                         --                  .read,                      Check User Guide for details
		wr_dma_read_data_i        : in  std_logic_vector(255 downto 0) := (others => '0'); --                  .readdata,                  Check User Guide for details
		wr_dma_wait_request_i     : in  std_logic                      := '0';             --                  .waitrequest,               Check User Guide for details
		wr_dma_burst_count_o      : out std_logic_vector(4 downto 0);                      --                  .burstcount,                Check User Guide for details
		wr_dma_read_data_valid_i  : in  std_logic                      := '0';             --                  .readdatavalid,             Check User Guide for details
		wr_dma_byte_enable_o      : out std_logic_vector(31 downto 0);                     --                  .byteenable,                Check User Guide for details
		wr_dts_chip_select_i      : in  std_logic                      := '0';             --      wr_dts_slave.chipselect,                Check User Guide for details
		wr_dts_write_i            : in  std_logic                      := '0';             --                  .write,                     Check User Guide for details
		wr_dts_burst_count_i      : in  std_logic_vector(4 downto 0)   := (others => '0'); --                  .burstcount,                Check User Guide for details
		wr_dts_address_i          : in  std_logic_vector(7 downto 0)   := (others => '0'); --                  .address,                   Check User Guide for details
		wr_dts_write_data_i       : in  std_logic_vector(255 downto 0) := (others => '0'); --                  .writedata,                 Check User Guide for details
		wr_dts_wait_request_o     : out std_logic;                                         --                  .waitrequest,               Check User Guide for details
		wr_dcm_address_o          : out std_logic_vector(63 downto 0);                     --     wr_dcm_master.address,                   Check User Guide for details
		wr_dcm_write_o            : out std_logic;                                         --                  .write,                     Check User Guide for details
		wr_dcm_writedata_o        : out std_logic_vector(31 downto 0);                     --                  .writedata,                 Check User Guide for details
		wr_dcm_read_o             : out std_logic;                                         --                  .read,                      Check User Guide for details
		wr_dcm_byte_enable_o      : out std_logic_vector(3 downto 0);                      --                  .byteenable,                Check User Guide for details
		wr_dcm_wait_request_i     : in  std_logic                      := '0';             --                  .waitrequest,               Check User Guide for details
		wr_dcm_read_data_i        : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .readdata,                  Check User Guide for details
		wr_dcm_read_data_valid_i  : in  std_logic                      := '0';             --                  .readdatavalid,             Check User Guide for details
		txs_address_i             : in  std_logic_vector(63 downto 0)  := (others => '0'); --               txs.address,                   Check User Guide for details
		txs_chipselect_i          : in  std_logic                      := '0';             --                  .chipselect,                Check User Guide for details
		txs_byteenable_i          : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .byteenable,                Check User Guide for details
		txs_readdata_o            : out std_logic_vector(31 downto 0);                     --                  .readdata,                  Check User Guide for details
		txs_writedata_i           : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .writedata,                 Check User Guide for details
		txs_read_i                : in  std_logic                      := '0';             --                  .read,                      Check User Guide for details
		txs_write_i               : in  std_logic                      := '0';             --                  .write,                     Check User Guide for details
		txs_readdatavalid_o       : out std_logic;                                         --                  .readdatavalid,             Check User Guide for details
		txs_waitrequest_o         : out std_logic;                                         --                  .waitrequest,               Check User Guide for details
		rxm_bar2_address_o        : out std_logic_vector(63 downto 0);                     --          rxm_bar2.address,                   Check User Guide for details
		rxm_bar2_byteenable_o     : out std_logic_vector(3 downto 0);                      --                  .byteenable,                Check User Guide for details
		rxm_bar2_readdata_i       : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .readdata,                  Check User Guide for details
		rxm_bar2_writedata_o      : out std_logic_vector(31 downto 0);                     --                  .writedata,                 Check User Guide for details
		rxm_bar2_read_o           : out std_logic;                                         --                  .read,                      Check User Guide for details
		rxm_bar2_write_o          : out std_logic;                                         --                  .write,                     Check User Guide for details
		rxm_bar2_readdatavalid_i  : in  std_logic                      := '0';             --                  .readdatavalid,             Check User Guide for details
		rxm_bar2_waitrequest_i    : in  std_logic                      := '0';             --                  .waitrequest,               Check User Guide for details
		intx_req_i                : in  std_logic                      := '0';             --        intx_intfc.intx_req,                  Check User Guide for details
		msi_intfc_o               : out std_logic_vector(81 downto 0);                     --         msi_intfc.msi_intfc,                 Check User Guide for details
		msi_control_o             : out std_logic_vector(15 downto 0);                     --       msi_control.msi_control,               Check User Guide for details
		msix_intfc_o              : out std_logic_vector(15 downto 0);                     --        msix_intfc.msix_intfc,                Check User Guide for details
		simu_mode_pipe            : in  std_logic                      := '0';             --          hip_ctrl.simu_mode_pipe,            Check User Guide for details
		test_in                   : in  std_logic_vector(66 downto 0)  := (others => '0'); --                  .test_in,                   Check User Guide for details
		sim_pipe_pclk_in          : in  std_logic                      := '0';             --          hip_pipe.sim_pipe_pclk_in,          Check User Guide for details
		sim_pipe_rate             : out std_logic_vector(1 downto 0);                      --                  .sim_pipe_rate,             Check User Guide for details
		sim_ltssmstate            : out std_logic_vector(5 downto 0);                      --                  .sim_ltssmstate,            Check User Guide for details
		txdata0                   : out std_logic_vector(31 downto 0);                     --                  .txdata0,                   Check User Guide for details
		txdata1                   : out std_logic_vector(31 downto 0);                     --                  .txdata1,                   Check User Guide for details
		txdata2                   : out std_logic_vector(31 downto 0);                     --                  .txdata2,                   Check User Guide for details
		txdata3                   : out std_logic_vector(31 downto 0);                     --                  .txdata3,                   Check User Guide for details
		txdata4                   : out std_logic_vector(31 downto 0);                     --                  .txdata4,                   Check User Guide for details
		txdata5                   : out std_logic_vector(31 downto 0);                     --                  .txdata5,                   Check User Guide for details
		txdata6                   : out std_logic_vector(31 downto 0);                     --                  .txdata6,                   Check User Guide for details
		txdata7                   : out std_logic_vector(31 downto 0);                     --                  .txdata7,                   Check User Guide for details
		txdatak0                  : out std_logic_vector(3 downto 0);                      --                  .txdatak0,                  Check User Guide for details
		txdatak1                  : out std_logic_vector(3 downto 0);                      --                  .txdatak1,                  Check User Guide for details
		txdatak2                  : out std_logic_vector(3 downto 0);                      --                  .txdatak2,                  Check User Guide for details
		txdatak3                  : out std_logic_vector(3 downto 0);                      --                  .txdatak3,                  Check User Guide for details
		txdatak4                  : out std_logic_vector(3 downto 0);                      --                  .txdatak4,                  Check User Guide for details
		txdatak5                  : out std_logic_vector(3 downto 0);                      --                  .txdatak5,                  Check User Guide for details
		txdatak6                  : out std_logic_vector(3 downto 0);                      --                  .txdatak6,                  Check User Guide for details
		txdatak7                  : out std_logic_vector(3 downto 0);                      --                  .txdatak7,                  Check User Guide for details
		txcompl0                  : out std_logic;                                         --                  .txcompl0,                  Check User Guide for details
		txcompl1                  : out std_logic;                                         --                  .txcompl1,                  Check User Guide for details
		txcompl2                  : out std_logic;                                         --                  .txcompl2,                  Check User Guide for details
		txcompl3                  : out std_logic;                                         --                  .txcompl3,                  Check User Guide for details
		txcompl4                  : out std_logic;                                         --                  .txcompl4,                  Check User Guide for details
		txcompl5                  : out std_logic;                                         --                  .txcompl5,                  Check User Guide for details
		txcompl6                  : out std_logic;                                         --                  .txcompl6,                  Check User Guide for details
		txcompl7                  : out std_logic;                                         --                  .txcompl7,                  Check User Guide for details
		txelecidle0               : out std_logic;                                         --                  .txelecidle0,               Check User Guide for details
		txelecidle1               : out std_logic;                                         --                  .txelecidle1,               Check User Guide for details
		txelecidle2               : out std_logic;                                         --                  .txelecidle2,               Check User Guide for details
		txelecidle3               : out std_logic;                                         --                  .txelecidle3,               Check User Guide for details
		txelecidle4               : out std_logic;                                         --                  .txelecidle4,               Check User Guide for details
		txelecidle5               : out std_logic;                                         --                  .txelecidle5,               Check User Guide for details
		txelecidle6               : out std_logic;                                         --                  .txelecidle6,               Check User Guide for details
		txelecidle7               : out std_logic;                                         --                  .txelecidle7,               Check User Guide for details
		txdetectrx0               : out std_logic;                                         --                  .txdetectrx0,               Check User Guide for details
		txdetectrx1               : out std_logic;                                         --                  .txdetectrx1,               Check User Guide for details
		txdetectrx2               : out std_logic;                                         --                  .txdetectrx2,               Check User Guide for details
		txdetectrx3               : out std_logic;                                         --                  .txdetectrx3,               Check User Guide for details
		txdetectrx4               : out std_logic;                                         --                  .txdetectrx4,               Check User Guide for details
		txdetectrx5               : out std_logic;                                         --                  .txdetectrx5,               Check User Guide for details
		txdetectrx6               : out std_logic;                                         --                  .txdetectrx6,               Check User Guide for details
		txdetectrx7               : out std_logic;                                         --                  .txdetectrx7,               Check User Guide for details
		powerdown0                : out std_logic_vector(1 downto 0);                      --                  .powerdown0,                Check User Guide for details
		powerdown1                : out std_logic_vector(1 downto 0);                      --                  .powerdown1,                Check User Guide for details
		powerdown2                : out std_logic_vector(1 downto 0);                      --                  .powerdown2,                Check User Guide for details
		powerdown3                : out std_logic_vector(1 downto 0);                      --                  .powerdown3,                Check User Guide for details
		powerdown4                : out std_logic_vector(1 downto 0);                      --                  .powerdown4,                Check User Guide for details
		powerdown5                : out std_logic_vector(1 downto 0);                      --                  .powerdown5,                Check User Guide for details
		powerdown6                : out std_logic_vector(1 downto 0);                      --                  .powerdown6,                Check User Guide for details
		powerdown7                : out std_logic_vector(1 downto 0);                      --                  .powerdown7,                Check User Guide for details
		txmargin0                 : out std_logic_vector(2 downto 0);                      --                  .txmargin0,                 Check User Guide for details
		txmargin1                 : out std_logic_vector(2 downto 0);                      --                  .txmargin1,                 Check User Guide for details
		txmargin2                 : out std_logic_vector(2 downto 0);                      --                  .txmargin2,                 Check User Guide for details
		txmargin3                 : out std_logic_vector(2 downto 0);                      --                  .txmargin3,                 Check User Guide for details
		txmargin4                 : out std_logic_vector(2 downto 0);                      --                  .txmargin4,                 Check User Guide for details
		txmargin5                 : out std_logic_vector(2 downto 0);                      --                  .txmargin5,                 Check User Guide for details
		txmargin6                 : out std_logic_vector(2 downto 0);                      --                  .txmargin6,                 Check User Guide for details
		txmargin7                 : out std_logic_vector(2 downto 0);                      --                  .txmargin7,                 Check User Guide for details
		txdeemph0                 : out std_logic;                                         --                  .txdeemph0,                 Check User Guide for details
		txdeemph1                 : out std_logic;                                         --                  .txdeemph1,                 Check User Guide for details
		txdeemph2                 : out std_logic;                                         --                  .txdeemph2,                 Check User Guide for details
		txdeemph3                 : out std_logic;                                         --                  .txdeemph3,                 Check User Guide for details
		txdeemph4                 : out std_logic;                                         --                  .txdeemph4,                 Check User Guide for details
		txdeemph5                 : out std_logic;                                         --                  .txdeemph5,                 Check User Guide for details
		txdeemph6                 : out std_logic;                                         --                  .txdeemph6,                 Check User Guide for details
		txdeemph7                 : out std_logic;                                         --                  .txdeemph7,                 Check User Guide for details
		txswing0                  : out std_logic;                                         --                  .txswing0,                  Check User Guide for details
		txswing1                  : out std_logic;                                         --                  .txswing1,                  Check User Guide for details
		txswing2                  : out std_logic;                                         --                  .txswing2,                  Check User Guide for details
		txswing3                  : out std_logic;                                         --                  .txswing3,                  Check User Guide for details
		txswing4                  : out std_logic;                                         --                  .txswing4,                  Check User Guide for details
		txswing5                  : out std_logic;                                         --                  .txswing5,                  Check User Guide for details
		txswing6                  : out std_logic;                                         --                  .txswing6,                  Check User Guide for details
		txswing7                  : out std_logic;                                         --                  .txswing7,                  Check User Guide for details
		txsynchd0                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd0,                 Check User Guide for details
		txsynchd1                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd1,                 Check User Guide for details
		txsynchd2                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd2,                 Check User Guide for details
		txsynchd3                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd3,                 Check User Guide for details
		txsynchd4                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd4,                 Check User Guide for details
		txsynchd5                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd5,                 Check User Guide for details
		txsynchd6                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd6,                 Check User Guide for details
		txsynchd7                 : out std_logic_vector(1 downto 0);                      --                  .txsynchd7,                 Check User Guide for details
		txblkst0                  : out std_logic;                                         --                  .txblkst0,                  Check User Guide for details
		txblkst1                  : out std_logic;                                         --                  .txblkst1,                  Check User Guide for details
		txblkst2                  : out std_logic;                                         --                  .txblkst2,                  Check User Guide for details
		txblkst3                  : out std_logic;                                         --                  .txblkst3,                  Check User Guide for details
		txblkst4                  : out std_logic;                                         --                  .txblkst4,                  Check User Guide for details
		txblkst5                  : out std_logic;                                         --                  .txblkst5,                  Check User Guide for details
		txblkst6                  : out std_logic;                                         --                  .txblkst6,                  Check User Guide for details
		txblkst7                  : out std_logic;                                         --                  .txblkst7,                  Check User Guide for details
		txdataskip0               : out std_logic;                                         --                  .txdataskip0,               Check User Guide for details
		txdataskip1               : out std_logic;                                         --                  .txdataskip1,               Check User Guide for details
		txdataskip2               : out std_logic;                                         --                  .txdataskip2,               Check User Guide for details
		txdataskip3               : out std_logic;                                         --                  .txdataskip3,               Check User Guide for details
		txdataskip4               : out std_logic;                                         --                  .txdataskip4,               Check User Guide for details
		txdataskip5               : out std_logic;                                         --                  .txdataskip5,               Check User Guide for details
		txdataskip6               : out std_logic;                                         --                  .txdataskip6,               Check User Guide for details
		txdataskip7               : out std_logic;                                         --                  .txdataskip7,               Check User Guide for details
		rate0                     : out std_logic_vector(1 downto 0);                      --                  .rate0,                     Check User Guide for details
		rate1                     : out std_logic_vector(1 downto 0);                      --                  .rate1,                     Check User Guide for details
		rate2                     : out std_logic_vector(1 downto 0);                      --                  .rate2,                     Check User Guide for details
		rate3                     : out std_logic_vector(1 downto 0);                      --                  .rate3,                     Check User Guide for details
		rate4                     : out std_logic_vector(1 downto 0);                      --                  .rate4,                     Check User Guide for details
		rate5                     : out std_logic_vector(1 downto 0);                      --                  .rate5,                     Check User Guide for details
		rate6                     : out std_logic_vector(1 downto 0);                      --                  .rate6,                     Check User Guide for details
		rate7                     : out std_logic_vector(1 downto 0);                      --                  .rate7,                     Check User Guide for details
		rxpolarity0               : out std_logic;                                         --                  .rxpolarity0,               Check User Guide for details
		rxpolarity1               : out std_logic;                                         --                  .rxpolarity1,               Check User Guide for details
		rxpolarity2               : out std_logic;                                         --                  .rxpolarity2,               Check User Guide for details
		rxpolarity3               : out std_logic;                                         --                  .rxpolarity3,               Check User Guide for details
		rxpolarity4               : out std_logic;                                         --                  .rxpolarity4,               Check User Guide for details
		rxpolarity5               : out std_logic;                                         --                  .rxpolarity5,               Check User Guide for details
		rxpolarity6               : out std_logic;                                         --                  .rxpolarity6,               Check User Guide for details
		rxpolarity7               : out std_logic;                                         --                  .rxpolarity7,               Check User Guide for details
		currentrxpreset0          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset0,          Check User Guide for details
		currentrxpreset1          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset1,          Check User Guide for details
		currentrxpreset2          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset2,          Check User Guide for details
		currentrxpreset3          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset3,          Check User Guide for details
		currentrxpreset4          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset4,          Check User Guide for details
		currentrxpreset5          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset5,          Check User Guide for details
		currentrxpreset6          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset6,          Check User Guide for details
		currentrxpreset7          : out std_logic_vector(2 downto 0);                      --                  .currentrxpreset7,          Check User Guide for details
		currentcoeff0             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff0,             Check User Guide for details
		currentcoeff1             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff1,             Check User Guide for details
		currentcoeff2             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff2,             Check User Guide for details
		currentcoeff3             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff3,             Check User Guide for details
		currentcoeff4             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff4,             Check User Guide for details
		currentcoeff5             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff5,             Check User Guide for details
		currentcoeff6             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff6,             Check User Guide for details
		currentcoeff7             : out std_logic_vector(17 downto 0);                     --                  .currentcoeff7,             Check User Guide for details
		rxeqeval0                 : out std_logic;                                         --                  .rxeqeval0,                 Check User Guide for details
		rxeqeval1                 : out std_logic;                                         --                  .rxeqeval1,                 Check User Guide for details
		rxeqeval2                 : out std_logic;                                         --                  .rxeqeval2,                 Check User Guide for details
		rxeqeval3                 : out std_logic;                                         --                  .rxeqeval3,                 Check User Guide for details
		rxeqeval4                 : out std_logic;                                         --                  .rxeqeval4,                 Check User Guide for details
		rxeqeval5                 : out std_logic;                                         --                  .rxeqeval5,                 Check User Guide for details
		rxeqeval6                 : out std_logic;                                         --                  .rxeqeval6,                 Check User Guide for details
		rxeqeval7                 : out std_logic;                                         --                  .rxeqeval7,                 Check User Guide for details
		rxeqinprogress0           : out std_logic;                                         --                  .rxeqinprogress0,           Check User Guide for details
		rxeqinprogress1           : out std_logic;                                         --                  .rxeqinprogress1,           Check User Guide for details
		rxeqinprogress2           : out std_logic;                                         --                  .rxeqinprogress2,           Check User Guide for details
		rxeqinprogress3           : out std_logic;                                         --                  .rxeqinprogress3,           Check User Guide for details
		rxeqinprogress4           : out std_logic;                                         --                  .rxeqinprogress4,           Check User Guide for details
		rxeqinprogress5           : out std_logic;                                         --                  .rxeqinprogress5,           Check User Guide for details
		rxeqinprogress6           : out std_logic;                                         --                  .rxeqinprogress6,           Check User Guide for details
		rxeqinprogress7           : out std_logic;                                         --                  .rxeqinprogress7,           Check User Guide for details
		invalidreq0               : out std_logic;                                         --                  .invalidreq0,               Check User Guide for details
		invalidreq1               : out std_logic;                                         --                  .invalidreq1,               Check User Guide for details
		invalidreq2               : out std_logic;                                         --                  .invalidreq2,               Check User Guide for details
		invalidreq3               : out std_logic;                                         --                  .invalidreq3,               Check User Guide for details
		invalidreq4               : out std_logic;                                         --                  .invalidreq4,               Check User Guide for details
		invalidreq5               : out std_logic;                                         --                  .invalidreq5,               Check User Guide for details
		invalidreq6               : out std_logic;                                         --                  .invalidreq6,               Check User Guide for details
		invalidreq7               : out std_logic;                                         --                  .invalidreq7,               Check User Guide for details
		rxdata0                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata0,                   Check User Guide for details
		rxdata1                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata1,                   Check User Guide for details
		rxdata2                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata2,                   Check User Guide for details
		rxdata3                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata3,                   Check User Guide for details
		rxdata4                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata4,                   Check User Guide for details
		rxdata5                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata5,                   Check User Guide for details
		rxdata6                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata6,                   Check User Guide for details
		rxdata7                   : in  std_logic_vector(31 downto 0)  := (others => '0'); --                  .rxdata7,                   Check User Guide for details
		rxdatak0                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak0,                  Check User Guide for details
		rxdatak1                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak1,                  Check User Guide for details
		rxdatak2                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak2,                  Check User Guide for details
		rxdatak3                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak3,                  Check User Guide for details
		rxdatak4                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak4,                  Check User Guide for details
		rxdatak5                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak5,                  Check User Guide for details
		rxdatak6                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak6,                  Check User Guide for details
		rxdatak7                  : in  std_logic_vector(3 downto 0)   := (others => '0'); --                  .rxdatak7,                  Check User Guide for details
		phystatus0                : in  std_logic                      := '0';             --                  .phystatus0,                Check User Guide for details
		phystatus1                : in  std_logic                      := '0';             --                  .phystatus1,                Check User Guide for details
		phystatus2                : in  std_logic                      := '0';             --                  .phystatus2,                Check User Guide for details
		phystatus3                : in  std_logic                      := '0';             --                  .phystatus3,                Check User Guide for details
		phystatus4                : in  std_logic                      := '0';             --                  .phystatus4,                Check User Guide for details
		phystatus5                : in  std_logic                      := '0';             --                  .phystatus5,                Check User Guide for details
		phystatus6                : in  std_logic                      := '0';             --                  .phystatus6,                Check User Guide for details
		phystatus7                : in  std_logic                      := '0';             --                  .phystatus7,                Check User Guide for details
		rxvalid0                  : in  std_logic                      := '0';             --                  .rxvalid0,                  Check User Guide for details
		rxvalid1                  : in  std_logic                      := '0';             --                  .rxvalid1,                  Check User Guide for details
		rxvalid2                  : in  std_logic                      := '0';             --                  .rxvalid2,                  Check User Guide for details
		rxvalid3                  : in  std_logic                      := '0';             --                  .rxvalid3,                  Check User Guide for details
		rxvalid4                  : in  std_logic                      := '0';             --                  .rxvalid4,                  Check User Guide for details
		rxvalid5                  : in  std_logic                      := '0';             --                  .rxvalid5,                  Check User Guide for details
		rxvalid6                  : in  std_logic                      := '0';             --                  .rxvalid6,                  Check User Guide for details
		rxvalid7                  : in  std_logic                      := '0';             --                  .rxvalid7,                  Check User Guide for details
		rxstatus0                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus0,                 Check User Guide for details
		rxstatus1                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus1,                 Check User Guide for details
		rxstatus2                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus2,                 Check User Guide for details
		rxstatus3                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus3,                 Check User Guide for details
		rxstatus4                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus4,                 Check User Guide for details
		rxstatus5                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus5,                 Check User Guide for details
		rxstatus6                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus6,                 Check User Guide for details
		rxstatus7                 : in  std_logic_vector(2 downto 0)   := (others => '0'); --                  .rxstatus7,                 Check User Guide for details
		rxelecidle0               : in  std_logic                      := '0';             --                  .rxelecidle0,               Check User Guide for details
		rxelecidle1               : in  std_logic                      := '0';             --                  .rxelecidle1,               Check User Guide for details
		rxelecidle2               : in  std_logic                      := '0';             --                  .rxelecidle2,               Check User Guide for details
		rxelecidle3               : in  std_logic                      := '0';             --                  .rxelecidle3,               Check User Guide for details
		rxelecidle4               : in  std_logic                      := '0';             --                  .rxelecidle4,               Check User Guide for details
		rxelecidle5               : in  std_logic                      := '0';             --                  .rxelecidle5,               Check User Guide for details
		rxelecidle6               : in  std_logic                      := '0';             --                  .rxelecidle6,               Check User Guide for details
		rxelecidle7               : in  std_logic                      := '0';             --                  .rxelecidle7,               Check User Guide for details
		rxsynchd0                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd0,                 Check User Guide for details
		rxsynchd1                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd1,                 Check User Guide for details
		rxsynchd2                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd2,                 Check User Guide for details
		rxsynchd3                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd3,                 Check User Guide for details
		rxsynchd4                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd4,                 Check User Guide for details
		rxsynchd5                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd5,                 Check User Guide for details
		rxsynchd6                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd6,                 Check User Guide for details
		rxsynchd7                 : in  std_logic_vector(1 downto 0)   := (others => '0'); --                  .rxsynchd7,                 Check User Guide for details
		rxblkst0                  : in  std_logic                      := '0';             --                  .rxblkst0,                  Check User Guide for details
		rxblkst1                  : in  std_logic                      := '0';             --                  .rxblkst1,                  Check User Guide for details
		rxblkst2                  : in  std_logic                      := '0';             --                  .rxblkst2,                  Check User Guide for details
		rxblkst3                  : in  std_logic                      := '0';             --                  .rxblkst3,                  Check User Guide for details
		rxblkst4                  : in  std_logic                      := '0';             --                  .rxblkst4,                  Check User Guide for details
		rxblkst5                  : in  std_logic                      := '0';             --                  .rxblkst5,                  Check User Guide for details
		rxblkst6                  : in  std_logic                      := '0';             --                  .rxblkst6,                  Check User Guide for details
		rxblkst7                  : in  std_logic                      := '0';             --                  .rxblkst7,                  Check User Guide for details
		rxdataskip0               : in  std_logic                      := '0';             --                  .rxdataskip0,               Check User Guide for details
		rxdataskip1               : in  std_logic                      := '0';             --                  .rxdataskip1,               Check User Guide for details
		rxdataskip2               : in  std_logic                      := '0';             --                  .rxdataskip2,               Check User Guide for details
		rxdataskip3               : in  std_logic                      := '0';             --                  .rxdataskip3,               Check User Guide for details
		rxdataskip4               : in  std_logic                      := '0';             --                  .rxdataskip4,               Check User Guide for details
		rxdataskip5               : in  std_logic                      := '0';             --                  .rxdataskip5,               Check User Guide for details
		rxdataskip6               : in  std_logic                      := '0';             --                  .rxdataskip6,               Check User Guide for details
		rxdataskip7               : in  std_logic                      := '0';             --                  .rxdataskip7,               Check User Guide for details
		dirfeedback0              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback0,              Check User Guide for details
		dirfeedback1              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback1,              Check User Guide for details
		dirfeedback2              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback2,              Check User Guide for details
		dirfeedback3              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback3,              Check User Guide for details
		dirfeedback4              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback4,              Check User Guide for details
		dirfeedback5              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback5,              Check User Guide for details
		dirfeedback6              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback6,              Check User Guide for details
		dirfeedback7              : in  std_logic_vector(5 downto 0)   := (others => '0'); --                  .dirfeedback7,              Check User Guide for details
		sim_pipe_mask_tx_pll_lock : in  std_logic                      := '0';             --                  .sim_pipe_mask_tx_pll_lock, Check User Guide for details
		rx_in0                    : in  std_logic                      := '0';             --        hip_serial.rx_in0,                    Check User Guide for details
		rx_in1                    : in  std_logic                      := '0';             --                  .rx_in1,                    Check User Guide for details
		rx_in2                    : in  std_logic                      := '0';             --                  .rx_in2,                    Check User Guide for details
		rx_in3                    : in  std_logic                      := '0';             --                  .rx_in3,                    Check User Guide for details
		rx_in4                    : in  std_logic                      := '0';             --                  .rx_in4,                    Check User Guide for details
		rx_in5                    : in  std_logic                      := '0';             --                  .rx_in5,                    Check User Guide for details
		rx_in6                    : in  std_logic                      := '0';             --                  .rx_in6,                    Check User Guide for details
		rx_in7                    : in  std_logic                      := '0';             --                  .rx_in7,                    Check User Guide for details
		tx_out0                   : out std_logic;                                         --                  .tx_out0,                   Check User Guide for details
		tx_out1                   : out std_logic;                                         --                  .tx_out1,                   Check User Guide for details
		tx_out2                   : out std_logic;                                         --                  .tx_out2,                   Check User Guide for details
		tx_out3                   : out std_logic;                                         --                  .tx_out3,                   Check User Guide for details
		tx_out4                   : out std_logic;                                         --                  .tx_out4,                   Check User Guide for details
		tx_out5                   : out std_logic;                                         --                  .tx_out5,                   Check User Guide for details
		tx_out6                   : out std_logic;                                         --                  .tx_out6,                   Check User Guide for details
		tx_out7                   : out std_logic                                          --                  .tx_out7,                   Check User Guide for details
	);
end entity qsys_top_pcie_s10_hip_avmm_bridge_1;

architecture rtl of qsys_top_pcie_s10_hip_avmm_bridge_1 is
	component qsys_top_pcie_s10_hip_avmm_bridge_1_altera_pcie_s10_hip_avmm_bridge_2220_hmzxtpi_cmp is
		generic (
			enable_rx_buffer_limit_ports_hwtcl                                              : integer := 1;
			pf0_bar0_address_width_hwtcl                                                    : integer := 28;
			pf0_bar0_enable_rxm_burst_hwtcl                                                 : integer := 0;
			pf0_bar1_address_width_hwtcl                                                    : integer := 28;
			pf0_bar1_enable_rxm_burst_hwtcl                                                 : integer := 0;
			pf0_bar2_address_width_hwtcl                                                    : integer := 28;
			pf0_bar2_enable_rxm_burst_hwtcl                                                 : integer := 0;
			pf0_bar3_address_width_hwtcl                                                    : integer := 28;
			pf0_bar3_enable_rxm_burst_hwtcl                                                 : integer := 0;
			pf0_bar4_address_width_hwtcl                                                    : integer := 28;
			pf0_bar4_enable_rxm_burst_hwtcl                                                 : integer := 0;
			pf0_bar5_address_width_hwtcl                                                    : integer := 28;
			pf0_bar5_enable_rxm_burst_hwtcl                                                 : integer := 0;
			pf0_expansion_base_address_register_hwtcl                                       : integer := 0;
			avmm_addr_width_hwtcl                                                           : integer := 64;
			avmm_number_of_tags_hwtcl                                                       : integer := 16;
			dma_enabled_hwtcl                                                               : integer := 0;
			enable_advanced_interrupt_hwtcl                                                 : integer := 0;
			hptxs_enabled_hwtcl                                                             : integer := 0;
			hptxs_enabled_mapping_hwtcl                                                     : integer := 0;
			hptxs_address_translation_table_address_width_hwtcl                             : integer := 9;
			hptxs_address_translation_window_address_width_hwtcl                            : integer := 16;
			txs_address_width_hwtcl                                                         : integer := 15;
			txs_data_width_hwtcl                                                            : integer := 32;
			hptxs_address_width_hwtcl                                                       : integer := 25;
			enable_64adapter_hwtcl                                                          : integer := 0;
			enable_plladapter_hwtcl                                                         : integer := 0;
			cg_impl_cra_av_slave_port_hwtcl                                                 : integer := 1;
			cg_enable_a2p_interrupt_hwtcl                                                   : integer := 0;
			cg_a2p_addr_map_num_entries_hwtcl                                               : integer := 2;
			cg_a2p_addr_map_pass_thru_bits_hwtcl                                            : integer := 12;
			dma_instantiate_controller_hwtcl                                                : integer := 0;
			hip_reconfig_hwtcl                                                              : integer := 0;
			xcvr_reconfig_hwtcl                                                             : integer := 0;
			xcvr_adme_hwtcl                                                                 : integer := 0;
			pcie_link_inspector_hwtcl                                                       : integer := 0;
			pcie_link_inspector_avmm_hwtcl                                                  : integer := 0;
			enable_test_out_hwtcl                                                           : integer := 0;
			eios_workaround_enable_hwtcl                                                    : integer := 0;
			enable_pcie_cv_fix                                                              : integer := 0;
			cvp_jtag0                                                                       : integer := 0;
			cvp_jtag1                                                                       : integer := 0;
			cvp_jtag2                                                                       : integer := 0;
			cvp_jtag3                                                                       : integer := 0;
			pf0_cardbus_cis_pointer                                                         : integer := 0;
			pf0_mask_radm_2                                                                 : integer := 3;
			pf0_sn_ser_num_reg_1_dw                                                         : integer := 0;
			pf0_sn_ser_num_reg_2_dw                                                         : integer := 0;
			pf0_sriov_sup_page_size                                                         : integer := 1363;
			pf1_cardbus_cis_pointer                                                         : integer := 0;
			pf1_sn_ser_num_reg_1_dw                                                         : integer := 0;
			pf1_sn_ser_num_reg_2_dw                                                         : integer := 0;
			pf1_sriov_sup_page_size                                                         : integer := 1363;
			pf2_cardbus_cis_pointer                                                         : integer := 0;
			pf2_sn_ser_num_reg_1_dw                                                         : integer := 0;
			pf2_sn_ser_num_reg_2_dw                                                         : integer := 0;
			pf2_sriov_sup_page_size                                                         : integer := 1363;
			pf3_cardbus_cis_pointer                                                         : integer := 0;
			pf3_sn_ser_num_reg_1_dw                                                         : integer := 0;
			pf3_sn_ser_num_reg_2_dw                                                         : integer := 0;
			pf3_sriov_sup_page_size                                                         : integer := 1363;
			test_in_hi                                                                      : integer := 0;
			test_in_lo                                                                      : integer := 0;
			device_family                                                                   : string  := "Stratix 10";
			adp_bypass                                                                      : string  := "false";
			aux_warm_reset_ctl                                                              : string  := "true";
			cfg_blk_crs_en                                                                  : string  := "false";
			cfg_dbi_pf0_table_size                                                          : integer := 261;
			cfg_dbi_pf1_start_addr                                                          : integer := 320;
			cfg_g3_pset_coeff_0                                                             : integer := 68544;
			cfg_g3_pset_coeff_1                                                             : integer := 48384;
			cfg_g3_pset_coeff_10                                                            : integer := 96768;
			cfg_g3_pset_coeff_2                                                             : integer := 56448;
			cfg_g3_pset_coeff_3                                                             : integer := 36288;
			cfg_g3_pset_coeff_4                                                             : integer := 4032;
			cfg_g3_pset_coeff_5                                                             : integer := 3591;
			cfg_g3_pset_coeff_6                                                             : integer := 3528;
			cfg_g3_pset_coeff_7                                                             : integer := 56007;
			cfg_g3_pset_coeff_8                                                             : integer := 35784;
			cfg_g3_pset_coeff_9                                                             : integer := 3339;
			clkmod_gen3_hclk_div_sel                                                        : string  := "hclk_div1";
			clkmod_gen3_hclk_source_sel                                                     : string  := "hclk_1";
			clkmod_hip_clk_dis                                                              : string  := "false";
			clkmod_pclk_sel                                                                 : string  := "pclk_ch7";
			clkmod_pld_clk_out_sel                                                          : string  := "div1";
			clkmod_pld_clk_out_sel_2x                                                       : string  := "aib2x_div1";
			clock_ctl_rsvd_3                                                                : string  := "false";
			clock_ctl_rsvd_5                                                                : string  := "false";
			clrhip_not_rst_sticky                                                           : string  := "false";
			crs_override                                                                    : string  := "false";
			crs_override_value                                                              : string  := "true";
			cvp_blocking_dis                                                                : string  := "false";
			cvp_clk_sel                                                                     : string  := "false";
			cvp_data_compressed                                                             : string  := "false";
			cvp_data_encrypted                                                              : string  := "false";
			cvp_extra                                                                       : string  := "false";
			cvp_hard_reset_bypass                                                           : string  := "false";
			cvp_hip_clk_sel_default                                                         : string  := "false";
			cvp_intf_reset_ctl                                                              : integer := 2;
			cvp_irq_en                                                                      : string  := "false";
			cvp_mode_default                                                                : string  := "false";
			cvp_mode_gating_dis                                                             : string  := "false";
			cvp_rate_sel                                                                    : string  := "false";
			cvp_user_id                                                                     : integer := 0;
			cvp_vsec_id                                                                     : integer := 4466;
			cvp_vsec_rev                                                                    : integer := 0;
			cvp_warm_rst_ready_force_bit0                                                   : string  := "false";
			cvp_warm_rst_ready_force_bit1                                                   : string  := "true";
			cvp_warm_rst_req_ena                                                            : string  := "disable";
			cvp_write_mask_ctl                                                              : integer := 3;
			device_type                                                                     : string  := "dev_nep";
			ecc_chk_val                                                                     : string  := "true";
			ecc_gen_val                                                                     : string  := "false";
			eco_flops                                                                       : integer := 0;
			eqctrl_adp_ctle                                                                 : string  := "false";
			eqctrl_ctle_val                                                                 : string  := "ctle_val_0";
			eqctrl_dir_mode_en                                                              : string  := "false";
			eqctrl_fom_mode_en                                                              : string  := "false";
			eqctrl_legacy_mode_en                                                           : string  := "false";
			eqctrl_num_fom_cycles                                                           : integer := 0;
			eqctrl_use_dsp_rxpreset                                                         : string  := "false";
			func_mode                                                                       : string  := "enable";
			gpio_irq                                                                        : integer := 0;
			hip_pcs_chnl_en                                                                 : integer := 65535;
			hrc_chnl_cal_done_active                                                        : string  := "chnl_cal_done_0_to_15";
			hrc_chnl_en                                                                     : integer := 65535;
			hrc_chnl_txpll_master_cgb_rst_en                                                : integer := 128;
			hrc_chnl_txpll_rst_en                                                           : integer := 384;
			hrc_en_pcs_fifo_err                                                             : string  := "false";
			hrc_force_inactive_rst                                                          : string  := "false";
			hrc_fref_clk_active                                                             : string  := "fref_clk_sel_0";
			hrc_mask_tx_pll_lock_active                                                     : string  := "mask_tx_pll_lock_34";
			hrc_pll_cal_done_active                                                         : string  := "pll_cal_done_34";
			hrc_pll_perst_en                                                                : string  := "disable";
			hrc_pma_perst_en                                                                : string  := "level";
			hrc_rstctl_1ms                                                                  : integer := 0;
			hrc_rstctl_1us                                                                  : integer := 0;
			hrc_rstctl_timer_type_a                                                         : string  := "fref_cyc_a";
			hrc_rstctl_timer_type_f                                                         : string  := "fref_cyc_f";
			hrc_rstctl_timer_type_g                                                         : string  := "fref_cyc_g";
			hrc_rstctl_timer_type_h                                                         : string  := "fref_cyc_h";
			hrc_rstctl_timer_type_i                                                         : string  := "micro_sec_i";
			hrc_rstctl_timer_type_j                                                         : string  := "fref_cyc_j";
			hrc_rstctl_timer_value_a                                                        : integer := 10;
			hrc_rstctl_timer_value_f                                                        : integer := 10;
			hrc_rstctl_timer_value_g                                                        : integer := 10;
			hrc_rstctl_timer_value_h                                                        : integer := 4;
			hrc_rstctl_timer_value_i                                                        : integer := 20;
			hrc_rstctl_timer_value_j                                                        : integer := 20;
			hrc_rx_pcs_rst_n_active                                                         : string  := "rx_pcs_rst_0_to_15";
			hrc_rx_pll_lock_active                                                          : string  := "rx_pll_lock_0_to_15";
			hrc_rx_pma_rstb_active                                                          : string  := "rx_pma_rstb_0_to_15";
			hrc_soft_rstctrl_clr                                                            : string  := "false";
			hrc_soft_rstctrl_en                                                             : string  := "disable";
			hrc_tx_lc_pll_rstb_active                                                       : string  := "tx_lc_pll_rstb_78";
			hrc_tx_lcff_pll_lock_active                                                     : string  := "tx_lcff_pll_lock_78";
			hrc_tx_pcs_rst_n_active                                                         : string  := "tx_pcs_rst_0_to_15";
			irq_misc_ctrl                                                                   : integer := 0;
			k_phy_misc_ctrl_rsvd_0_5                                                        : integer := 0;
			k_phy_misc_ctrl_rsvd_13_15                                                      : integer := 0;
			pf0_ack_n_fts                                                                   : integer := 255;
			pf0_adv_err_int_msg_num                                                         : integer := 0;
			pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      : integer := 258;
			pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      : integer := 259;
			pf0_aer_cap_root_err_status_off_addr_byte0                                      : integer := 304;
			pf0_aer_cap_version                                                             : integer := 2;
			pf0_aer_next_offset                                                             : integer := 328;
			pf0_ari_cap_ari_base_addr_byte2                                                 : integer := 378;
			pf0_ari_cap_ari_base_addr_byte3                                                 : integer := 379;
			pf0_ari_cap_version                                                             : integer := 1;
			pf0_ari_next_offset                                                             : integer := 408;
			pf0_ats_cap_ats_cap_hdr_reg_addr_byte2                                          : integer := 646;
			pf0_ats_cap_ats_cap_hdr_reg_addr_byte3                                          : integer := 647;
			pf0_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                : integer := 648;
			pf0_ats_cap_version                                                             : integer := 1;
			pf0_ats_capabilities_ctrl_reg_rsvdp_7                                           : string  := "false";
			pf0_ats_next_offset                                                             : integer := 0;
			pf0_auto_lane_flip_ctrl_en                                                      : string  := "enable";
			pf0_aux_clk_freq                                                                : integer := 10;
			pf0_aux_clk_freq_off_rsvdp_10                                                   : integer := 0;
			pf0_aux_curr                                                                    : integer := 7;
			pf0_bar0_mem_io                                                                 : string  := "pf0_bar0_mem";
			pf0_bar0_prefetch                                                               : string  := "false";
			pf0_bar0_start                                                                  : integer := 0;
			pf0_bar0_type                                                                   : string  := "pf0_bar0_mem32";
			pf0_bar1_mem_io                                                                 : string  := "pf0_bar1_mem";
			pf0_bar1_prefetch                                                               : string  := "false";
			pf0_bar1_start                                                                  : integer := 0;
			pf0_bar1_type                                                                   : string  := "pf0_bar1_mem32";
			pf0_bar2_mem_io                                                                 : string  := "pf0_bar2_mem";
			pf0_bar2_prefetch                                                               : string  := "false";
			pf0_bar2_start                                                                  : integer := 0;
			pf0_bar2_type                                                                   : string  := "pf0_bar2_mem32";
			pf0_bar3_mem_io                                                                 : string  := "pf0_bar3_mem";
			pf0_bar3_prefetch                                                               : string  := "false";
			pf0_bar3_start                                                                  : integer := 0;
			pf0_bar3_type                                                                   : string  := "pf0_bar3_mem32";
			pf0_bar4_mem_io                                                                 : string  := "pf0_bar4_mem";
			pf0_bar4_prefetch                                                               : string  := "false";
			pf0_bar4_start                                                                  : integer := 0;
			pf0_bar4_type                                                                   : string  := "pf0_bar4_mem32";
			pf0_bar5_mem_io                                                                 : string  := "pf0_bar5_mem";
			pf0_bar5_prefetch                                                               : string  := "false";
			pf0_bar5_start                                                                  : integer := 0;
			pf0_bar5_type                                                                   : string  := "pf0_bar5_mem32";
			pf0_base_class_code                                                             : integer := 0;
			pf0_cap_id_nxt_ptr_reg_rsvdp_20                                                 : string  := "false";
			pf0_cap_pointer                                                                 : integer := 64;
			pf0_common_clk_n_fts                                                            : integer := 255;
			pf0_con_status_reg_rsvdp_2                                                      : string  := "false";
			pf0_con_status_reg_rsvdp_4                                                      : integer := 0;
			pf0_config_phy_tx_change                                                        : string  := "pf0_full_swing";
			pf0_config_tx_comp_rx                                                           : string  := "false";
			pf0_cross_link_active                                                           : string  := "false";
			pf0_cross_link_en                                                               : string  := "false";
			pf0_d1_support                                                                  : string  := "pf0_d1_not_supported";
			pf0_d2_support                                                                  : string  := "pf0_d2_not_supported";
			pf0_dbi_reserved_0                                                              : integer := 0;
			pf0_dbi_reserved_1                                                              : integer := 0;
			pf0_dbi_reserved_10                                                             : integer := 0;
			pf0_dbi_reserved_11                                                             : integer := 0;
			pf0_dbi_reserved_12                                                             : integer := 0;
			pf0_dbi_reserved_13                                                             : integer := 0;
			pf0_dbi_reserved_14                                                             : integer := 0;
			pf0_dbi_reserved_15                                                             : integer := 0;
			pf0_dbi_reserved_16                                                             : integer := 0;
			pf0_dbi_reserved_17                                                             : integer := 0;
			pf0_dbi_reserved_18                                                             : integer := 0;
			pf0_dbi_reserved_19                                                             : integer := 0;
			pf0_dbi_reserved_2                                                              : integer := 0;
			pf0_dbi_reserved_20                                                             : integer := 0;
			pf0_dbi_reserved_21                                                             : integer := 0;
			pf0_dbi_reserved_22                                                             : integer := 0;
			pf0_dbi_reserved_23                                                             : integer := 0;
			pf0_dbi_reserved_24                                                             : integer := 0;
			pf0_dbi_reserved_25                                                             : integer := 0;
			pf0_dbi_reserved_26                                                             : integer := 0;
			pf0_dbi_reserved_27                                                             : integer := 0;
			pf0_dbi_reserved_28                                                             : integer := 0;
			pf0_dbi_reserved_29                                                             : integer := 0;
			pf0_dbi_reserved_3                                                              : integer := 0;
			pf0_dbi_reserved_30                                                             : integer := 0;
			pf0_dbi_reserved_31                                                             : integer := 0;
			pf0_dbi_reserved_32                                                             : integer := 0;
			pf0_dbi_reserved_33                                                             : integer := 0;
			pf0_dbi_reserved_34                                                             : integer := 0;
			pf0_dbi_reserved_35                                                             : integer := 0;
			pf0_dbi_reserved_36                                                             : integer := 0;
			pf0_dbi_reserved_37                                                             : integer := 0;
			pf0_dbi_reserved_38                                                             : integer := 0;
			pf0_dbi_reserved_39                                                             : integer := 0;
			pf0_dbi_reserved_4                                                              : integer := 0;
			pf0_dbi_reserved_40                                                             : integer := 0;
			pf0_dbi_reserved_41                                                             : integer := 0;
			pf0_dbi_reserved_42                                                             : integer := 0;
			pf0_dbi_reserved_43                                                             : integer := 0;
			pf0_dbi_reserved_44                                                             : integer := 0;
			pf0_dbi_reserved_45                                                             : integer := 0;
			pf0_dbi_reserved_46                                                             : integer := 0;
			pf0_dbi_reserved_47                                                             : integer := 0;
			pf0_dbi_reserved_48                                                             : integer := 0;
			pf0_dbi_reserved_49                                                             : integer := 0;
			pf0_dbi_reserved_5                                                              : integer := 0;
			pf0_dbi_reserved_50                                                             : integer := 0;
			pf0_dbi_reserved_51                                                             : integer := 0;
			pf0_dbi_reserved_52                                                             : integer := 0;
			pf0_dbi_reserved_53                                                             : integer := 0;
			pf0_dbi_reserved_54                                                             : integer := 0;
			pf0_dbi_reserved_55                                                             : integer := 0;
			pf0_dbi_reserved_56                                                             : integer := 0;
			pf0_dbi_reserved_57                                                             : integer := 0;
			pf0_dbi_reserved_6                                                              : integer := 0;
			pf0_dbi_reserved_7                                                              : integer := 0;
			pf0_dbi_reserved_8                                                              : integer := 0;
			pf0_dbi_reserved_9                                                              : integer := 0;
			pf0_dbi_ro_wr_en                                                                : string  := "enable";
			pf0_device_capabilities_reg_rsvdp_12                                            : integer := 0;
			pf0_device_capabilities_reg_rsvdp_16                                            : integer := 0;
			pf0_device_capabilities_reg_rsvdp_29                                            : integer := 0;
			pf0_direct_speed_change                                                         : string  := "pf0_auto_speed_chg";
			pf0_disable_fc_wd_timer                                                         : string  := "enable";
			pf0_disable_scrambler_gen_3                                                     : string  := "enable";
			pf0_dll_link_en                                                                 : string  := "enable";
			pf0_dsi                                                                         : string  := "pf0_not_required";
			pf0_dsp_rx_preset_hint0                                                         : integer := 7;
			pf0_dsp_rx_preset_hint1                                                         : integer := 7;
			pf0_dsp_rx_preset_hint10                                                        : integer := 7;
			pf0_dsp_rx_preset_hint11                                                        : integer := 7;
			pf0_dsp_rx_preset_hint12                                                        : integer := 7;
			pf0_dsp_rx_preset_hint13                                                        : integer := 7;
			pf0_dsp_rx_preset_hint14                                                        : integer := 7;
			pf0_dsp_rx_preset_hint15                                                        : integer := 7;
			pf0_dsp_rx_preset_hint2                                                         : integer := 7;
			pf0_dsp_rx_preset_hint3                                                         : integer := 7;
			pf0_dsp_rx_preset_hint4                                                         : integer := 7;
			pf0_dsp_rx_preset_hint5                                                         : integer := 7;
			pf0_dsp_rx_preset_hint6                                                         : integer := 7;
			pf0_dsp_rx_preset_hint7                                                         : integer := 7;
			pf0_dsp_rx_preset_hint8                                                         : integer := 7;
			pf0_dsp_rx_preset_hint9                                                         : integer := 7;
			pf0_dsp_tx_preset0                                                              : integer := 15;
			pf0_dsp_tx_preset1                                                              : integer := 15;
			pf0_dsp_tx_preset10                                                             : integer := 15;
			pf0_dsp_tx_preset11                                                             : integer := 15;
			pf0_dsp_tx_preset12                                                             : integer := 15;
			pf0_dsp_tx_preset13                                                             : integer := 15;
			pf0_dsp_tx_preset14                                                             : integer := 15;
			pf0_dsp_tx_preset15                                                             : integer := 15;
			pf0_dsp_tx_preset2                                                              : integer := 15;
			pf0_dsp_tx_preset3                                                              : integer := 15;
			pf0_dsp_tx_preset4                                                              : integer := 15;
			pf0_dsp_tx_preset5                                                              : integer := 15;
			pf0_dsp_tx_preset6                                                              : integer := 15;
			pf0_dsp_tx_preset7                                                              : integer := 15;
			pf0_dsp_tx_preset8                                                              : integer := 15;
			pf0_dsp_tx_preset9                                                              : integer := 15;
			pf0_eidle_timer                                                                 : integer := 0;
			pf0_eq_eieos_cnt                                                                : string  := "enable";
			pf0_eq_phase_2_3                                                                : string  := "enable";
			pf0_eq_redo                                                                     : string  := "enable";
			pf0_exp_rom_bar_mask_reg_rsvdp_1                                                : integer := 0;
			pf0_exp_rom_base_addr_reg_rsvdp_1                                               : integer := 0;
			pf0_fast_link_mode                                                              : string  := "false";
			pf0_fast_training_seq                                                           : integer := 255;
			pf0_forward_user_vsec                                                           : string  := "false";
			pf0_gen1_ei_inference                                                           : string  := "pf0_use_rx_eidle";
			pf0_gen2_ctrl_off_rsvdp_22                                                      : integer := 0;
			pf0_gen3_dc_balance_disable                                                     : string  := "enable";
			pf0_gen3_dllp_xmt_delay_disable                                                 : string  := "enable";
			pf0_gen3_eq_control_off_rsvdp_26                                                : integer := 0;
			pf0_gen3_eq_control_off_rsvdp_6                                                 : integer := 0;
			pf0_gen3_eq_eval_2ms_disable                                                    : string  := "pf0_abort";
			pf0_gen3_eq_fb_mode                                                             : string  := "pf0_dir_chg";
			pf0_gen3_eq_fb_mode_dir_change_off_rsvdp_18                                     : integer := 0;
			pf0_gen3_eq_fmdc_max_post_cusror_delta                                          : integer := 2;
			pf0_gen3_eq_fmdc_max_pre_cusror_delta                                           : integer := 2;
			pf0_gen3_eq_fmdc_n_evals                                                        : integer := 4;
			pf0_gen3_eq_fmdc_t_min_phase23                                                  : integer := 2;
			pf0_gen3_eq_fom_inc_initial_eval                                                : string  := "pf0_ignore_init_fom";
			pf0_gen3_eq_local_fs                                                            : integer := 63;
			pf0_gen3_eq_local_fs_lf_off_rsvdp_12                                            : integer := 0;
			pf0_gen3_eq_local_lf                                                            : integer := 16;
			pf0_gen3_eq_phase23_exit_mode                                                   : string  := "pf0_next_rec_speed";
			pf0_gen3_eq_pset_req_as_coef                                                    : string  := "false";
			pf0_gen3_eq_pset_req_vec                                                        : integer := 128;
			pf0_gen3_equalization_disable                                                   : string  := "enable";
			pf0_gen3_related_off_rsvdp_1                                                    : integer := 0;
			pf0_gen3_related_off_rsvdp_13                                                   : integer := 0;
			pf0_gen3_related_off_rsvdp_19                                                   : integer := 0;
			pf0_gen3_zrxdc_noncompl                                                         : string  := "pf0_non_compliant";
			pf0_global_inval_spprtd                                                         : string  := "false";
			pf0_header_type                                                                 : integer := 0;
			pf0_int_pin                                                                     : string  := "pf0_inta";
			pf0_invalidate_q_depth                                                          : integer := 0;
			pf0_lane_equalization_control01_reg_rsvdp_15                                    : string  := "false";
			pf0_lane_equalization_control01_reg_rsvdp_23                                    : string  := "false";
			pf0_lane_equalization_control01_reg_rsvdp_31                                    : string  := "false";
			pf0_lane_equalization_control01_reg_rsvdp_7                                     : string  := "false";
			pf0_lane_equalization_control1011_reg_rsvdp_15                                  : string  := "false";
			pf0_lane_equalization_control1011_reg_rsvdp_23                                  : string  := "false";
			pf0_lane_equalization_control1011_reg_rsvdp_31                                  : string  := "false";
			pf0_lane_equalization_control1011_reg_rsvdp_7                                   : string  := "false";
			pf0_lane_equalization_control1213_reg_rsvdp_15                                  : string  := "false";
			pf0_lane_equalization_control1213_reg_rsvdp_23                                  : string  := "false";
			pf0_lane_equalization_control1213_reg_rsvdp_31                                  : string  := "false";
			pf0_lane_equalization_control1213_reg_rsvdp_7                                   : string  := "false";
			pf0_lane_equalization_control1415_reg_rsvdp_15                                  : string  := "false";
			pf0_lane_equalization_control1415_reg_rsvdp_23                                  : string  := "false";
			pf0_lane_equalization_control1415_reg_rsvdp_31                                  : string  := "false";
			pf0_lane_equalization_control1415_reg_rsvdp_7                                   : string  := "false";
			pf0_lane_equalization_control23_reg_rsvdp_15                                    : string  := "false";
			pf0_lane_equalization_control23_reg_rsvdp_23                                    : string  := "false";
			pf0_lane_equalization_control23_reg_rsvdp_31                                    : string  := "false";
			pf0_lane_equalization_control23_reg_rsvdp_7                                     : string  := "false";
			pf0_lane_equalization_control45_reg_rsvdp_15                                    : string  := "false";
			pf0_lane_equalization_control45_reg_rsvdp_23                                    : string  := "false";
			pf0_lane_equalization_control45_reg_rsvdp_31                                    : string  := "false";
			pf0_lane_equalization_control45_reg_rsvdp_7                                     : string  := "false";
			pf0_lane_equalization_control67_reg_rsvdp_15                                    : string  := "false";
			pf0_lane_equalization_control67_reg_rsvdp_23                                    : string  := "false";
			pf0_lane_equalization_control67_reg_rsvdp_31                                    : string  := "false";
			pf0_lane_equalization_control67_reg_rsvdp_7                                     : string  := "false";
			pf0_lane_equalization_control89_reg_rsvdp_15                                    : string  := "false";
			pf0_lane_equalization_control89_reg_rsvdp_23                                    : string  := "false";
			pf0_lane_equalization_control89_reg_rsvdp_31                                    : string  := "false";
			pf0_lane_equalization_control89_reg_rsvdp_7                                     : string  := "false";
			pf0_link_capabilities_reg_rsvdp_23                                              : string  := "false";
			pf0_link_capable                                                                : string  := "pf0_conn_x1";
			pf0_link_control_link_status_reg_rsvdp_12                                       : integer := 0;
			pf0_link_control_link_status_reg_rsvdp_2                                        : string  := "false";
			pf0_link_control_link_status_reg_rsvdp_25                                       : integer := 0;
			pf0_link_control_link_status_reg_rsvdp_9                                        : string  := "false";
			pf0_link_disable                                                                : string  := "false";
			pf0_link_num                                                                    : integer := 4;
			pf0_loopback_enable                                                             : string  := "false";
			pf0_mask_radm_1                                                                 : integer := 8200;
			pf0_max_func_num                                                                : string  := "pf0_one_function";
			pf0_misc_control_1_off_rsvdp_1                                                  : integer := 0;
			pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             : integer := 81;
			pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             : integer := 82;
			pf0_msix_cap_msix_pba_offset_reg_addr_byte0                                     : integer := 184;
			pf0_msix_cap_msix_pba_offset_reg_addr_byte1                                     : integer := 185;
			pf0_msix_cap_msix_pba_offset_reg_addr_byte2                                     : integer := 186;
			pf0_msix_cap_msix_pba_offset_reg_addr_byte3                                     : integer := 187;
			pf0_msix_cap_msix_table_offset_reg_addr_byte0                                   : integer := 180;
			pf0_msix_cap_msix_table_offset_reg_addr_byte1                                   : integer := 181;
			pf0_msix_cap_msix_table_offset_reg_addr_byte2                                   : integer := 182;
			pf0_msix_cap_msix_table_offset_reg_addr_byte3                                   : integer := 183;
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           : integer := 177;
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           : integer := 178;
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           : integer := 179;
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                : integer := 2097330;
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                : integer := 2097331;
			pf0_multi_func                                                                  : string  := "true";
			pf0_no_soft_rst                                                                 : string  := "pf0_internally_reset";
			pf0_num_of_lanes                                                                : integer := 16;
			pf0_page_aligned_req                                                            : string  := "true";
			pf0_pci_msi_64_bit_addr_cap                                                     : string  := "true";
			pf0_pci_msi_cap_next_offset                                                     : integer := 112;
			pf0_pci_msi_enable                                                              : string  := "false";
			pf0_pci_msi_multiple_msg_cap                                                    : string  := "pf0_msi_vec_32";
			pf0_pci_msi_multiple_msg_en                                                     : integer := 0;
			pf0_pci_msix_bir                                                                : integer := 0;
			pf0_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      : integer := 0;
			pf0_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                : integer := 0;
			pf0_pci_msix_cap_next_offset                                                    : integer := 0;
			pf0_pci_msix_enable                                                             : string  := "false";
			pf0_pci_msix_enable_vfcomm_cs2                                                  : string  := "false";
			pf0_pci_msix_function_mask                                                      : string  := "false";
			pf0_pci_msix_function_mask_vfcomm_cs2                                           : string  := "false";
			pf0_pci_msix_pba                                                                : integer := 0;
			pf0_pci_msix_pba_offset                                                         : integer := 0;
			pf0_pci_msix_table_offset                                                       : integer := 0;
			pf0_pci_msix_table_size                                                         : integer := 255;
			pf0_pci_msix_table_size_vfcomm_cs2                                              : integer := 0;
			pf0_pci_type0_bar0_enabled                                                      : string  := "enable";
			pf0_pci_type0_bar1_dummy_mask_7_1                                               : integer := 127;
			pf0_pci_type0_bar1_enabled                                                      : string  := "enable";
			pf0_pci_type0_bar2_enabled                                                      : string  := "enable";
			pf0_pci_type0_bar3_dummy_mask_7_1                                               : integer := 127;
			pf0_pci_type0_bar3_enabled                                                      : string  := "enable";
			pf0_pci_type0_bar4_enabled                                                      : string  := "enable";
			pf0_pci_type0_bar5_dummy_mask_7_1                                               : integer := 127;
			pf0_pci_type0_bar5_enabled                                                      : string  := "enable";
			pf0_pci_type0_device_id                                                         : integer := 43981;
			pf0_pci_type0_vendor_id                                                         : integer := 5827;
			pf0_pcie_cap_active_state_link_pm_control                                       : string  := "pf0_aspm_dis";
			pf0_pcie_cap_active_state_link_pm_support                                       : string  := "pf0_no_aspm";
			pf0_pcie_cap_aspm_opt_compliance                                                : string  := "true";
			pf0_pcie_cap_attention_indicator                                                : string  := "false";
			pf0_pcie_cap_attention_indicator_button                                         : string  := "false";
			pf0_pcie_cap_aux_power_pm_en                                                    : string  := "false";
			pf0_pcie_cap_clock_power_man                                                    : string  := "pf0_refclk_remove_not_ok";
			pf0_pcie_cap_common_clk_config                                                  : string  := "false";
			pf0_pcie_cap_crs_sw_visibility                                                  : string  := "false";
			pf0_pcie_cap_device_capabilities_reg_addr_byte0                                 : integer := 116;
			pf0_pcie_cap_device_capabilities_reg_addr_byte1                                 : integer := 117;
			pf0_pcie_cap_device_control_device_status_addr_byte1                            : integer := 121;
			pf0_pcie_cap_dll_active                                                         : string  := "false";
			pf0_pcie_cap_dll_active_rep_cap                                                 : string  := "false";
			pf0_pcie_cap_electromech_interlock                                              : string  := "false";
			pf0_pcie_cap_en_clk_power_man                                                   : string  := "pf0_clkreq_dis";
			pf0_pcie_cap_en_no_snoop                                                        : string  := "false";
			pf0_pcie_cap_enter_compliance                                                   : string  := "false";
			pf0_pcie_cap_ep_l0s_accpt_latency                                               : integer := 0;
			pf0_pcie_cap_ep_l1_accpt_latency                                                : integer := 0;
			pf0_pcie_cap_ext_tag_en                                                         : string  := "false";
			pf0_pcie_cap_ext_tag_supp                                                       : string  := "pf0_supported";
			pf0_pcie_cap_extended_synch                                                     : string  := "false";
			pf0_pcie_cap_flr_cap                                                            : string  := "pf0_capable";
			pf0_pcie_cap_hot_plug_capable                                                   : string  := "false";
			pf0_pcie_cap_hot_plug_surprise                                                  : string  := "false";
			pf0_pcie_cap_hw_auto_speed_disable                                              : string  := "false";
			pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             : string  := "false";
			pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         : string  := "false";
			pf0_pcie_cap_initiate_flr                                                       : string  := "false";
			pf0_pcie_cap_l0s_exit_latency_commclk_dis                                       : integer := 7;
			pf0_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   : integer := 7;
			pf0_pcie_cap_l1_exit_latency_commclk_dis                                        : integer := 7;
			pf0_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    : integer := 7;
			pf0_pcie_cap_link_auto_bw_int_en                                                : string  := "false";
			pf0_pcie_cap_link_auto_bw_status                                                : string  := "false";
			pf0_pcie_cap_link_bw_man_int_en                                                 : string  := "false";
			pf0_pcie_cap_link_bw_man_status                                                 : string  := "false";
			pf0_pcie_cap_link_bw_not_cap                                                    : string  := "false";
			pf0_pcie_cap_link_capabilities_reg_addr_byte0                                   : integer := 124;
			pf0_pcie_cap_link_capabilities_reg_addr_byte1                                   : integer := 125;
			pf0_pcie_cap_link_capabilities_reg_addr_byte2                                   : integer := 126;
			pf0_pcie_cap_link_capabilities_reg_addr_byte3                                   : integer := 127;
			pf0_pcie_cap_link_control2_link_status2_reg_addr_byte0                          : integer := 4194464;
			pf0_pcie_cap_link_control_link_status_reg_addr_byte0                            : integer := 4194432;
			pf0_pcie_cap_link_control_link_status_reg_addr_byte1                            : integer := 4194433;
			pf0_pcie_cap_link_control_link_status_reg_addr_byte2                            : integer := 4194434;
			pf0_pcie_cap_link_disable                                                       : string  := "false";
			pf0_pcie_cap_link_training                                                      : string  := "false";
			pf0_pcie_cap_max_link_speed                                                     : string  := "pf0_max_8gts";
			pf0_pcie_cap_max_link_width                                                     : string  := "pf0_x16";
			pf0_pcie_cap_max_payload_size                                                   : string  := "pf0_payload_1024";
			pf0_pcie_cap_max_read_req_size                                                  : integer := 0;
			pf0_pcie_cap_mrl_sensor                                                         : string  := "false";
			pf0_pcie_cap_nego_link_width                                                    : string  := "false";
			pf0_pcie_cap_next_ptr                                                           : integer := 176;
			pf0_pcie_cap_no_cmd_cpl_support                                                 : string  := "false";
			pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              : integer := 113;
			pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              : integer := 115;
			pf0_pcie_cap_phantom_func_en                                                    : string  := "false";
			pf0_pcie_cap_phantom_func_support                                               : integer := 0;
			pf0_pcie_cap_phy_slot_num                                                       : integer := 0;
			pf0_pcie_cap_port_num                                                           : integer := 0;
			pf0_pcie_cap_power_controller                                                   : string  := "false";
			pf0_pcie_cap_power_indicator                                                    : string  := "false";
			pf0_pcie_cap_rcb                                                                : string  := "pf0_rcb_64";
			pf0_pcie_cap_retrain_link                                                       : string  := "false";
			pf0_pcie_cap_role_based_err_report                                              : string  := "false";
			pf0_pcie_cap_root_control_root_capabilities_reg_addr_byte2                      : integer := 142;
			pf0_pcie_cap_sel_deemphasis                                                     : string  := "pf0_minus_6db";
			pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            : integer := 2097276;
			pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            : integer := 2097277;
			pf0_pcie_cap_slot_capabilities_reg_addr_byte0                                   : integer := 132;
			pf0_pcie_cap_slot_capabilities_reg_addr_byte1                                   : integer := 133;
			pf0_pcie_cap_slot_capabilities_reg_addr_byte2                                   : integer := 134;
			pf0_pcie_cap_slot_capabilities_reg_addr_byte3                                   : integer := 135;
			pf0_pcie_cap_slot_clk_config                                                    : string  := "false";
			pf0_pcie_cap_slot_power_limit_scale                                             : integer := 0;
			pf0_pcie_cap_slot_power_limit_value                                             : integer := 0;
			pf0_pcie_cap_surprise_down_err_rep_cap                                          : string  := "false";
			pf0_pcie_cap_target_link_speed                                                  : string  := "pf0_trgt_gen3";
			pf0_pcie_cap_tx_margin                                                          : string  := "false";
			pf0_pcie_int_msg_num                                                            : integer := 0;
			pf0_pcie_slot_imp                                                               : string  := "pf0_not_implemented";
			pf0_pipe_loopback                                                               : string  := "disable";
			pf0_pipe_loopback_control_off_rsvdp_27                                          : integer := 0;
			pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        : integer := 65;
			pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        : integer := 66;
			pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        : integer := 67;
			pf0_pm_cap_con_status_reg_addr_byte0                                            : integer := 68;
			pf0_pm_next_pointer                                                             : integer := 80;
			pf0_pm_spec_ver                                                                 : integer := 3;
			pf0_pme_clk                                                                     : string  := "false";
			pf0_pme_support                                                                 : integer := 27;
			pf0_port_link_ctrl_off_rsvdp_4                                                  : string  := "false";
			pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte1                                   : integer := 1805;
			pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte2                                   : integer := 1806;
			pf0_port_logic_aux_clk_freq_off_addr_byte0                                      : integer := 2880;
			pf0_port_logic_aux_clk_freq_off_addr_byte1                                      : integer := 2881;
			pf0_port_logic_filter_mask_2_off_addr_byte0                                     : integer := 1824;
			pf0_port_logic_filter_mask_2_off_addr_byte1                                     : integer := 1825;
			pf0_port_logic_filter_mask_2_off_addr_byte2                                     : integer := 1826;
			pf0_port_logic_filter_mask_2_off_addr_byte3                                     : integer := 1827;
			pf0_port_logic_gen2_ctrl_off_addr_byte0                                         : integer := 2060;
			pf0_port_logic_gen2_ctrl_off_addr_byte1                                         : integer := 2061;
			pf0_port_logic_gen2_ctrl_off_addr_byte2                                         : integer := 4196366;
			pf0_port_logic_gen3_eq_control_off_addr_byte0                                   : integer := 2216;
			pf0_port_logic_gen3_eq_control_off_addr_byte1                                   : integer := 2217;
			pf0_port_logic_gen3_eq_control_off_addr_byte2                                   : integer := 2218;
			pf0_port_logic_gen3_eq_control_off_addr_byte3                                   : integer := 2219;
			pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte0                        : integer := 2220;
			pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte1                        : integer := 2221;
			pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte2                        : integer := 2222;
			pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte0                               : integer := 2196;
			pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte1                               : integer := 2197;
			pf0_port_logic_gen3_related_off_addr_byte0                                      : integer := 2192;
			pf0_port_logic_gen3_related_off_addr_byte1                                      : integer := 2193;
			pf0_port_logic_gen3_related_off_addr_byte2                                      : integer := 2194;
			pf0_port_logic_misc_control_1_off_addr_byte0                                    : integer := 2236;
			pf0_port_logic_pipe_loopback_control_off_addr_byte3                             : integer := 2235;
			pf0_port_logic_port_force_off_addr_byte0                                        : integer := 1800;
			pf0_port_logic_port_link_ctrl_off_addr_byte0                                    : integer := 1808;
			pf0_port_logic_port_link_ctrl_off_addr_byte2                                    : integer := 1810;
			pf0_port_logic_queue_status_off_addr_byte2                                      : integer := 1854;
			pf0_port_logic_queue_status_off_addr_byte3                                      : integer := 1855;
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte0                             : integer := 1820;
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte1                             : integer := 1821;
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte2                             : integer := 1822;
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte3                             : integer := 1823;
			pf0_port_logic_timer_ctrl_max_func_num_off_addr_byte0                           : integer := 1816;
			pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte0                                 : integer := 1872;
			pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte1                                 : integer := 1873;
			pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte2                                 : integer := 1874;
			pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte0                                  : integer := 1868;
			pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte1                                  : integer := 1869;
			pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte2                                  : integer := 1870;
			pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte0                                   : integer := 1864;
			pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte1                                   : integer := 1865;
			pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte2                                   : integer := 1866;
			pf0_power_state                                                                 : integer := 0;
			pf0_pre_det_lane                                                                : string  := "pf0_det_all_lanes";
			pf0_program_interface                                                           : integer := 0;
			pf0_queue_status_off_rsvdp_29                                                   : integer := 0;
			pf0_reserved4                                                                   : string  := "false";
			pf0_reserved6                                                                   : string  := "false";
			pf0_reserved8                                                                   : string  := "false";
			pf0_reserved_0_addr                                                             : integer := 0;
			pf0_reserved_10_addr                                                            : integer := 0;
			pf0_reserved_11_addr                                                            : integer := 0;
			pf0_reserved_12_addr                                                            : integer := 0;
			pf0_reserved_13_addr                                                            : integer := 0;
			pf0_reserved_14_addr                                                            : integer := 0;
			pf0_reserved_15_addr                                                            : integer := 0;
			pf0_reserved_16_addr                                                            : integer := 0;
			pf0_reserved_17_addr                                                            : integer := 0;
			pf0_reserved_18_addr                                                            : integer := 0;
			pf0_reserved_19_addr                                                            : integer := 0;
			pf0_reserved_1_addr                                                             : integer := 0;
			pf0_reserved_20_addr                                                            : integer := 0;
			pf0_reserved_21_addr                                                            : integer := 0;
			pf0_reserved_22_addr                                                            : integer := 0;
			pf0_reserved_23_addr                                                            : integer := 0;
			pf0_reserved_24_addr                                                            : integer := 0;
			pf0_reserved_25_addr                                                            : integer := 0;
			pf0_reserved_26_addr                                                            : integer := 0;
			pf0_reserved_27_addr                                                            : integer := 0;
			pf0_reserved_28_addr                                                            : integer := 0;
			pf0_reserved_29_addr                                                            : integer := 0;
			pf0_reserved_2_addr                                                             : integer := 0;
			pf0_reserved_30_addr                                                            : integer := 0;
			pf0_reserved_31_addr                                                            : integer := 0;
			pf0_reserved_32_addr                                                            : integer := 0;
			pf0_reserved_33_addr                                                            : integer := 0;
			pf0_reserved_34_addr                                                            : integer := 0;
			pf0_reserved_35_addr                                                            : integer := 0;
			pf0_reserved_36_addr                                                            : integer := 0;
			pf0_reserved_37_addr                                                            : integer := 0;
			pf0_reserved_38_addr                                                            : integer := 0;
			pf0_reserved_39_addr                                                            : integer := 0;
			pf0_reserved_3_addr                                                             : integer := 0;
			pf0_reserved_40_addr                                                            : integer := 0;
			pf0_reserved_41_addr                                                            : integer := 0;
			pf0_reserved_42_addr                                                            : integer := 0;
			pf0_reserved_43_addr                                                            : integer := 0;
			pf0_reserved_44_addr                                                            : integer := 0;
			pf0_reserved_45_addr                                                            : integer := 0;
			pf0_reserved_46_addr                                                            : integer := 0;
			pf0_reserved_47_addr                                                            : integer := 0;
			pf0_reserved_48_addr                                                            : integer := 0;
			pf0_reserved_49_addr                                                            : integer := 0;
			pf0_reserved_4_addr                                                             : integer := 0;
			pf0_reserved_50_addr                                                            : integer := 0;
			pf0_reserved_51_addr                                                            : integer := 0;
			pf0_reserved_52_addr                                                            : integer := 0;
			pf0_reserved_53_addr                                                            : integer := 0;
			pf0_reserved_54_addr                                                            : integer := 0;
			pf0_reserved_55_addr                                                            : integer := 0;
			pf0_reserved_56_addr                                                            : integer := 0;
			pf0_reserved_57_addr                                                            : integer := 0;
			pf0_reserved_5_addr                                                             : integer := 0;
			pf0_reserved_6_addr                                                             : integer := 0;
			pf0_reserved_7_addr                                                             : integer := 0;
			pf0_reserved_8_addr                                                             : integer := 0;
			pf0_reserved_9_addr                                                             : integer := 0;
			pf0_reset_assert                                                                : string  := "false";
			pf0_revision_id                                                                 : integer := 1;
			pf0_rom_bar_enable                                                              : string  := "disable";
			pf0_rom_bar_enabled                                                             : string  := "enable";
			pf0_root_control_root_capabilities_reg_rsvdp_17                                 : integer := 0;
			pf0_root_err_status_off_rsvdp_7                                                 : integer := 0;
			pf0_rp_exp_rom_bar_mask_reg_rp_rom_rsvdp_1                                      : integer := 0;
			pf0_rp_rom_bar_enabled                                                          : string  := "enable";
			pf0_rxeq_ph01_en                                                                : string  := "enable";
			pf0_rxstatus_value                                                              : integer := 0;
			pf0_scramble_disable                                                            : string  := "false";
			pf0_sel_deemphasis                                                              : string  := "pf0_minus_3db_ctl";
			pf0_shadow_link_capabilities_reg_shadow_rsvdp_23                                : string  := "false";
			pf0_shadow_pcie_cap_active_state_link_pm_support                                : integer := 0;
			pf0_shadow_pcie_cap_aspm_opt_compliance                                         : string  := "false";
			pf0_shadow_pcie_cap_clock_power_man                                             : string  := "false";
			pf0_shadow_pcie_cap_dll_active_rep_cap                                          : string  := "false";
			pf0_shadow_pcie_cap_link_bw_not_cap                                             : string  := "false";
			pf0_shadow_pcie_cap_max_link_width                                              : integer := 0;
			pf0_shadow_pcie_cap_surprise_down_err_rep_cap                                   : string  := "false";
			pf0_shadow_sriov_vf_stride_ari_cs2                                              : integer := 2;
			pf0_skp_int_val                                                                 : integer := 640;
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte0                                          : integer := 364;
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte1                                          : integer := 365;
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte2                                          : integer := 366;
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte3                                          : integer := 367;
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte0                                          : integer := 368;
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte1                                          : integer := 369;
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte2                                          : integer := 370;
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte3                                          : integer := 371;
			pf0_sn_cap_sn_base_addr_byte2                                                   : integer := 362;
			pf0_sn_cap_sn_base_addr_byte3                                                   : integer := 363;
			pf0_sn_cap_version                                                              : integer := 1;
			pf0_sn_next_offset                                                              : integer := 376;
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte0                        : integer := 404;
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte1                        : integer := 405;
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte2                        : integer := 406;
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte3                        : integer := 407;
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte0                      : integer := 424;
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte1                      : integer := 425;
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte2                      : integer := 426;
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte3                      : integer := 427;
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte0                      : integer := 428;
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte1                      : integer := 429;
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte2                      : integer := 430;
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte3                      : integer := 431;
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte0                      : integer := 432;
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte1                      : integer := 433;
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte2                      : integer := 434;
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte3                      : integer := 435;
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte0                        : integer := 408;
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte1                        : integer := 409;
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte2                        : integer := 410;
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte3                        : integer := 411;
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte0                        : integer := 412;
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte1                        : integer := 413;
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte2                        : integer := 414;
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte3                        : integer := 415;
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte0                        : integer := 416;
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte1                        : integer := 417;
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte2                        : integer := 418;
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte3                        : integer := 419;
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte0                        : integer := 420;
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte1                        : integer := 421;
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte2                        : integer := 422;
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte3                        : integer := 423;
			pf0_spcie_cap_spcie_cap_header_reg_addr_byte2                                   : integer := 394;
			pf0_spcie_cap_spcie_cap_header_reg_addr_byte3                                   : integer := 395;
			pf0_spcie_cap_version                                                           : integer := 1;
			pf0_spcie_next_offset                                                           : integer := 456;
			pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               : integer := 2097604;
			pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               : integer := 2097605;
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        : integer := 2097612;
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        : integer := 2097613;
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        : integer := 2097614;
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        : integer := 2097615;
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     : integer := 2097628;
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     : integer := 2097629;
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     : integer := 2097630;
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     : integer := 2097631;
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     : integer := 2097632;
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     : integer := 2097633;
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     : integer := 2097634;
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     : integer := 2097635;
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     : integer := 2097636;
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     : integer := 2097637;
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     : integer := 2097638;
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     : integer := 2097639;
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     : integer := 2097640;
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     : integer := 2097641;
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     : integer := 2097642;
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     : integer := 2097643;
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     : integer := 2097644;
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     : integer := 2097645;
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     : integer := 2097646;
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     : integer := 2097647;
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     : integer := 2097648;
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     : integer := 2097649;
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     : integer := 2097650;
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     : integer := 2097651;
			pf0_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  : integer := 2097632;
			pf0_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  : integer := 2097640;
			pf0_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  : integer := 2097648;
			pf0_sriov_cap_sriov_base_reg_addr_byte2                                         : integer := 442;
			pf0_sriov_cap_sriov_base_reg_addr_byte3                                         : integer := 443;
			pf0_sriov_cap_sriov_initial_vfs_addr_byte0                                      : integer := 452;
			pf0_sriov_cap_sriov_initial_vfs_addr_byte1                                      : integer := 453;
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte0                               : integer := 460;
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte1                               : integer := 461;
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte2                               : integer := 462;
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte3                               : integer := 463;
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte0                                     : integer := 468;
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte1                                     : integer := 469;
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte2                                     : integer := 470;
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte3                                     : integer := 471;
			pf0_sriov_cap_version                                                           : integer := 1;
			pf0_sriov_cap_vf_bar0_reg_addr_byte0                                            : integer := 476;
			pf0_sriov_cap_vf_bar1_reg_addr_byte0                                            : integer := 480;
			pf0_sriov_cap_vf_bar2_reg_addr_byte0                                            : integer := 484;
			pf0_sriov_cap_vf_bar3_reg_addr_byte0                                            : integer := 488;
			pf0_sriov_cap_vf_bar4_reg_addr_byte0                                            : integer := 492;
			pf0_sriov_cap_vf_bar5_reg_addr_byte0                                            : integer := 496;
			pf0_sriov_cap_vf_device_id_reg_addr_byte2                                       : integer := 466;
			pf0_sriov_cap_vf_device_id_reg_addr_byte3                                       : integer := 467;
			pf0_sriov_initial_vfs_ari_cs2                                                   : integer := 64;
			pf0_sriov_initial_vfs_nonari                                                    : integer := 64;
			pf0_sriov_next_offset                                                           : integer := 632;
			pf0_sriov_vf_bar0_prefetch                                                      : string  := "false";
			pf0_sriov_vf_bar0_start                                                         : integer := 0;
			pf0_sriov_vf_bar0_type                                                          : string  := "pf0_sriov_vf_bar0_mem32";
			pf0_sriov_vf_bar1_dummy_mask_7_1                                                : integer := 127;
			pf0_sriov_vf_bar1_enabled                                                       : string  := "enable";
			pf0_sriov_vf_bar1_prefetch                                                      : string  := "false";
			pf0_sriov_vf_bar1_start                                                         : integer := 0;
			pf0_sriov_vf_bar1_type                                                          : string  := "pf0_sriov_vf_bar1_mem32";
			pf0_sriov_vf_bar2_prefetch                                                      : string  := "false";
			pf0_sriov_vf_bar2_start                                                         : integer := 0;
			pf0_sriov_vf_bar2_type                                                          : string  := "pf0_sriov_vf_bar2_mem32";
			pf0_sriov_vf_bar3_dummy_mask_7_1                                                : integer := 127;
			pf0_sriov_vf_bar3_enabled                                                       : string  := "enable";
			pf0_sriov_vf_bar3_prefetch                                                      : string  := "false";
			pf0_sriov_vf_bar3_start                                                         : integer := 0;
			pf0_sriov_vf_bar3_type                                                          : string  := "pf0_sriov_vf_bar3_mem32";
			pf0_sriov_vf_bar4_prefetch                                                      : string  := "false";
			pf0_sriov_vf_bar4_start                                                         : integer := 0;
			pf0_sriov_vf_bar4_type                                                          : string  := "pf0_sriov_vf_bar4_mem32";
			pf0_sriov_vf_bar5_dummy_mask_7_1                                                : integer := 127;
			pf0_sriov_vf_bar5_enabled                                                       : string  := "enable";
			pf0_sriov_vf_bar5_prefetch                                                      : string  := "false";
			pf0_sriov_vf_bar5_start                                                         : integer := 0;
			pf0_sriov_vf_bar5_type                                                          : string  := "pf0_sriov_vf_bar5_mem32";
			pf0_sriov_vf_device_id                                                          : integer := 43981;
			pf0_sriov_vf_offset_ari_cs2                                                     : integer := 2;
			pf0_sriov_vf_offset_nonari                                                      : integer := 256;
			pf0_sriov_vf_stride_nonari                                                      : integer := 256;
			pf0_subclass_code                                                               : integer := 0;
			pf0_subsys_dev_id                                                               : integer := 0;
			pf0_subsys_vendor_id                                                            : integer := 0;
			pf0_timer_mod_flow_control                                                      : integer := 0;
			pf0_timer_mod_flow_control_en                                                   : string  := "disable";
			pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      : integer := 506;
			pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      : integer := 507;
			pf0_tph_cap_tph_req_cap_reg_addr_byte0                                          : integer := 508;
			pf0_tph_cap_tph_req_cap_reg_addr_byte1                                          : integer := 509;
			pf0_tph_cap_tph_req_cap_reg_addr_byte2                                          : integer := 510;
			pf0_tph_cap_tph_req_cap_reg_addr_byte3                                          : integer := 511;
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               : integer := 2097660;
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               : integer := 2097661;
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               : integer := 2097662;
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               : integer := 2097663;
			pf0_tph_req_cap_int_vec                                                         : string  := "disable";
			pf0_tph_req_cap_int_vec_vfcomm_cs2                                              : string  := "disable";
			pf0_tph_req_cap_reg_rsvdp_11                                                    : integer := 0;
			pf0_tph_req_cap_reg_rsvdp_27                                                    : integer := 0;
			pf0_tph_req_cap_reg_rsvdp_3                                                     : integer := 0;
			pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              : integer := 0;
			pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              : integer := 0;
			pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               : integer := 0;
			pf0_tph_req_cap_st_table_loc_0                                                  : string  := "pf0_in_tph_struct";
			pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       : string  := "pf0_in_tph_struct_vf";
			pf0_tph_req_cap_st_table_loc_1                                                  : string  := "pf0_not_in_msix_table";
			pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       : string  := "pf0_not_in_msix_table_vf";
			pf0_tph_req_cap_st_table_size                                                   : integer := 1;
			pf0_tph_req_cap_st_table_size_vfcomm_cs2                                        : integer := 1;
			pf0_tph_req_cap_ver                                                             : integer := 1;
			pf0_tph_req_device_spec                                                         : string  := "disable";
			pf0_tph_req_device_spec_vfcomm_cs2                                              : string  := "disable";
			pf0_tph_req_extended_tph                                                        : string  := "disable";
			pf0_tph_req_extended_tph_vfcomm_cs2                                             : string  := "disable";
			pf0_tph_req_next_ptr                                                            : integer := 728;
			pf0_tph_req_no_st_mode                                                          : string  := "false";
			pf0_tph_req_no_st_mode_vfcomm_cs2                                               : string  := "false";
			pf0_type0_hdr_bar0_mask_reg_addr_byte0                                          : integer := 2097168;
			pf0_type0_hdr_bar0_mask_reg_addr_byte1                                          : integer := 2097169;
			pf0_type0_hdr_bar0_mask_reg_addr_byte2                                          : integer := 2097170;
			pf0_type0_hdr_bar0_mask_reg_addr_byte3                                          : integer := 2097171;
			pf0_type0_hdr_bar0_reg_addr_byte0                                               : integer := 16;
			pf0_type0_hdr_bar1_enable_reg_addr_byte0                                        : integer := 2097172;
			pf0_type0_hdr_bar1_mask_reg_addr_byte0                                          : integer := 2097172;
			pf0_type0_hdr_bar1_mask_reg_addr_byte1                                          : integer := 2097173;
			pf0_type0_hdr_bar1_mask_reg_addr_byte2                                          : integer := 2097174;
			pf0_type0_hdr_bar1_mask_reg_addr_byte3                                          : integer := 2097175;
			pf0_type0_hdr_bar1_reg_addr_byte0                                               : integer := 20;
			pf0_type0_hdr_bar2_mask_reg_addr_byte0                                          : integer := 2097176;
			pf0_type0_hdr_bar2_mask_reg_addr_byte1                                          : integer := 2097177;
			pf0_type0_hdr_bar2_mask_reg_addr_byte2                                          : integer := 2097178;
			pf0_type0_hdr_bar2_mask_reg_addr_byte3                                          : integer := 2097179;
			pf0_type0_hdr_bar2_reg_addr_byte0                                               : integer := 24;
			pf0_type0_hdr_bar3_enable_reg_addr_byte0                                        : integer := 2097180;
			pf0_type0_hdr_bar3_mask_reg_addr_byte0                                          : integer := 2097180;
			pf0_type0_hdr_bar3_mask_reg_addr_byte1                                          : integer := 2097181;
			pf0_type0_hdr_bar3_mask_reg_addr_byte2                                          : integer := 2097182;
			pf0_type0_hdr_bar3_mask_reg_addr_byte3                                          : integer := 2097183;
			pf0_type0_hdr_bar3_reg_addr_byte0                                               : integer := 28;
			pf0_type0_hdr_bar4_mask_reg_addr_byte0                                          : integer := 2097184;
			pf0_type0_hdr_bar4_mask_reg_addr_byte1                                          : integer := 2097185;
			pf0_type0_hdr_bar4_mask_reg_addr_byte2                                          : integer := 2097186;
			pf0_type0_hdr_bar4_mask_reg_addr_byte3                                          : integer := 2097187;
			pf0_type0_hdr_bar4_reg_addr_byte0                                               : integer := 32;
			pf0_type0_hdr_bar5_enable_reg_addr_byte0                                        : integer := 2097188;
			pf0_type0_hdr_bar5_mask_reg_addr_byte0                                          : integer := 2097188;
			pf0_type0_hdr_bar5_mask_reg_addr_byte1                                          : integer := 2097189;
			pf0_type0_hdr_bar5_mask_reg_addr_byte2                                          : integer := 2097190;
			pf0_type0_hdr_bar5_mask_reg_addr_byte3                                          : integer := 2097191;
			pf0_type0_hdr_bar5_reg_addr_byte0                                               : integer := 36;
			pf0_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           : integer := 14;
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    : integer := 40;
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    : integer := 41;
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    : integer := 42;
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    : integer := 43;
			pf0_type0_hdr_class_code_revision_id_addr_byte0                                 : integer := 8;
			pf0_type0_hdr_class_code_revision_id_addr_byte1                                 : integer := 9;
			pf0_type0_hdr_class_code_revision_id_addr_byte2                                 : integer := 10;
			pf0_type0_hdr_class_code_revision_id_addr_byte3                                 : integer := 11;
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte0                                : integer := 0;
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte1                                : integer := 1;
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte2                                : integer := 2;
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte3                                : integer := 3;
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   : integer := 2097200;
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   : integer := 2097201;
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   : integer := 2097202;
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   : integer := 2097203;
			pf0_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  : integer := 48;
			pf0_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 : integer := 61;
			pf0_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        : integer := 52;
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte0                                : integer := 2097208;
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte1                                : integer := 2097209;
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte2                                : integer := 2097210;
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte3                                : integer := 2097211;
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   : integer := 44;
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   : integer := 45;
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   : integer := 46;
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   : integer := 47;
			pf0_usp_rx_preset_hint0                                                         : integer := 7;
			pf0_usp_rx_preset_hint1                                                         : integer := 7;
			pf0_usp_rx_preset_hint10                                                        : integer := 7;
			pf0_usp_rx_preset_hint11                                                        : integer := 7;
			pf0_usp_rx_preset_hint12                                                        : integer := 7;
			pf0_usp_rx_preset_hint13                                                        : integer := 7;
			pf0_usp_rx_preset_hint14                                                        : integer := 7;
			pf0_usp_rx_preset_hint15                                                        : integer := 7;
			pf0_usp_rx_preset_hint2                                                         : integer := 7;
			pf0_usp_rx_preset_hint3                                                         : integer := 7;
			pf0_usp_rx_preset_hint4                                                         : integer := 7;
			pf0_usp_rx_preset_hint5                                                         : integer := 7;
			pf0_usp_rx_preset_hint6                                                         : integer := 7;
			pf0_usp_rx_preset_hint7                                                         : integer := 7;
			pf0_usp_rx_preset_hint8                                                         : integer := 7;
			pf0_usp_rx_preset_hint9                                                         : integer := 7;
			pf0_usp_tx_preset0                                                              : integer := 15;
			pf0_usp_tx_preset1                                                              : integer := 15;
			pf0_usp_tx_preset10                                                             : integer := 15;
			pf0_usp_tx_preset11                                                             : integer := 15;
			pf0_usp_tx_preset12                                                             : integer := 15;
			pf0_usp_tx_preset13                                                             : integer := 15;
			pf0_usp_tx_preset14                                                             : integer := 15;
			pf0_usp_tx_preset15                                                             : integer := 15;
			pf0_usp_tx_preset2                                                              : integer := 15;
			pf0_usp_tx_preset3                                                              : integer := 15;
			pf0_usp_tx_preset4                                                              : integer := 15;
			pf0_usp_tx_preset5                                                              : integer := 15;
			pf0_usp_tx_preset6                                                              : integer := 15;
			pf0_usp_tx_preset7                                                              : integer := 15;
			pf0_usp_tx_preset8                                                              : integer := 15;
			pf0_usp_tx_preset9                                                              : integer := 15;
			pf0_vc0_cpl_data_credit                                                         : integer := 0;
			pf0_vc0_cpl_header_credit                                                       : integer := 0;
			pf0_vc0_cpl_tlp_q_mode                                                          : integer := 1;
			pf0_vc0_np_data_credit                                                          : integer := 230;
			pf0_vc0_np_header_credit                                                        : integer := 115;
			pf0_vc0_np_tlp_q_mode                                                           : integer := 1;
			pf0_vc0_p_data_credit                                                           : integer := 750;
			pf0_vc0_p_header_credit                                                         : integer := 127;
			pf0_vc0_p_tlp_q_mode                                                            : integer := 1;
			pf0_vc_cap_vc_base_addr_byte2                                                   : integer := 330;
			pf0_vc_cap_vc_base_addr_byte3                                                   : integer := 331;
			pf0_vc_cap_version                                                              : integer := 1;
			pf0_vc_next_offset                                                              : integer := 360;
			pf0_vendor_specific_dllp_req                                                    : string  := "false";
			pf0_vf_bar0_reg_rsvdp_0                                                         : string  := "false";
			pf0_vf_bar1_reg_rsvdp_0                                                         : string  := "false";
			pf0_vf_bar2_reg_rsvdp_0                                                         : string  := "false";
			pf0_vf_bar3_reg_rsvdp_0                                                         : string  := "false";
			pf0_vf_bar4_reg_rsvdp_0                                                         : string  := "false";
			pf0_vf_bar5_reg_rsvdp_0                                                         : string  := "false";
			pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      : integer := 4354;
			pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      : integer := 4355;
			pf1_aer_cap_version                                                             : integer := 2;
			pf1_aer_next_offset                                                             : integer := 328;
			pf1_ari_cap_ari_base_addr_byte2                                                 : integer := 4474;
			pf1_ari_cap_ari_base_addr_byte3                                                 : integer := 4475;
			pf1_ari_cap_version                                                             : integer := 1;
			pf1_ari_next_offset                                                             : integer := 408;
			pf1_ats_cap_ats_cap_hdr_reg_addr_byte2                                          : integer := 4742;
			pf1_ats_cap_ats_cap_hdr_reg_addr_byte3                                          : integer := 4743;
			pf1_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                : integer := 4744;
			pf1_ats_cap_version                                                             : integer := 1;
			pf1_ats_capabilities_ctrl_reg_rsvdp_7                                           : string  := "false";
			pf1_ats_next_offset                                                             : integer := 0;
			pf1_aux_curr                                                                    : integer := 7;
			pf1_bar0_mem_io                                                                 : string  := "pf1_bar0_mem";
			pf1_bar0_prefetch                                                               : string  := "false";
			pf1_bar0_start                                                                  : integer := 0;
			pf1_bar0_type                                                                   : string  := "pf1_bar0_mem32";
			pf1_bar1_mem_io                                                                 : string  := "pf1_bar1_mem";
			pf1_bar1_prefetch                                                               : string  := "false";
			pf1_bar1_start                                                                  : integer := 0;
			pf1_bar1_type                                                                   : string  := "pf1_bar1_mem32";
			pf1_bar2_mem_io                                                                 : string  := "pf1_bar2_mem";
			pf1_bar2_prefetch                                                               : string  := "false";
			pf1_bar2_start                                                                  : integer := 0;
			pf1_bar2_type                                                                   : string  := "pf1_bar2_mem32";
			pf1_bar3_mem_io                                                                 : string  := "pf1_bar3_mem";
			pf1_bar3_prefetch                                                               : string  := "false";
			pf1_bar3_start                                                                  : integer := 0;
			pf1_bar3_type                                                                   : string  := "pf1_bar3_mem32";
			pf1_bar4_mem_io                                                                 : string  := "pf1_bar4_mem";
			pf1_bar4_prefetch                                                               : string  := "false";
			pf1_bar4_start                                                                  : integer := 0;
			pf1_bar4_type                                                                   : string  := "pf1_bar4_mem32";
			pf1_bar5_mem_io                                                                 : string  := "pf1_bar5_mem";
			pf1_bar5_prefetch                                                               : string  := "false";
			pf1_bar5_start                                                                  : integer := 0;
			pf1_bar5_type                                                                   : string  := "pf1_bar5_mem32";
			pf1_base_class_code                                                             : integer := 0;
			pf1_cap_id_nxt_ptr_reg_rsvdp_20                                                 : string  := "false";
			pf1_cap_pointer                                                                 : integer := 64;
			pf1_con_status_reg_rsvdp_2                                                      : string  := "false";
			pf1_con_status_reg_rsvdp_4                                                      : integer := 0;
			pf1_d1_support                                                                  : string  := "pf1_d1_not_supported";
			pf1_d2_support                                                                  : string  := "pf1_d2_not_supported";
			pf1_dbi_reserved_0                                                              : integer := 0;
			pf1_dbi_reserved_1                                                              : integer := 0;
			pf1_dbi_reserved_10                                                             : integer := 0;
			pf1_dbi_reserved_11                                                             : integer := 0;
			pf1_dbi_reserved_12                                                             : integer := 0;
			pf1_dbi_reserved_13                                                             : integer := 0;
			pf1_dbi_reserved_14                                                             : integer := 0;
			pf1_dbi_reserved_15                                                             : integer := 0;
			pf1_dbi_reserved_16                                                             : integer := 0;
			pf1_dbi_reserved_17                                                             : integer := 0;
			pf1_dbi_reserved_18                                                             : integer := 0;
			pf1_dbi_reserved_19                                                             : integer := 0;
			pf1_dbi_reserved_2                                                              : integer := 0;
			pf1_dbi_reserved_3                                                              : integer := 0;
			pf1_dbi_reserved_4                                                              : integer := 0;
			pf1_dbi_reserved_5                                                              : integer := 0;
			pf1_dbi_reserved_6                                                              : integer := 0;
			pf1_dbi_reserved_7                                                              : integer := 0;
			pf1_dbi_reserved_8                                                              : integer := 0;
			pf1_dbi_reserved_9                                                              : integer := 0;
			pf1_device_capabilities_reg_rsvdp_12                                            : integer := 0;
			pf1_device_capabilities_reg_rsvdp_16                                            : integer := 0;
			pf1_device_capabilities_reg_rsvdp_29                                            : integer := 0;
			pf1_dsi                                                                         : string  := "pf1_not_required";
			pf1_exp_rom_bar_mask_reg_rsvdp_1                                                : integer := 0;
			pf1_exp_rom_base_addr_reg_rsvdp_1                                               : integer := 0;
			pf1_forward_user_vsec                                                           : string  := "false";
			pf1_global_inval_spprtd                                                         : string  := "false";
			pf1_header_type                                                                 : integer := 0;
			pf1_int_pin                                                                     : string  := "pf1_inta";
			pf1_invalidate_q_depth                                                          : integer := 0;
			pf1_link_capabilities_reg_rsvdp_23                                              : string  := "false";
			pf1_link_control_link_status_reg_rsvdp_12                                       : integer := 0;
			pf1_link_control_link_status_reg_rsvdp_2                                        : string  := "false";
			pf1_link_control_link_status_reg_rsvdp_25                                       : integer := 0;
			pf1_link_control_link_status_reg_rsvdp_9                                        : string  := "false";
			pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             : integer := 4177;
			pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             : integer := 4178;
			pf1_msix_cap_msix_pba_offset_reg_addr_byte0                                     : integer := 4280;
			pf1_msix_cap_msix_pba_offset_reg_addr_byte1                                     : integer := 4281;
			pf1_msix_cap_msix_pba_offset_reg_addr_byte2                                     : integer := 4282;
			pf1_msix_cap_msix_pba_offset_reg_addr_byte3                                     : integer := 4283;
			pf1_msix_cap_msix_table_offset_reg_addr_byte0                                   : integer := 4276;
			pf1_msix_cap_msix_table_offset_reg_addr_byte1                                   : integer := 4277;
			pf1_msix_cap_msix_table_offset_reg_addr_byte2                                   : integer := 4278;
			pf1_msix_cap_msix_table_offset_reg_addr_byte3                                   : integer := 4279;
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           : integer := 4273;
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           : integer := 4274;
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           : integer := 4275;
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                : integer := 2101426;
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                : integer := 2101427;
			pf1_multi_func                                                                  : string  := "true";
			pf1_no_soft_rst                                                                 : string  := "pf1_internally_reset";
			pf1_page_aligned_req                                                            : string  := "true";
			pf1_pci_msi_64_bit_addr_cap                                                     : string  := "true";
			pf1_pci_msi_cap_next_offset                                                     : integer := 112;
			pf1_pci_msi_enable                                                              : string  := "false";
			pf1_pci_msi_multiple_msg_cap                                                    : string  := "pf1_msi_vec_32";
			pf1_pci_msi_multiple_msg_en                                                     : integer := 0;
			pf1_pci_msix_bir                                                                : integer := 0;
			pf1_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      : integer := 0;
			pf1_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                : integer := 0;
			pf1_pci_msix_cap_next_offset                                                    : integer := 0;
			pf1_pci_msix_enable                                                             : string  := "false";
			pf1_pci_msix_enable_vfcomm_cs2                                                  : string  := "false";
			pf1_pci_msix_function_mask                                                      : string  := "false";
			pf1_pci_msix_function_mask_vfcomm_cs2                                           : string  := "false";
			pf1_pci_msix_pba                                                                : integer := 0;
			pf1_pci_msix_pba_offset                                                         : integer := 0;
			pf1_pci_msix_table_offset                                                       : integer := 0;
			pf1_pci_msix_table_size                                                         : integer := 255;
			pf1_pci_msix_table_size_vfcomm_cs2                                              : integer := 0;
			pf1_pci_type0_bar0_enabled                                                      : string  := "enable";
			pf1_pci_type0_bar1_dummy_mask_7_1                                               : integer := 127;
			pf1_pci_type0_bar1_enabled                                                      : string  := "enable";
			pf1_pci_type0_bar2_enabled                                                      : string  := "enable";
			pf1_pci_type0_bar3_dummy_mask_7_1                                               : integer := 127;
			pf1_pci_type0_bar3_enabled                                                      : string  := "enable";
			pf1_pci_type0_bar4_enabled                                                      : string  := "enable";
			pf1_pci_type0_bar5_dummy_mask_7_1                                               : integer := 127;
			pf1_pci_type0_bar5_enabled                                                      : string  := "enable";
			pf1_pci_type0_device_id                                                         : integer := 43981;
			pf1_pci_type0_vendor_id                                                         : integer := 5827;
			pf1_pcie_cap_active_state_link_pm_control                                       : string  := "pf1_aspm_dis";
			pf1_pcie_cap_active_state_link_pm_support                                       : string  := "pf1_no_aspm";
			pf1_pcie_cap_aspm_opt_compliance                                                : string  := "true";
			pf1_pcie_cap_aux_power_pm_en                                                    : string  := "false";
			pf1_pcie_cap_clock_power_man                                                    : string  := "pf1_refclk_remove_not_ok";
			pf1_pcie_cap_common_clk_config                                                  : string  := "false";
			pf1_pcie_cap_device_capabilities_reg_addr_byte0                                 : integer := 4212;
			pf1_pcie_cap_device_capabilities_reg_addr_byte1                                 : integer := 4213;
			pf1_pcie_cap_device_control_device_status_addr_byte1                            : integer := 4217;
			pf1_pcie_cap_dll_active                                                         : string  := "false";
			pf1_pcie_cap_dll_active_rep_cap                                                 : string  := "false";
			pf1_pcie_cap_en_clk_power_man                                                   : string  := "pf1_clkreq_dis";
			pf1_pcie_cap_en_no_snoop                                                        : string  := "false";
			pf1_pcie_cap_enter_compliance                                                   : string  := "false";
			pf1_pcie_cap_ep_l0s_accpt_latency                                               : integer := 0;
			pf1_pcie_cap_ep_l1_accpt_latency                                                : integer := 0;
			pf1_pcie_cap_ext_tag_en                                                         : string  := "false";
			pf1_pcie_cap_ext_tag_supp                                                       : string  := "pf1_supported";
			pf1_pcie_cap_extended_synch                                                     : string  := "false";
			pf1_pcie_cap_flr_cap                                                            : string  := "pf1_capable";
			pf1_pcie_cap_hw_auto_speed_disable                                              : string  := "false";
			pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             : string  := "false";
			pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         : string  := "false";
			pf1_pcie_cap_initiate_flr                                                       : string  := "false";
			pf1_pcie_cap_l0s_exit_latency_commclk_dis                                       : integer := 7;
			pf1_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   : integer := 7;
			pf1_pcie_cap_l1_exit_latency_commclk_dis                                        : integer := 7;
			pf1_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    : integer := 7;
			pf1_pcie_cap_link_auto_bw_int_en                                                : string  := "false";
			pf1_pcie_cap_link_auto_bw_status                                                : string  := "false";
			pf1_pcie_cap_link_bw_man_int_en                                                 : string  := "false";
			pf1_pcie_cap_link_bw_man_status                                                 : string  := "false";
			pf1_pcie_cap_link_bw_not_cap                                                    : string  := "false";
			pf1_pcie_cap_link_capabilities_reg_addr_byte0                                   : integer := 4220;
			pf1_pcie_cap_link_capabilities_reg_addr_byte1                                   : integer := 4221;
			pf1_pcie_cap_link_capabilities_reg_addr_byte2                                   : integer := 4222;
			pf1_pcie_cap_link_capabilities_reg_addr_byte3                                   : integer := 4223;
			pf1_pcie_cap_link_control2_link_status2_reg_addr_byte0                          : integer := 4198560;
			pf1_pcie_cap_link_control_link_status_reg_addr_byte0                            : integer := 4198528;
			pf1_pcie_cap_link_control_link_status_reg_addr_byte1                            : integer := 4198529;
			pf1_pcie_cap_link_control_link_status_reg_addr_byte2                            : integer := 4198530;
			pf1_pcie_cap_link_disable                                                       : string  := "false";
			pf1_pcie_cap_link_training                                                      : string  := "false";
			pf1_pcie_cap_max_link_speed                                                     : string  := "pf1_max_8gts";
			pf1_pcie_cap_max_link_width                                                     : string  := "pf1_x16";
			pf1_pcie_cap_max_payload_size                                                   : string  := "pf1_payload_1024";
			pf1_pcie_cap_max_read_req_size                                                  : integer := 0;
			pf1_pcie_cap_nego_link_width                                                    : string  := "false";
			pf1_pcie_cap_next_ptr                                                           : integer := 176;
			pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              : integer := 4209;
			pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              : integer := 4211;
			pf1_pcie_cap_phantom_func_en                                                    : string  := "false";
			pf1_pcie_cap_phantom_func_support                                               : integer := 0;
			pf1_pcie_cap_port_num                                                           : integer := 0;
			pf1_pcie_cap_rcb                                                                : string  := "pf1_rcb_64";
			pf1_pcie_cap_retrain_link                                                       : string  := "false";
			pf1_pcie_cap_role_based_err_report                                              : string  := "false";
			pf1_pcie_cap_sel_deemphasis                                                     : string  := "pf1_minus_6db";
			pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            : integer := 2101372;
			pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            : integer := 2101373;
			pf1_pcie_cap_slot_clk_config                                                    : string  := "false";
			pf1_pcie_cap_surprise_down_err_rep_cap                                          : string  := "false";
			pf1_pcie_cap_target_link_speed                                                  : string  := "pf1_trgt_gen3";
			pf1_pcie_cap_tx_margin                                                          : string  := "false";
			pf1_pcie_int_msg_num                                                            : integer := 0;
			pf1_pcie_slot_imp                                                               : string  := "pf1_not_implemented";
			pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        : integer := 4161;
			pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        : integer := 4162;
			pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        : integer := 4163;
			pf1_pm_cap_con_status_reg_addr_byte0                                            : integer := 4164;
			pf1_pm_next_pointer                                                             : integer := 80;
			pf1_pm_spec_ver                                                                 : integer := 3;
			pf1_pme_clk                                                                     : string  := "false";
			pf1_pme_support                                                                 : integer := 27;
			pf1_power_state                                                                 : integer := 0;
			pf1_program_interface                                                           : integer := 0;
			pf1_reserved_0_addr                                                             : integer := 0;
			pf1_reserved_10_addr                                                            : integer := 0;
			pf1_reserved_11_addr                                                            : integer := 0;
			pf1_reserved_12_addr                                                            : integer := 0;
			pf1_reserved_13_addr                                                            : integer := 0;
			pf1_reserved_14_addr                                                            : integer := 0;
			pf1_reserved_15_addr                                                            : integer := 0;
			pf1_reserved_16_addr                                                            : integer := 0;
			pf1_reserved_17_addr                                                            : integer := 0;
			pf1_reserved_18_addr                                                            : integer := 0;
			pf1_reserved_19_addr                                                            : integer := 0;
			pf1_reserved_1_addr                                                             : integer := 0;
			pf1_reserved_2_addr                                                             : integer := 0;
			pf1_reserved_3_addr                                                             : integer := 0;
			pf1_reserved_4_addr                                                             : integer := 0;
			pf1_reserved_5_addr                                                             : integer := 0;
			pf1_reserved_6_addr                                                             : integer := 0;
			pf1_reserved_7_addr                                                             : integer := 0;
			pf1_reserved_8_addr                                                             : integer := 0;
			pf1_reserved_9_addr                                                             : integer := 0;
			pf1_revision_id                                                                 : integer := 1;
			pf1_rom_bar_enable                                                              : string  := "disable";
			pf1_rom_bar_enabled                                                             : string  := "enable";
			pf1_shadow_link_capabilities_reg_shadow_rsvdp_23                                : string  := "false";
			pf1_shadow_pcie_cap_active_state_link_pm_support                                : integer := 0;
			pf1_shadow_pcie_cap_aspm_opt_compliance                                         : string  := "false";
			pf1_shadow_pcie_cap_clock_power_man                                             : string  := "false";
			pf1_shadow_pcie_cap_dll_active_rep_cap                                          : string  := "false";
			pf1_shadow_pcie_cap_link_bw_not_cap                                             : string  := "false";
			pf1_shadow_pcie_cap_max_link_width                                              : integer := 0;
			pf1_shadow_pcie_cap_surprise_down_err_rep_cap                                   : string  := "false";
			pf1_shadow_sriov_vf_stride_ari_cs2                                              : integer := 2;
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte0                                          : integer := 4460;
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte1                                          : integer := 4461;
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte2                                          : integer := 4462;
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte3                                          : integer := 4463;
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte0                                          : integer := 4464;
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte1                                          : integer := 4465;
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte2                                          : integer := 4466;
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte3                                          : integer := 4467;
			pf1_sn_cap_sn_base_addr_byte2                                                   : integer := 4458;
			pf1_sn_cap_sn_base_addr_byte3                                                   : integer := 4459;
			pf1_sn_cap_version                                                              : integer := 1;
			pf1_sn_next_offset                                                              : integer := 376;
			pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               : integer := 2101700;
			pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               : integer := 2101701;
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        : integer := 2101708;
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        : integer := 2101709;
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        : integer := 2101710;
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        : integer := 2101711;
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     : integer := 2101724;
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     : integer := 2101725;
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     : integer := 2101726;
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     : integer := 2101727;
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     : integer := 2101728;
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     : integer := 2101729;
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     : integer := 2101730;
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     : integer := 2101731;
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     : integer := 2101732;
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     : integer := 2101733;
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     : integer := 2101734;
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     : integer := 2101735;
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     : integer := 2101736;
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     : integer := 2101737;
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     : integer := 2101738;
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     : integer := 2101739;
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     : integer := 2101740;
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     : integer := 2101741;
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     : integer := 2101742;
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     : integer := 2101743;
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     : integer := 2101744;
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     : integer := 2101745;
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     : integer := 2101746;
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     : integer := 2101747;
			pf1_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  : integer := 2101728;
			pf1_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  : integer := 2101736;
			pf1_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  : integer := 2101744;
			pf1_sriov_cap_sriov_base_reg_addr_byte2                                         : integer := 4538;
			pf1_sriov_cap_sriov_base_reg_addr_byte3                                         : integer := 4539;
			pf1_sriov_cap_sriov_initial_vfs_addr_byte0                                      : integer := 4548;
			pf1_sriov_cap_sriov_initial_vfs_addr_byte1                                      : integer := 4549;
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte0                               : integer := 4556;
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte1                               : integer := 4557;
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte2                               : integer := 4558;
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte3                               : integer := 4559;
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte0                                     : integer := 4564;
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte1                                     : integer := 4565;
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte2                                     : integer := 4566;
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte3                                     : integer := 4567;
			pf1_sriov_cap_version                                                           : integer := 1;
			pf1_sriov_cap_vf_bar0_reg_addr_byte0                                            : integer := 4572;
			pf1_sriov_cap_vf_bar1_reg_addr_byte0                                            : integer := 4576;
			pf1_sriov_cap_vf_bar2_reg_addr_byte0                                            : integer := 4580;
			pf1_sriov_cap_vf_bar3_reg_addr_byte0                                            : integer := 4584;
			pf1_sriov_cap_vf_bar4_reg_addr_byte0                                            : integer := 4588;
			pf1_sriov_cap_vf_bar5_reg_addr_byte0                                            : integer := 4592;
			pf1_sriov_cap_vf_device_id_reg_addr_byte2                                       : integer := 4562;
			pf1_sriov_cap_vf_device_id_reg_addr_byte3                                       : integer := 4563;
			pf1_sriov_initial_vfs_ari_cs2                                                   : integer := 64;
			pf1_sriov_initial_vfs_nonari                                                    : integer := 64;
			pf1_sriov_next_offset                                                           : integer := 632;
			pf1_sriov_vf_bar0_prefetch                                                      : string  := "false";
			pf1_sriov_vf_bar0_start                                                         : integer := 0;
			pf1_sriov_vf_bar0_type                                                          : string  := "pf1_sriov_vf_bar0_mem32";
			pf1_sriov_vf_bar1_dummy_mask_7_1                                                : integer := 127;
			pf1_sriov_vf_bar1_enabled                                                       : string  := "enable";
			pf1_sriov_vf_bar1_prefetch                                                      : string  := "false";
			pf1_sriov_vf_bar1_start                                                         : integer := 0;
			pf1_sriov_vf_bar1_type                                                          : string  := "pf1_sriov_vf_bar1_mem32";
			pf1_sriov_vf_bar2_prefetch                                                      : string  := "false";
			pf1_sriov_vf_bar2_start                                                         : integer := 0;
			pf1_sriov_vf_bar2_type                                                          : string  := "pf1_sriov_vf_bar2_mem32";
			pf1_sriov_vf_bar3_dummy_mask_7_1                                                : integer := 127;
			pf1_sriov_vf_bar3_enabled                                                       : string  := "enable";
			pf1_sriov_vf_bar3_prefetch                                                      : string  := "false";
			pf1_sriov_vf_bar3_start                                                         : integer := 0;
			pf1_sriov_vf_bar3_type                                                          : string  := "pf1_sriov_vf_bar3_mem32";
			pf1_sriov_vf_bar4_prefetch                                                      : string  := "false";
			pf1_sriov_vf_bar4_start                                                         : integer := 0;
			pf1_sriov_vf_bar4_type                                                          : string  := "pf1_sriov_vf_bar4_mem32";
			pf1_sriov_vf_bar5_dummy_mask_7_1                                                : integer := 127;
			pf1_sriov_vf_bar5_enabled                                                       : string  := "enable";
			pf1_sriov_vf_bar5_prefetch                                                      : string  := "false";
			pf1_sriov_vf_bar5_start                                                         : integer := 0;
			pf1_sriov_vf_bar5_type                                                          : string  := "pf1_sriov_vf_bar5_mem32";
			pf1_sriov_vf_device_id                                                          : integer := 43981;
			pf1_sriov_vf_offset_ari_cs2                                                     : integer := 2;
			pf1_sriov_vf_offset_position_nonari                                             : integer := 256;
			pf1_sriov_vf_stride_nonari                                                      : integer := 256;
			pf1_subclass_code                                                               : integer := 0;
			pf1_subsys_dev_id                                                               : integer := 0;
			pf1_subsys_vendor_id                                                            : integer := 0;
			pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      : integer := 4602;
			pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      : integer := 4603;
			pf1_tph_cap_tph_req_cap_reg_addr_byte0                                          : integer := 4604;
			pf1_tph_cap_tph_req_cap_reg_addr_byte1                                          : integer := 4605;
			pf1_tph_cap_tph_req_cap_reg_addr_byte2                                          : integer := 4606;
			pf1_tph_cap_tph_req_cap_reg_addr_byte3                                          : integer := 4607;
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               : integer := 2101756;
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               : integer := 2101757;
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               : integer := 2101758;
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               : integer := 2101759;
			pf1_tph_req_cap_int_vec                                                         : string  := "disable";
			pf1_tph_req_cap_int_vec_vfcomm_cs2                                              : string  := "disable";
			pf1_tph_req_cap_reg_rsvdp_11                                                    : integer := 0;
			pf1_tph_req_cap_reg_rsvdp_27                                                    : integer := 0;
			pf1_tph_req_cap_reg_rsvdp_3                                                     : integer := 0;
			pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              : integer := 0;
			pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              : integer := 0;
			pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               : integer := 0;
			pf1_tph_req_cap_st_table_loc_0                                                  : string  := "pf1_in_tph_struct";
			pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       : string  := "pf1_in_tph_struct_vf";
			pf1_tph_req_cap_st_table_loc_1                                                  : string  := "pf1_not_in_msix_table";
			pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       : string  := "pf1_not_in_msix_table_vf";
			pf1_tph_req_cap_st_table_size                                                   : integer := 1;
			pf1_tph_req_cap_st_table_size_vfcomm_cs2                                        : integer := 1;
			pf1_tph_req_cap_ver                                                             : integer := 1;
			pf1_tph_req_device_spec                                                         : string  := "disable";
			pf1_tph_req_device_spec_vfcomm_cs2                                              : string  := "disable";
			pf1_tph_req_extended_tph                                                        : string  := "disable";
			pf1_tph_req_extended_tph_vfcomm_cs2                                             : string  := "disable";
			pf1_tph_req_next_ptr                                                            : integer := 728;
			pf1_tph_req_no_st_mode                                                          : string  := "false";
			pf1_tph_req_no_st_mode_vfcomm_cs2                                               : string  := "false";
			pf1_type0_hdr_bar0_mask_reg_addr_byte0                                          : integer := 2101264;
			pf1_type0_hdr_bar0_mask_reg_addr_byte1                                          : integer := 2101265;
			pf1_type0_hdr_bar0_mask_reg_addr_byte2                                          : integer := 2101266;
			pf1_type0_hdr_bar0_mask_reg_addr_byte3                                          : integer := 2101267;
			pf1_type0_hdr_bar0_reg_addr_byte0                                               : integer := 4112;
			pf1_type0_hdr_bar1_enable_reg_addr_byte0                                        : integer := 2101268;
			pf1_type0_hdr_bar1_mask_reg_addr_byte0                                          : integer := 2101268;
			pf1_type0_hdr_bar1_mask_reg_addr_byte1                                          : integer := 2101269;
			pf1_type0_hdr_bar1_mask_reg_addr_byte2                                          : integer := 2101270;
			pf1_type0_hdr_bar1_mask_reg_addr_byte3                                          : integer := 2101271;
			pf1_type0_hdr_bar1_reg_addr_byte0                                               : integer := 4116;
			pf1_type0_hdr_bar2_mask_reg_addr_byte0                                          : integer := 2101272;
			pf1_type0_hdr_bar2_mask_reg_addr_byte1                                          : integer := 2101273;
			pf1_type0_hdr_bar2_mask_reg_addr_byte2                                          : integer := 2101274;
			pf1_type0_hdr_bar2_mask_reg_addr_byte3                                          : integer := 2101275;
			pf1_type0_hdr_bar2_reg_addr_byte0                                               : integer := 4120;
			pf1_type0_hdr_bar3_enable_reg_addr_byte0                                        : integer := 2101276;
			pf1_type0_hdr_bar3_mask_reg_addr_byte0                                          : integer := 2101276;
			pf1_type0_hdr_bar3_mask_reg_addr_byte1                                          : integer := 2101277;
			pf1_type0_hdr_bar3_mask_reg_addr_byte2                                          : integer := 2101278;
			pf1_type0_hdr_bar3_mask_reg_addr_byte3                                          : integer := 2101279;
			pf1_type0_hdr_bar3_reg_addr_byte0                                               : integer := 4124;
			pf1_type0_hdr_bar4_mask_reg_addr_byte0                                          : integer := 2101280;
			pf1_type0_hdr_bar4_mask_reg_addr_byte1                                          : integer := 2101281;
			pf1_type0_hdr_bar4_mask_reg_addr_byte2                                          : integer := 2101282;
			pf1_type0_hdr_bar4_mask_reg_addr_byte3                                          : integer := 2101283;
			pf1_type0_hdr_bar4_reg_addr_byte0                                               : integer := 4128;
			pf1_type0_hdr_bar5_enable_reg_addr_byte0                                        : integer := 2101284;
			pf1_type0_hdr_bar5_mask_reg_addr_byte0                                          : integer := 2101284;
			pf1_type0_hdr_bar5_mask_reg_addr_byte1                                          : integer := 2101285;
			pf1_type0_hdr_bar5_mask_reg_addr_byte2                                          : integer := 2101286;
			pf1_type0_hdr_bar5_mask_reg_addr_byte3                                          : integer := 2101287;
			pf1_type0_hdr_bar5_reg_addr_byte0                                               : integer := 4132;
			pf1_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           : integer := 4110;
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    : integer := 4136;
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    : integer := 4137;
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    : integer := 4138;
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    : integer := 4139;
			pf1_type0_hdr_class_code_revision_id_addr_byte0                                 : integer := 4104;
			pf1_type0_hdr_class_code_revision_id_addr_byte1                                 : integer := 4105;
			pf1_type0_hdr_class_code_revision_id_addr_byte2                                 : integer := 4106;
			pf1_type0_hdr_class_code_revision_id_addr_byte3                                 : integer := 4107;
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte0                                : integer := 4096;
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte1                                : integer := 4097;
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte2                                : integer := 4098;
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte3                                : integer := 4099;
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   : integer := 2101296;
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   : integer := 2101297;
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   : integer := 2101298;
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   : integer := 2101299;
			pf1_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  : integer := 4144;
			pf1_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 : integer := 4157;
			pf1_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        : integer := 4148;
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   : integer := 4140;
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   : integer := 4141;
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   : integer := 4142;
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   : integer := 4143;
			pf1_vf_bar0_reg_rsvdp_0                                                         : string  := "false";
			pf1_vf_bar1_reg_rsvdp_0                                                         : string  := "false";
			pf1_vf_bar2_reg_rsvdp_0                                                         : string  := "false";
			pf1_vf_bar3_reg_rsvdp_0                                                         : string  := "false";
			pf1_vf_bar4_reg_rsvdp_0                                                         : string  := "false";
			pf1_vf_bar5_reg_rsvdp_0                                                         : string  := "false";
			pipe_ctrl                                                                       : integer := 4205098;
			pld_aib_loopback_en                                                             : string  := "false";
			pld_aux_gate_en                                                                 : string  := "true";
			pld_aux_prog_en                                                                 : string  := "true";
			pld_crs_en                                                                      : string  := "false";
			pld_rx_cpl_bufflimit_bypass                                                     : string  := "false";
			pld_rx_np_bufflimit_bypass                                                      : string  := "false";
			pld_rx_parity_ena                                                               : string  := "enable";
			pld_rx_posted_bufflimit_bypass                                                  : string  := "false";
			pld_tx_fifo_dyn_empty_dis                                                       : string  := "false";
			pld_tx_fifo_empty_threshold_1                                                   : integer := 3;
			pld_tx_fifo_empty_threshold_2                                                   : integer := 12;
			pld_tx_fifo_empty_threshold_3                                                   : integer := 15;
			pld_tx_fifo_full_threshold                                                      : integer := 40;
			pld_tx_parity_ena                                                               : string  := "enable";
			powerdown_mode                                                                  : string  := "powerup";
			rx_lane_flip_en                                                                 : string  := "false";
			sim_mode                                                                        : string  := "enable";
			ssm_aux_prog_en                                                                 : string  := "false";
			sup_mode                                                                        : string  := "user_mode";
			test_in_override                                                                : string  := "false";
			tx_avst_dsk_en                                                                  : string  := "disable";
			tx_lane_flip_en                                                                 : string  := "false";
			user_mode_del_count                                                             : integer := 5;
			valid_ecc_err_rpt_en                                                            : string  := "true";
			virtual_drop_vendor0_msg                                                        : string  := "false";
			virtual_drop_vendor1_msg                                                        : string  := "false";
			virtual_ep_native                                                               : string  := "native";
			virtual_gen2_pma_pll_usage                                                      : string  := "not_applicable";
			virtual_hrdrstctrl_en                                                           : string  := "enable";
			virtual_link_rate                                                               : string  := "gen3";
			virtual_link_width                                                              : string  := "x16";
			virtual_maxpayload_size                                                         : string  := "max_payload_1024";
			virtual_pf0_ats_cap_enable                                                      : string  := "disable";
			virtual_pf0_io_decode                                                           : string  := "io32";
			virtual_pf0_msi_enable                                                          : string  := "enable";
			virtual_pf0_msix_enable                                                         : string  := "disable";
			virtual_pf0_pb_cap_enable                                                       : string  := "disable";
			virtual_pf0_prefetch_decode                                                     : string  := "pref64";
			virtual_pf0_sn_cap_enable                                                       : string  := "disable";
			virtual_pf0_sriov_enable                                                        : string  := "disable";
			virtual_pf0_sriov_num_vf_ari                                                    : integer := 0;
			virtual_pf0_sriov_num_vf_non_ari                                                : integer := 0;
			virtual_pf0_sriov_vf_bar0_enabled                                               : string  := "disable";
			virtual_pf0_sriov_vf_bar1_enabled                                               : string  := "disable";
			virtual_pf0_sriov_vf_bar2_enabled                                               : string  := "disable";
			virtual_pf0_sriov_vf_bar3_enabled                                               : string  := "disable";
			virtual_pf0_sriov_vf_bar4_enabled                                               : string  := "disable";
			virtual_pf0_sriov_vf_bar5_enabled                                               : string  := "disable";
			virtual_pf0_tph_cap_enable                                                      : string  := "disable";
			virtual_pf0_user_vsec_cap_enable                                                : string  := "disable";
			virtual_pf1_ats_cap_enable                                                      : string  := "disable";
			virtual_pf1_enable                                                              : string  := "disable";
			virtual_pf1_msi_enable                                                          : string  := "disable";
			virtual_pf1_msix_enable                                                         : string  := "disable";
			virtual_pf1_pb_cap_enable                                                       : string  := "disable";
			virtual_pf1_sn_cap_enable                                                       : string  := "disable";
			virtual_pf1_sriov_enable                                                        : string  := "disable";
			virtual_pf1_sriov_num_vf_ari                                                    : integer := 0;
			virtual_pf1_sriov_num_vf_non_ari                                                : integer := 0;
			virtual_pf1_sriov_vf_bar0_enabled                                               : string  := "disable";
			virtual_pf1_sriov_vf_bar1_enabled                                               : string  := "disable";
			virtual_pf1_sriov_vf_bar2_enabled                                               : string  := "disable";
			virtual_pf1_sriov_vf_bar3_enabled                                               : string  := "disable";
			virtual_pf1_sriov_vf_bar4_enabled                                               : string  := "disable";
			virtual_pf1_sriov_vf_bar5_enabled                                               : string  := "disable";
			virtual_pf1_tph_cap_enable                                                      : string  := "disable";
			virtual_pf1_user_vsec_cap_enable                                                : string  := "disable";
			virtual_phase23_txpreset                                                        : string  := "preset7";
			virtual_rp_ep_mode                                                              : string  := "ep";
			virtual_txeq_mode                                                               : string  := "eq_disable";
			virtual_uc_calibration_en                                                       : string  := "enable";
			vsec_legacy_interr_mask_en                                                      : string  := "false";
			vsec_next_offset                                                                : integer := 0;
			silicon_rev                                                                     : string  := "14nm5bcr2ea";
			cdts_intf_sel                                                                   : string  := "true";
			cfg_dbi_pf1_table_size                                                          : integer := 171;
			cfg_dbi_pf2_start_addr                                                          : integer := 512;
			cfg_dbi_pf2_table_size                                                          : integer := 171;
			cfg_dbi_pf3_start_addr                                                          : integer := 832;
			cfg_dbi_pf3_table_size                                                          : integer := 171;
			hrc_mcgb_rst_mask                                                               : string  := "false";
			hrc_pwrup_seq_mask                                                              : string  := "false";
			hrc_rst_asrt_seq_en                                                             : string  := "true";
			hrc_rx_seq_en                                                                   : string  := "true";
			hrc_rx_seq_sel                                                                  : string  := "ns_640";
			hrc_spd_change_value                                                            : string  := "small_delay";
			hrc_tx_seq_en                                                                   : string  := "true";
			pf0_pcie_cap_device_capabilities_reg_addr_byte3                                 : integer := 119;
			pf1_pcie_cap_device_capabilities_reg_addr_byte3                                 : integer := 4215;
			pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      : integer := 8450;
			pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      : integer := 8451;
			pf2_aer_cap_version                                                             : integer := 2;
			pf2_aer_next_offset                                                             : integer := 328;
			pf2_ari_cap_ari_base_addr_byte2                                                 : integer := 8570;
			pf2_ari_cap_ari_base_addr_byte3                                                 : integer := 8571;
			pf2_ari_cap_version                                                             : integer := 1;
			pf2_ari_next_offset                                                             : integer := 408;
			pf2_ats_cap_ats_cap_hdr_reg_addr_byte2                                          : integer := 8838;
			pf2_ats_cap_ats_cap_hdr_reg_addr_byte3                                          : integer := 8839;
			pf2_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                : integer := 8840;
			pf2_ats_cap_version                                                             : integer := 1;
			pf2_ats_capabilities_ctrl_reg_rsvdp_7                                           : string  := "false";
			pf2_ats_next_offset                                                             : integer := 0;
			pf2_aux_curr                                                                    : integer := 7;
			pf2_bar0_mem_io                                                                 : string  := "pf2_bar0_mem";
			pf2_bar0_prefetch                                                               : string  := "false";
			pf2_bar0_start                                                                  : integer := 0;
			pf2_bar0_type                                                                   : string  := "pf2_bar0_mem32";
			pf2_bar1_mem_io                                                                 : string  := "pf2_bar1_mem";
			pf2_bar1_prefetch                                                               : string  := "false";
			pf2_bar1_start                                                                  : integer := 0;
			pf2_bar1_type                                                                   : string  := "pf2_bar1_mem32";
			pf2_bar2_mem_io                                                                 : string  := "pf2_bar2_mem";
			pf2_bar2_prefetch                                                               : string  := "false";
			pf2_bar2_start                                                                  : integer := 0;
			pf2_bar2_type                                                                   : string  := "pf2_bar2_mem32";
			pf2_bar3_mem_io                                                                 : string  := "pf2_bar3_mem";
			pf2_bar3_prefetch                                                               : string  := "false";
			pf2_bar3_start                                                                  : integer := 0;
			pf2_bar3_type                                                                   : string  := "pf2_bar3_mem32";
			pf2_bar4_mem_io                                                                 : string  := "pf2_bar4_mem";
			pf2_bar4_prefetch                                                               : string  := "false";
			pf2_bar4_start                                                                  : integer := 0;
			pf2_bar4_type                                                                   : string  := "pf2_bar4_mem32";
			pf2_bar5_mem_io                                                                 : string  := "pf2_bar5_mem";
			pf2_bar5_prefetch                                                               : string  := "false";
			pf2_bar5_start                                                                  : integer := 0;
			pf2_bar5_type                                                                   : string  := "pf2_bar5_mem32";
			pf2_base_class_code                                                             : integer := 0;
			pf2_cap_id_nxt_ptr_reg_rsvdp_20                                                 : string  := "false";
			pf2_cap_pointer                                                                 : integer := 64;
			pf2_con_status_reg_rsvdp_2                                                      : string  := "false";
			pf2_con_status_reg_rsvdp_4                                                      : integer := 0;
			pf2_d1_support                                                                  : string  := "pf2_d1_not_supported";
			pf2_d2_support                                                                  : string  := "pf2_d2_not_supported";
			pf2_dbi_reserved_0                                                              : integer := 0;
			pf2_dbi_reserved_1                                                              : integer := 0;
			pf2_dbi_reserved_10                                                             : integer := 0;
			pf2_dbi_reserved_11                                                             : integer := 0;
			pf2_dbi_reserved_12                                                             : integer := 0;
			pf2_dbi_reserved_13                                                             : integer := 0;
			pf2_dbi_reserved_14                                                             : integer := 0;
			pf2_dbi_reserved_15                                                             : integer := 0;
			pf2_dbi_reserved_16                                                             : integer := 0;
			pf2_dbi_reserved_17                                                             : integer := 0;
			pf2_dbi_reserved_18                                                             : integer := 0;
			pf2_dbi_reserved_19                                                             : integer := 0;
			pf2_dbi_reserved_2                                                              : integer := 0;
			pf2_dbi_reserved_3                                                              : integer := 0;
			pf2_dbi_reserved_4                                                              : integer := 0;
			pf2_dbi_reserved_5                                                              : integer := 0;
			pf2_dbi_reserved_6                                                              : integer := 0;
			pf2_dbi_reserved_7                                                              : integer := 0;
			pf2_dbi_reserved_8                                                              : integer := 0;
			pf2_dbi_reserved_9                                                              : integer := 0;
			pf2_device_capabilities_reg_rsvdp_12                                            : integer := 0;
			pf2_device_capabilities_reg_rsvdp_16                                            : integer := 0;
			pf2_device_capabilities_reg_rsvdp_29                                            : integer := 0;
			pf2_dsi                                                                         : string  := "pf2_not_required";
			pf2_exp_rom_bar_mask_reg_rsvdp_1                                                : integer := 0;
			pf2_exp_rom_base_addr_reg_rsvdp_1                                               : integer := 0;
			pf2_forward_user_vsec                                                           : string  := "false";
			pf2_global_inval_spprtd                                                         : string  := "false";
			pf2_header_type                                                                 : integer := 0;
			pf2_int_pin                                                                     : string  := "pf2_inta";
			pf2_invalidate_q_depth                                                          : integer := 0;
			pf2_link_capabilities_reg_rsvdp_23                                              : string  := "false";
			pf2_link_control_link_status_reg_rsvdp_12                                       : integer := 0;
			pf2_link_control_link_status_reg_rsvdp_2                                        : string  := "false";
			pf2_link_control_link_status_reg_rsvdp_25                                       : integer := 0;
			pf2_link_control_link_status_reg_rsvdp_9                                        : string  := "false";
			pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             : integer := 8273;
			pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             : integer := 8274;
			pf2_msix_cap_msix_pba_offset_reg_addr_byte0                                     : integer := 8376;
			pf2_msix_cap_msix_pba_offset_reg_addr_byte1                                     : integer := 8377;
			pf2_msix_cap_msix_pba_offset_reg_addr_byte2                                     : integer := 8378;
			pf2_msix_cap_msix_pba_offset_reg_addr_byte3                                     : integer := 8379;
			pf2_msix_cap_msix_table_offset_reg_addr_byte0                                   : integer := 8372;
			pf2_msix_cap_msix_table_offset_reg_addr_byte1                                   : integer := 8373;
			pf2_msix_cap_msix_table_offset_reg_addr_byte2                                   : integer := 8374;
			pf2_msix_cap_msix_table_offset_reg_addr_byte3                                   : integer := 8375;
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           : integer := 8369;
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           : integer := 8370;
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           : integer := 8371;
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                : integer := 2105522;
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                : integer := 2105523;
			pf2_multi_func                                                                  : string  := "true";
			pf2_no_soft_rst                                                                 : string  := "pf2_internally_reset";
			pf2_page_aligned_req                                                            : string  := "true";
			pf2_pci_msi_64_bit_addr_cap                                                     : string  := "true";
			pf2_pci_msi_cap_next_offset                                                     : integer := 112;
			pf2_pci_msi_enable                                                              : string  := "false";
			pf2_pci_msi_multiple_msg_cap                                                    : string  := "pf2_msi_vec_32";
			pf2_pci_msi_multiple_msg_en                                                     : integer := 0;
			pf2_pci_msix_bir                                                                : integer := 0;
			pf2_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      : integer := 0;
			pf2_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                : integer := 0;
			pf2_pci_msix_cap_next_offset                                                    : integer := 0;
			pf2_pci_msix_enable                                                             : string  := "false";
			pf2_pci_msix_enable_vfcomm_cs2                                                  : string  := "false";
			pf2_pci_msix_function_mask                                                      : string  := "false";
			pf2_pci_msix_function_mask_vfcomm_cs2                                           : string  := "false";
			pf2_pci_msix_pba                                                                : integer := 0;
			pf2_pci_msix_pba_offset                                                         : integer := 0;
			pf2_pci_msix_table_offset                                                       : integer := 0;
			pf2_pci_msix_table_size                                                         : integer := 255;
			pf2_pci_msix_table_size_vfcomm_cs2                                              : integer := 0;
			pf2_pci_type0_bar0_enabled                                                      : string  := "enable";
			pf2_pci_type0_bar1_dummy_mask_7_1                                               : integer := 127;
			pf2_pci_type0_bar1_enabled                                                      : string  := "enable";
			pf2_pci_type0_bar2_enabled                                                      : string  := "enable";
			pf2_pci_type0_bar3_dummy_mask_7_1                                               : integer := 127;
			pf2_pci_type0_bar3_enabled                                                      : string  := "enable";
			pf2_pci_type0_bar4_enabled                                                      : string  := "enable";
			pf2_pci_type0_bar5_dummy_mask_7_1                                               : integer := 127;
			pf2_pci_type0_bar5_enabled                                                      : string  := "enable";
			pf2_pci_type0_device_id                                                         : integer := 43981;
			pf2_pci_type0_vendor_id                                                         : integer := 5827;
			pf2_pcie_cap_active_state_link_pm_control                                       : string  := "pf2_aspm_dis";
			pf2_pcie_cap_active_state_link_pm_support                                       : string  := "pf2_no_aspm";
			pf2_pcie_cap_aspm_opt_compliance                                                : string  := "true";
			pf2_pcie_cap_aux_power_pm_en                                                    : string  := "false";
			pf2_pcie_cap_clock_power_man                                                    : string  := "pf2_refclk_remove_not_ok";
			pf2_pcie_cap_common_clk_config                                                  : string  := "false";
			pf2_pcie_cap_device_capabilities_reg_addr_byte0                                 : integer := 8308;
			pf2_pcie_cap_device_capabilities_reg_addr_byte1                                 : integer := 8309;
			pf2_pcie_cap_device_capabilities_reg_addr_byte3                                 : integer := 8311;
			pf2_pcie_cap_device_control_device_status_addr_byte1                            : integer := 8313;
			pf2_pcie_cap_dll_active                                                         : string  := "false";
			pf2_pcie_cap_dll_active_rep_cap                                                 : string  := "false";
			pf2_pcie_cap_en_clk_power_man                                                   : string  := "pf2_clkreq_dis";
			pf2_pcie_cap_en_no_snoop                                                        : string  := "false";
			pf2_pcie_cap_enter_compliance                                                   : string  := "false";
			pf2_pcie_cap_ep_l0s_accpt_latency                                               : integer := 0;
			pf2_pcie_cap_ep_l1_accpt_latency                                                : integer := 0;
			pf2_pcie_cap_ext_tag_en                                                         : string  := "false";
			pf2_pcie_cap_ext_tag_supp                                                       : string  := "pf2_supported";
			pf2_pcie_cap_extended_synch                                                     : string  := "false";
			pf2_pcie_cap_flr_cap                                                            : string  := "pf2_capable";
			pf2_pcie_cap_hw_auto_speed_disable                                              : string  := "false";
			pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             : string  := "false";
			pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         : string  := "false";
			pf2_pcie_cap_initiate_flr                                                       : string  := "false";
			pf2_pcie_cap_l0s_exit_latency_commclk_dis                                       : integer := 7;
			pf2_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   : integer := 7;
			pf2_pcie_cap_l1_exit_latency_commclk_dis                                        : integer := 7;
			pf2_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    : integer := 7;
			pf2_pcie_cap_link_auto_bw_int_en                                                : string  := "false";
			pf2_pcie_cap_link_auto_bw_status                                                : string  := "false";
			pf2_pcie_cap_link_bw_man_int_en                                                 : string  := "false";
			pf2_pcie_cap_link_bw_man_status                                                 : string  := "false";
			pf2_pcie_cap_link_bw_not_cap                                                    : string  := "false";
			pf2_pcie_cap_link_capabilities_reg_addr_byte0                                   : integer := 8316;
			pf2_pcie_cap_link_capabilities_reg_addr_byte1                                   : integer := 8317;
			pf2_pcie_cap_link_capabilities_reg_addr_byte2                                   : integer := 8318;
			pf2_pcie_cap_link_capabilities_reg_addr_byte3                                   : integer := 8319;
			pf2_pcie_cap_link_control2_link_status2_reg_addr_byte0                          : integer := 4202656;
			pf2_pcie_cap_link_control_link_status_reg_addr_byte0                            : integer := 4202624;
			pf2_pcie_cap_link_control_link_status_reg_addr_byte1                            : integer := 4202625;
			pf2_pcie_cap_link_control_link_status_reg_addr_byte2                            : integer := 4202626;
			pf2_pcie_cap_link_disable                                                       : string  := "false";
			pf2_pcie_cap_link_training                                                      : string  := "false";
			pf2_pcie_cap_max_link_speed                                                     : string  := "pf2_max_8gts";
			pf2_pcie_cap_max_link_width                                                     : string  := "pf2_x16";
			pf2_pcie_cap_max_payload_size                                                   : string  := "pf2_payload_1024";
			pf2_pcie_cap_max_read_req_size                                                  : integer := 0;
			pf2_pcie_cap_nego_link_width                                                    : string  := "false";
			pf2_pcie_cap_next_ptr                                                           : integer := 176;
			pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              : integer := 8305;
			pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              : integer := 8307;
			pf2_pcie_cap_phantom_func_en                                                    : string  := "false";
			pf2_pcie_cap_phantom_func_support                                               : integer := 0;
			pf2_pcie_cap_port_num                                                           : integer := 0;
			pf2_pcie_cap_rcb                                                                : string  := "pf2_rcb_64";
			pf2_pcie_cap_retrain_link                                                       : string  := "false";
			pf2_pcie_cap_role_based_err_report                                              : string  := "false";
			pf2_pcie_cap_sel_deemphasis                                                     : string  := "pf2_minus_6db";
			pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            : integer := 2105468;
			pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            : integer := 2105469;
			pf2_pcie_cap_slot_clk_config                                                    : string  := "false";
			pf2_pcie_cap_surprise_down_err_rep_cap                                          : string  := "false";
			pf2_pcie_cap_target_link_speed                                                  : string  := "pf2_trgt_gen3";
			pf2_pcie_cap_tx_margin                                                          : string  := "false";
			pf2_pcie_int_msg_num                                                            : integer := 0;
			pf2_pcie_slot_imp                                                               : string  := "pf2_not_implemented";
			pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        : integer := 8257;
			pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        : integer := 8258;
			pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        : integer := 8259;
			pf2_pm_cap_con_status_reg_addr_byte0                                            : integer := 8260;
			pf2_pm_next_pointer                                                             : integer := 80;
			pf2_pm_spec_ver                                                                 : integer := 3;
			pf2_pme_clk                                                                     : string  := "false";
			pf2_pme_support                                                                 : integer := 27;
			pf2_power_state                                                                 : integer := 0;
			pf2_program_interface                                                           : integer := 0;
			pf2_reserved_0_addr                                                             : integer := 0;
			pf2_reserved_10_addr                                                            : integer := 0;
			pf2_reserved_11_addr                                                            : integer := 0;
			pf2_reserved_12_addr                                                            : integer := 0;
			pf2_reserved_13_addr                                                            : integer := 0;
			pf2_reserved_14_addr                                                            : integer := 0;
			pf2_reserved_15_addr                                                            : integer := 0;
			pf2_reserved_16_addr                                                            : integer := 0;
			pf2_reserved_17_addr                                                            : integer := 0;
			pf2_reserved_18_addr                                                            : integer := 0;
			pf2_reserved_19_addr                                                            : integer := 0;
			pf2_reserved_1_addr                                                             : integer := 0;
			pf2_reserved_2_addr                                                             : integer := 0;
			pf2_reserved_3_addr                                                             : integer := 0;
			pf2_reserved_4_addr                                                             : integer := 0;
			pf2_reserved_5_addr                                                             : integer := 0;
			pf2_reserved_6_addr                                                             : integer := 0;
			pf2_reserved_7_addr                                                             : integer := 0;
			pf2_reserved_8_addr                                                             : integer := 0;
			pf2_reserved_9_addr                                                             : integer := 0;
			pf2_revision_id                                                                 : integer := 1;
			pf2_rom_bar_enable                                                              : string  := "disable";
			pf2_rom_bar_enabled                                                             : string  := "enable";
			pf2_shadow_link_capabilities_reg_shadow_rsvdp_23                                : string  := "false";
			pf2_shadow_pcie_cap_active_state_link_pm_support                                : integer := 0;
			pf2_shadow_pcie_cap_aspm_opt_compliance                                         : string  := "false";
			pf2_shadow_pcie_cap_clock_power_man                                             : string  := "false";
			pf2_shadow_pcie_cap_dll_active_rep_cap                                          : string  := "false";
			pf2_shadow_pcie_cap_link_bw_not_cap                                             : string  := "false";
			pf2_shadow_pcie_cap_max_link_width                                              : integer := 0;
			pf2_shadow_pcie_cap_surprise_down_err_rep_cap                                   : string  := "false";
			pf2_shadow_sriov_vf_stride_ari_cs2                                              : integer := 2;
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte0                                          : integer := 8556;
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte1                                          : integer := 8557;
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte2                                          : integer := 8558;
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte3                                          : integer := 8559;
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte0                                          : integer := 8560;
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte1                                          : integer := 8561;
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte2                                          : integer := 8562;
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte3                                          : integer := 8563;
			pf2_sn_cap_sn_base_addr_byte2                                                   : integer := 8554;
			pf2_sn_cap_sn_base_addr_byte3                                                   : integer := 8555;
			pf2_sn_cap_version                                                              : integer := 1;
			pf2_sn_next_offset                                                              : integer := 376;
			pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               : integer := 2105796;
			pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               : integer := 2105797;
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        : integer := 2105804;
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        : integer := 2105805;
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        : integer := 2105806;
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        : integer := 2105807;
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     : integer := 2105820;
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     : integer := 2105821;
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     : integer := 2105822;
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     : integer := 2105823;
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     : integer := 2105824;
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     : integer := 2105825;
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     : integer := 2105826;
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     : integer := 2105827;
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     : integer := 2105828;
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     : integer := 2105829;
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     : integer := 2105830;
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     : integer := 2105831;
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     : integer := 2105832;
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     : integer := 2105833;
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     : integer := 2105834;
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     : integer := 2105835;
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     : integer := 2105836;
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     : integer := 2105837;
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     : integer := 2105838;
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     : integer := 2105839;
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     : integer := 2105840;
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     : integer := 2105841;
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     : integer := 2105842;
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     : integer := 2105843;
			pf2_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  : integer := 2105824;
			pf2_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  : integer := 2105832;
			pf2_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  : integer := 2105840;
			pf2_sriov_cap_sriov_base_reg_addr_byte2                                         : integer := 8634;
			pf2_sriov_cap_sriov_base_reg_addr_byte3                                         : integer := 8635;
			pf2_sriov_cap_sriov_initial_vfs_addr_byte0                                      : integer := 8644;
			pf2_sriov_cap_sriov_initial_vfs_addr_byte1                                      : integer := 8645;
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte0                               : integer := 8652;
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte1                               : integer := 8653;
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte2                               : integer := 8654;
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte3                               : integer := 8655;
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte0                                     : integer := 8660;
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte1                                     : integer := 8661;
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte2                                     : integer := 8662;
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte3                                     : integer := 8663;
			pf2_sriov_cap_version                                                           : integer := 1;
			pf2_sriov_cap_vf_bar0_reg_addr_byte0                                            : integer := 8668;
			pf2_sriov_cap_vf_bar1_reg_addr_byte0                                            : integer := 8672;
			pf2_sriov_cap_vf_bar2_reg_addr_byte0                                            : integer := 8676;
			pf2_sriov_cap_vf_bar3_reg_addr_byte0                                            : integer := 8680;
			pf2_sriov_cap_vf_bar4_reg_addr_byte0                                            : integer := 8684;
			pf2_sriov_cap_vf_bar5_reg_addr_byte0                                            : integer := 8688;
			pf2_sriov_cap_vf_device_id_reg_addr_byte2                                       : integer := 8658;
			pf2_sriov_cap_vf_device_id_reg_addr_byte3                                       : integer := 8659;
			pf2_sriov_initial_vfs_ari_cs2                                                   : integer := 64;
			pf2_sriov_initial_vfs_nonari                                                    : integer := 64;
			pf2_sriov_next_offset                                                           : integer := 632;
			pf2_sriov_vf_bar0_prefetch                                                      : string  := "false";
			pf2_sriov_vf_bar0_start                                                         : integer := 0;
			pf2_sriov_vf_bar0_type                                                          : string  := "pf2_sriov_vf_bar0_mem32";
			pf2_sriov_vf_bar1_dummy_mask_7_1                                                : integer := 127;
			pf2_sriov_vf_bar1_enabled                                                       : string  := "enable";
			pf2_sriov_vf_bar1_prefetch                                                      : string  := "false";
			pf2_sriov_vf_bar1_start                                                         : integer := 0;
			pf2_sriov_vf_bar1_type                                                          : string  := "pf2_sriov_vf_bar1_mem32";
			pf2_sriov_vf_bar2_prefetch                                                      : string  := "false";
			pf2_sriov_vf_bar2_start                                                         : integer := 0;
			pf2_sriov_vf_bar2_type                                                          : string  := "pf2_sriov_vf_bar2_mem32";
			pf2_sriov_vf_bar3_dummy_mask_7_1                                                : integer := 127;
			pf2_sriov_vf_bar3_enabled                                                       : string  := "enable";
			pf2_sriov_vf_bar3_prefetch                                                      : string  := "false";
			pf2_sriov_vf_bar3_start                                                         : integer := 0;
			pf2_sriov_vf_bar3_type                                                          : string  := "pf2_sriov_vf_bar3_mem32";
			pf2_sriov_vf_bar4_prefetch                                                      : string  := "false";
			pf2_sriov_vf_bar4_start                                                         : integer := 0;
			pf2_sriov_vf_bar4_type                                                          : string  := "pf2_sriov_vf_bar4_mem32";
			pf2_sriov_vf_bar5_dummy_mask_7_1                                                : integer := 127;
			pf2_sriov_vf_bar5_enabled                                                       : string  := "enable";
			pf2_sriov_vf_bar5_prefetch                                                      : string  := "false";
			pf2_sriov_vf_bar5_start                                                         : integer := 0;
			pf2_sriov_vf_bar5_type                                                          : string  := "pf2_sriov_vf_bar5_mem32";
			pf2_sriov_vf_device_id                                                          : integer := 43981;
			pf2_sriov_vf_offset_ari_cs2                                                     : integer := 2;
			pf2_sriov_vf_offset_position_nonari                                             : integer := 256;
			pf2_sriov_vf_stride_nonari                                                      : integer := 256;
			pf2_subclass_code                                                               : integer := 0;
			pf2_subsys_dev_id                                                               : integer := 0;
			pf2_subsys_vendor_id                                                            : integer := 0;
			pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      : integer := 8698;
			pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      : integer := 8699;
			pf2_tph_cap_tph_req_cap_reg_addr_byte0                                          : integer := 8700;
			pf2_tph_cap_tph_req_cap_reg_addr_byte1                                          : integer := 8701;
			pf2_tph_cap_tph_req_cap_reg_addr_byte2                                          : integer := 8702;
			pf2_tph_cap_tph_req_cap_reg_addr_byte3                                          : integer := 8703;
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               : integer := 2105852;
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               : integer := 2105853;
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               : integer := 2105854;
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               : integer := 2105855;
			pf2_tph_req_cap_int_vec                                                         : string  := "disable";
			pf2_tph_req_cap_int_vec_vfcomm_cs2                                              : string  := "disable";
			pf2_tph_req_cap_reg_rsvdp_11                                                    : integer := 0;
			pf2_tph_req_cap_reg_rsvdp_27                                                    : integer := 0;
			pf2_tph_req_cap_reg_rsvdp_3                                                     : integer := 0;
			pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              : integer := 0;
			pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              : integer := 0;
			pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               : integer := 0;
			pf2_tph_req_cap_st_table_loc_0                                                  : string  := "pf2_in_tph_struct";
			pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       : string  := "pf2_in_tph_struct_vf";
			pf2_tph_req_cap_st_table_loc_1                                                  : string  := "pf2_not_in_msix_table";
			pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       : string  := "pf2_not_in_msix_table_vf";
			pf2_tph_req_cap_st_table_size                                                   : integer := 1;
			pf2_tph_req_cap_st_table_size_vfcomm_cs2                                        : integer := 1;
			pf2_tph_req_cap_ver                                                             : integer := 1;
			pf2_tph_req_device_spec                                                         : string  := "disable";
			pf2_tph_req_device_spec_vfcomm_cs2                                              : string  := "disable";
			pf2_tph_req_extended_tph                                                        : string  := "disable";
			pf2_tph_req_extended_tph_vfcomm_cs2                                             : string  := "disable";
			pf2_tph_req_next_ptr                                                            : integer := 728;
			pf2_tph_req_no_st_mode                                                          : string  := "false";
			pf2_tph_req_no_st_mode_vfcomm_cs2                                               : string  := "false";
			pf2_type0_hdr_bar0_mask_reg_addr_byte0                                          : integer := 2105360;
			pf2_type0_hdr_bar0_mask_reg_addr_byte1                                          : integer := 2105361;
			pf2_type0_hdr_bar0_mask_reg_addr_byte2                                          : integer := 2105362;
			pf2_type0_hdr_bar0_mask_reg_addr_byte3                                          : integer := 2105363;
			pf2_type0_hdr_bar0_reg_addr_byte0                                               : integer := 8208;
			pf2_type0_hdr_bar1_enable_reg_addr_byte0                                        : integer := 2105364;
			pf2_type0_hdr_bar1_mask_reg_addr_byte0                                          : integer := 2101268;
			pf2_type0_hdr_bar1_mask_reg_addr_byte1                                          : integer := 2105365;
			pf2_type0_hdr_bar1_mask_reg_addr_byte2                                          : integer := 2105366;
			pf2_type0_hdr_bar1_mask_reg_addr_byte3                                          : integer := 2105367;
			pf2_type0_hdr_bar1_reg_addr_byte0                                               : integer := 8212;
			pf2_type0_hdr_bar2_mask_reg_addr_byte0                                          : integer := 2105368;
			pf2_type0_hdr_bar2_mask_reg_addr_byte1                                          : integer := 2105369;
			pf2_type0_hdr_bar2_mask_reg_addr_byte2                                          : integer := 2105370;
			pf2_type0_hdr_bar2_mask_reg_addr_byte3                                          : integer := 2105371;
			pf2_type0_hdr_bar2_reg_addr_byte0                                               : integer := 8216;
			pf2_type0_hdr_bar3_enable_reg_addr_byte0                                        : integer := 2105372;
			pf2_type0_hdr_bar3_mask_reg_addr_byte0                                          : integer := 2101276;
			pf2_type0_hdr_bar3_mask_reg_addr_byte1                                          : integer := 2105373;
			pf2_type0_hdr_bar3_mask_reg_addr_byte2                                          : integer := 2105374;
			pf2_type0_hdr_bar3_mask_reg_addr_byte3                                          : integer := 2105375;
			pf2_type0_hdr_bar3_reg_addr_byte0                                               : integer := 8220;
			pf2_type0_hdr_bar4_mask_reg_addr_byte0                                          : integer := 2101280;
			pf2_type0_hdr_bar4_mask_reg_addr_byte1                                          : integer := 2105377;
			pf2_type0_hdr_bar4_mask_reg_addr_byte2                                          : integer := 2105378;
			pf2_type0_hdr_bar4_mask_reg_addr_byte3                                          : integer := 2105379;
			pf2_type0_hdr_bar4_reg_addr_byte0                                               : integer := 8224;
			pf2_type0_hdr_bar5_enable_reg_addr_byte0                                        : integer := 2105380;
			pf2_type0_hdr_bar5_mask_reg_addr_byte0                                          : integer := 2105380;
			pf2_type0_hdr_bar5_mask_reg_addr_byte1                                          : integer := 2105381;
			pf2_type0_hdr_bar5_mask_reg_addr_byte2                                          : integer := 2105382;
			pf2_type0_hdr_bar5_mask_reg_addr_byte3                                          : integer := 2105383;
			pf2_type0_hdr_bar5_reg_addr_byte0                                               : integer := 8228;
			pf2_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           : integer := 8206;
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    : integer := 8232;
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    : integer := 8233;
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    : integer := 8234;
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    : integer := 8235;
			pf2_type0_hdr_class_code_revision_id_addr_byte0                                 : integer := 4104;
			pf2_type0_hdr_class_code_revision_id_addr_byte1                                 : integer := 8201;
			pf2_type0_hdr_class_code_revision_id_addr_byte2                                 : integer := 8202;
			pf2_type0_hdr_class_code_revision_id_addr_byte3                                 : integer := 8203;
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte0                                : integer := 8192;
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte1                                : integer := 8193;
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte2                                : integer := 8194;
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte3                                : integer := 8195;
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   : integer := 2105392;
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   : integer := 2105393;
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   : integer := 2105394;
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   : integer := 2105395;
			pf2_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  : integer := 8240;
			pf2_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 : integer := 8253;
			pf2_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        : integer := 8244;
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   : integer := 8236;
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   : integer := 8237;
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   : integer := 8238;
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   : integer := 8239;
			pf2_vf_bar0_reg_rsvdp_0                                                         : string  := "false";
			pf2_vf_bar1_reg_rsvdp_0                                                         : string  := "false";
			pf2_vf_bar2_reg_rsvdp_0                                                         : string  := "false";
			pf2_vf_bar3_reg_rsvdp_0                                                         : string  := "false";
			pf2_vf_bar4_reg_rsvdp_0                                                         : string  := "false";
			pf2_vf_bar5_reg_rsvdp_0                                                         : string  := "false";
			pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      : integer := 12546;
			pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      : integer := 12547;
			pf3_aer_cap_version                                                             : integer := 2;
			pf3_aer_next_offset                                                             : integer := 328;
			pf3_ari_cap_ari_base_addr_byte2                                                 : integer := 12666;
			pf3_ari_cap_ari_base_addr_byte3                                                 : integer := 12667;
			pf3_ari_cap_version                                                             : integer := 1;
			pf3_ari_next_offset                                                             : integer := 408;
			pf3_ats_cap_ats_cap_hdr_reg_addr_byte2                                          : integer := 12934;
			pf3_ats_cap_ats_cap_hdr_reg_addr_byte3                                          : integer := 12935;
			pf3_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                : integer := 12936;
			pf3_ats_cap_version                                                             : integer := 1;
			pf3_ats_capabilities_ctrl_reg_rsvdp_7                                           : string  := "false";
			pf3_ats_next_offset                                                             : integer := 0;
			pf3_aux_curr                                                                    : integer := 7;
			pf3_bar0_mem_io                                                                 : string  := "pf3_bar0_mem";
			pf3_bar0_prefetch                                                               : string  := "false";
			pf3_bar0_start                                                                  : integer := 0;
			pf3_bar0_type                                                                   : string  := "pf3_bar0_mem32";
			pf3_bar1_mem_io                                                                 : string  := "pf3_bar1_mem";
			pf3_bar1_prefetch                                                               : string  := "false";
			pf3_bar1_start                                                                  : integer := 0;
			pf3_bar1_type                                                                   : string  := "pf3_bar1_mem32";
			pf3_bar2_mem_io                                                                 : string  := "pf3_bar2_mem";
			pf3_bar2_prefetch                                                               : string  := "false";
			pf3_bar2_start                                                                  : integer := 0;
			pf3_bar2_type                                                                   : string  := "pf3_bar2_mem32";
			pf3_bar3_mem_io                                                                 : string  := "pf3_bar3_mem";
			pf3_bar3_prefetch                                                               : string  := "false";
			pf3_bar3_start                                                                  : integer := 0;
			pf3_bar3_type                                                                   : string  := "pf3_bar3_mem32";
			pf3_bar4_mem_io                                                                 : string  := "pf3_bar4_mem";
			pf3_bar4_prefetch                                                               : string  := "false";
			pf3_bar4_start                                                                  : integer := 0;
			pf3_bar4_type                                                                   : string  := "pf3_bar4_mem32";
			pf3_bar5_mem_io                                                                 : string  := "pf3_bar5_mem";
			pf3_bar5_prefetch                                                               : string  := "false";
			pf3_bar5_start                                                                  : integer := 0;
			pf3_bar5_type                                                                   : string  := "pf3_bar5_mem32";
			pf3_base_class_code                                                             : integer := 0;
			pf3_cap_id_nxt_ptr_reg_rsvdp_20                                                 : string  := "false";
			pf3_cap_pointer                                                                 : integer := 64;
			pf3_con_status_reg_rsvdp_2                                                      : string  := "false";
			pf3_con_status_reg_rsvdp_4                                                      : integer := 0;
			pf3_d1_support                                                                  : string  := "pf3_d1_not_supported";
			pf3_d2_support                                                                  : string  := "pf3_d2_not_supported";
			pf3_dbi_reserved_0                                                              : integer := 0;
			pf3_dbi_reserved_1                                                              : integer := 0;
			pf3_dbi_reserved_10                                                             : integer := 0;
			pf3_dbi_reserved_11                                                             : integer := 0;
			pf3_dbi_reserved_12                                                             : integer := 0;
			pf3_dbi_reserved_13                                                             : integer := 0;
			pf3_dbi_reserved_14                                                             : integer := 0;
			pf3_dbi_reserved_15                                                             : integer := 0;
			pf3_dbi_reserved_16                                                             : integer := 0;
			pf3_dbi_reserved_17                                                             : integer := 0;
			pf3_dbi_reserved_18                                                             : integer := 0;
			pf3_dbi_reserved_19                                                             : integer := 0;
			pf3_dbi_reserved_2                                                              : integer := 0;
			pf3_dbi_reserved_3                                                              : integer := 0;
			pf3_dbi_reserved_4                                                              : integer := 0;
			pf3_dbi_reserved_5                                                              : integer := 0;
			pf3_dbi_reserved_6                                                              : integer := 0;
			pf3_dbi_reserved_7                                                              : integer := 0;
			pf3_dbi_reserved_8                                                              : integer := 0;
			pf3_dbi_reserved_9                                                              : integer := 0;
			pf3_device_capabilities_reg_rsvdp_12                                            : integer := 0;
			pf3_device_capabilities_reg_rsvdp_16                                            : integer := 0;
			pf3_device_capabilities_reg_rsvdp_29                                            : integer := 0;
			pf3_dsi                                                                         : string  := "pf3_not_required";
			pf3_exp_rom_bar_mask_reg_rsvdp_1                                                : integer := 0;
			pf3_exp_rom_base_addr_reg_rsvdp_1                                               : integer := 0;
			pf3_forward_user_vsec                                                           : string  := "false";
			pf3_global_inval_spprtd                                                         : string  := "false";
			pf3_header_type                                                                 : integer := 0;
			pf3_int_pin                                                                     : string  := "pf3_inta";
			pf3_invalidate_q_depth                                                          : integer := 0;
			pf3_link_capabilities_reg_rsvdp_23                                              : string  := "false";
			pf3_link_control_link_status_reg_rsvdp_12                                       : integer := 0;
			pf3_link_control_link_status_reg_rsvdp_2                                        : string  := "false";
			pf3_link_control_link_status_reg_rsvdp_25                                       : integer := 0;
			pf3_link_control_link_status_reg_rsvdp_9                                        : string  := "false";
			pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             : integer := 12369;
			pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             : integer := 12370;
			pf3_msix_cap_msix_pba_offset_reg_addr_byte0                                     : integer := 12472;
			pf3_msix_cap_msix_pba_offset_reg_addr_byte1                                     : integer := 12473;
			pf3_msix_cap_msix_pba_offset_reg_addr_byte2                                     : integer := 12474;
			pf3_msix_cap_msix_pba_offset_reg_addr_byte3                                     : integer := 12475;
			pf3_msix_cap_msix_table_offset_reg_addr_byte0                                   : integer := 12468;
			pf3_msix_cap_msix_table_offset_reg_addr_byte1                                   : integer := 12469;
			pf3_msix_cap_msix_table_offset_reg_addr_byte2                                   : integer := 12470;
			pf3_msix_cap_msix_table_offset_reg_addr_byte3                                   : integer := 12471;
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           : integer := 4273;
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           : integer := 12466;
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           : integer := 12467;
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                : integer := 2109618;
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                : integer := 2109619;
			pf3_multi_func                                                                  : string  := "true";
			pf3_no_soft_rst                                                                 : string  := "pf3_internally_reset";
			pf3_page_aligned_req                                                            : string  := "true";
			pf3_pci_msi_64_bit_addr_cap                                                     : string  := "true";
			pf3_pci_msi_cap_next_offset                                                     : integer := 112;
			pf3_pci_msi_enable                                                              : string  := "false";
			pf3_pci_msi_multiple_msg_cap                                                    : string  := "pf3_msi_vec_32";
			pf3_pci_msi_multiple_msg_en                                                     : integer := 0;
			pf3_pci_msix_bir                                                                : integer := 0;
			pf3_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      : integer := 0;
			pf3_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                : integer := 0;
			pf3_pci_msix_cap_next_offset                                                    : integer := 0;
			pf3_pci_msix_enable                                                             : string  := "false";
			pf3_pci_msix_enable_vfcomm_cs2                                                  : string  := "false";
			pf3_pci_msix_function_mask                                                      : string  := "false";
			pf3_pci_msix_function_mask_vfcomm_cs2                                           : string  := "false";
			pf3_pci_msix_pba                                                                : integer := 0;
			pf3_pci_msix_pba_offset                                                         : integer := 0;
			pf3_pci_msix_table_offset                                                       : integer := 0;
			pf3_pci_msix_table_size                                                         : integer := 255;
			pf3_pci_msix_table_size_vfcomm_cs2                                              : integer := 0;
			pf3_pci_type0_bar0_enabled                                                      : string  := "enable";
			pf3_pci_type0_bar1_dummy_mask_7_1                                               : integer := 127;
			pf3_pci_type0_bar1_enabled                                                      : string  := "enable";
			pf3_pci_type0_bar2_enabled                                                      : string  := "enable";
			pf3_pci_type0_bar3_dummy_mask_7_1                                               : integer := 127;
			pf3_pci_type0_bar3_enabled                                                      : string  := "enable";
			pf3_pci_type0_bar4_enabled                                                      : string  := "enable";
			pf3_pci_type0_bar5_dummy_mask_7_1                                               : integer := 127;
			pf3_pci_type0_bar5_enabled                                                      : string  := "enable";
			pf3_pci_type0_device_id                                                         : integer := 43981;
			pf3_pci_type0_vendor_id                                                         : integer := 5827;
			pf3_pcie_cap_active_state_link_pm_control                                       : string  := "pf3_aspm_dis";
			pf3_pcie_cap_active_state_link_pm_support                                       : string  := "pf3_no_aspm";
			pf3_pcie_cap_aspm_opt_compliance                                                : string  := "true";
			pf3_pcie_cap_aux_power_pm_en                                                    : string  := "false";
			pf3_pcie_cap_clock_power_man                                                    : string  := "pf3_refclk_remove_not_ok";
			pf3_pcie_cap_common_clk_config                                                  : string  := "false";
			pf3_pcie_cap_device_capabilities_reg_addr_byte0                                 : integer := 12404;
			pf3_pcie_cap_device_capabilities_reg_addr_byte1                                 : integer := 12405;
			pf3_pcie_cap_device_capabilities_reg_addr_byte3                                 : integer := 12407;
			pf3_pcie_cap_device_control_device_status_addr_byte1                            : integer := 12409;
			pf3_pcie_cap_dll_active                                                         : string  := "false";
			pf3_pcie_cap_dll_active_rep_cap                                                 : string  := "false";
			pf3_pcie_cap_en_clk_power_man                                                   : string  := "pf3_clkreq_dis";
			pf3_pcie_cap_en_no_snoop                                                        : string  := "false";
			pf3_pcie_cap_enter_compliance                                                   : string  := "false";
			pf3_pcie_cap_ep_l0s_accpt_latency                                               : integer := 0;
			pf3_pcie_cap_ep_l1_accpt_latency                                                : integer := 0;
			pf3_pcie_cap_ext_tag_en                                                         : string  := "false";
			pf3_pcie_cap_ext_tag_supp                                                       : string  := "pf3_supported";
			pf3_pcie_cap_extended_synch                                                     : string  := "false";
			pf3_pcie_cap_flr_cap                                                            : string  := "pf3_capable";
			pf3_pcie_cap_hw_auto_speed_disable                                              : string  := "false";
			pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             : string  := "false";
			pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         : string  := "false";
			pf3_pcie_cap_initiate_flr                                                       : string  := "false";
			pf3_pcie_cap_l0s_exit_latency_commclk_dis                                       : integer := 7;
			pf3_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   : integer := 7;
			pf3_pcie_cap_l1_exit_latency_commclk_dis                                        : integer := 7;
			pf3_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    : integer := 7;
			pf3_pcie_cap_link_auto_bw_int_en                                                : string  := "false";
			pf3_pcie_cap_link_auto_bw_status                                                : string  := "false";
			pf3_pcie_cap_link_bw_man_int_en                                                 : string  := "false";
			pf3_pcie_cap_link_bw_man_status                                                 : string  := "false";
			pf3_pcie_cap_link_bw_not_cap                                                    : string  := "false";
			pf3_pcie_cap_link_capabilities_reg_addr_byte0                                   : integer := 12412;
			pf3_pcie_cap_link_capabilities_reg_addr_byte1                                   : integer := 12413;
			pf3_pcie_cap_link_capabilities_reg_addr_byte2                                   : integer := 12414;
			pf3_pcie_cap_link_capabilities_reg_addr_byte3                                   : integer := 12415;
			pf3_pcie_cap_link_control2_link_status2_reg_addr_byte0                          : integer := 4206752;
			pf3_pcie_cap_link_control_link_status_reg_addr_byte0                            : integer := 4206720;
			pf3_pcie_cap_link_control_link_status_reg_addr_byte1                            : integer := 4206721;
			pf3_pcie_cap_link_control_link_status_reg_addr_byte2                            : integer := 4206722;
			pf3_pcie_cap_link_disable                                                       : string  := "false";
			pf3_pcie_cap_link_training                                                      : string  := "false";
			pf3_pcie_cap_max_link_speed                                                     : string  := "pf3_max_8gts";
			pf3_pcie_cap_max_link_width                                                     : string  := "pf3_x16";
			pf3_pcie_cap_max_payload_size                                                   : string  := "pf3_payload_1024";
			pf3_pcie_cap_max_read_req_size                                                  : integer := 0;
			pf3_pcie_cap_nego_link_width                                                    : string  := "false";
			pf3_pcie_cap_next_ptr                                                           : integer := 176;
			pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              : integer := 12401;
			pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              : integer := 12403;
			pf3_pcie_cap_phantom_func_en                                                    : string  := "false";
			pf3_pcie_cap_phantom_func_support                                               : integer := 0;
			pf3_pcie_cap_port_num                                                           : integer := 0;
			pf3_pcie_cap_rcb                                                                : string  := "pf3_rcb_64";
			pf3_pcie_cap_retrain_link                                                       : string  := "false";
			pf3_pcie_cap_role_based_err_report                                              : string  := "false";
			pf3_pcie_cap_sel_deemphasis                                                     : string  := "pf3_minus_6db";
			pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            : integer := 2109564;
			pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            : integer := 2109565;
			pf3_pcie_cap_slot_clk_config                                                    : string  := "false";
			pf3_pcie_cap_surprise_down_err_rep_cap                                          : string  := "false";
			pf3_pcie_cap_target_link_speed                                                  : string  := "pf3_trgt_gen3";
			pf3_pcie_cap_tx_margin                                                          : string  := "false";
			pf3_pcie_int_msg_num                                                            : integer := 0;
			pf3_pcie_slot_imp                                                               : string  := "pf3_not_implemented";
			pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        : integer := 12353;
			pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        : integer := 12354;
			pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        : integer := 12355;
			pf3_pm_cap_con_status_reg_addr_byte0                                            : integer := 12356;
			pf3_pm_next_pointer                                                             : integer := 80;
			pf3_pm_spec_ver                                                                 : integer := 3;
			pf3_pme_clk                                                                     : string  := "false";
			pf3_pme_support                                                                 : integer := 27;
			pf3_power_state                                                                 : integer := 0;
			pf3_program_interface                                                           : integer := 0;
			pf3_reserved_0_addr                                                             : integer := 0;
			pf3_reserved_10_addr                                                            : integer := 0;
			pf3_reserved_11_addr                                                            : integer := 0;
			pf3_reserved_12_addr                                                            : integer := 0;
			pf3_reserved_13_addr                                                            : integer := 0;
			pf3_reserved_14_addr                                                            : integer := 0;
			pf3_reserved_15_addr                                                            : integer := 0;
			pf3_reserved_16_addr                                                            : integer := 0;
			pf3_reserved_17_addr                                                            : integer := 0;
			pf3_reserved_18_addr                                                            : integer := 0;
			pf3_reserved_19_addr                                                            : integer := 0;
			pf3_reserved_1_addr                                                             : integer := 0;
			pf3_reserved_2_addr                                                             : integer := 0;
			pf3_reserved_3_addr                                                             : integer := 0;
			pf3_reserved_4_addr                                                             : integer := 0;
			pf3_reserved_5_addr                                                             : integer := 0;
			pf3_reserved_6_addr                                                             : integer := 0;
			pf3_reserved_7_addr                                                             : integer := 0;
			pf3_reserved_8_addr                                                             : integer := 0;
			pf3_reserved_9_addr                                                             : integer := 0;
			pf3_revision_id                                                                 : integer := 1;
			pf3_rom_bar_enable                                                              : string  := "disable";
			pf3_rom_bar_enabled                                                             : string  := "enable";
			pf3_shadow_link_capabilities_reg_shadow_rsvdp_23                                : string  := "false";
			pf3_shadow_pcie_cap_active_state_link_pm_support                                : integer := 0;
			pf3_shadow_pcie_cap_aspm_opt_compliance                                         : string  := "false";
			pf3_shadow_pcie_cap_clock_power_man                                             : string  := "false";
			pf3_shadow_pcie_cap_dll_active_rep_cap                                          : string  := "false";
			pf3_shadow_pcie_cap_link_bw_not_cap                                             : string  := "false";
			pf3_shadow_pcie_cap_max_link_width                                              : integer := 0;
			pf3_shadow_pcie_cap_surprise_down_err_rep_cap                                   : string  := "false";
			pf3_shadow_sriov_vf_stride_ari_cs2                                              : integer := 2;
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte0                                          : integer := 12652;
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte1                                          : integer := 12653;
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte2                                          : integer := 12654;
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte3                                          : integer := 12655;
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte0                                          : integer := 12656;
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte1                                          : integer := 12657;
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte2                                          : integer := 12658;
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte3                                          : integer := 12659;
			pf3_sn_cap_sn_base_addr_byte2                                                   : integer := 12650;
			pf3_sn_cap_sn_base_addr_byte3                                                   : integer := 12651;
			pf3_sn_cap_version                                                              : integer := 1;
			pf3_sn_next_offset                                                              : integer := 376;
			pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               : integer := 2109892;
			pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               : integer := 2109893;
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        : integer := 2109900;
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        : integer := 2109901;
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        : integer := 2109902;
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        : integer := 2109903;
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     : integer := 2109916;
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     : integer := 2109917;
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     : integer := 2109918;
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     : integer := 2109919;
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     : integer := 2109920;
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     : integer := 2109921;
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     : integer := 2109922;
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     : integer := 2109923;
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     : integer := 2109924;
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     : integer := 2109925;
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     : integer := 2109926;
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     : integer := 2109927;
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     : integer := 2109928;
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     : integer := 2109929;
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     : integer := 2109930;
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     : integer := 2109931;
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     : integer := 2109932;
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     : integer := 2109933;
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     : integer := 2109934;
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     : integer := 2109935;
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     : integer := 2109936;
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     : integer := 2109937;
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     : integer := 2109938;
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     : integer := 2109939;
			pf3_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  : integer := 2109920;
			pf3_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  : integer := 2109928;
			pf3_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  : integer := 2109936;
			pf3_sriov_cap_sriov_base_reg_addr_byte2                                         : integer := 12730;
			pf3_sriov_cap_sriov_base_reg_addr_byte3                                         : integer := 12731;
			pf3_sriov_cap_sriov_initial_vfs_addr_byte0                                      : integer := 12740;
			pf3_sriov_cap_sriov_initial_vfs_addr_byte1                                      : integer := 12741;
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte0                               : integer := 12748;
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte1                               : integer := 12749;
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte2                               : integer := 12750;
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte3                               : integer := 12751;
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte0                                     : integer := 12756;
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte1                                     : integer := 12757;
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte2                                     : integer := 12758;
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte3                                     : integer := 12759;
			pf3_sriov_cap_version                                                           : integer := 1;
			pf3_sriov_cap_vf_bar0_reg_addr_byte0                                            : integer := 12764;
			pf3_sriov_cap_vf_bar1_reg_addr_byte0                                            : integer := 12768;
			pf3_sriov_cap_vf_bar2_reg_addr_byte0                                            : integer := 12772;
			pf3_sriov_cap_vf_bar3_reg_addr_byte0                                            : integer := 12776;
			pf3_sriov_cap_vf_bar4_reg_addr_byte0                                            : integer := 12780;
			pf3_sriov_cap_vf_bar5_reg_addr_byte0                                            : integer := 12784;
			pf3_sriov_cap_vf_device_id_reg_addr_byte2                                       : integer := 12754;
			pf3_sriov_cap_vf_device_id_reg_addr_byte3                                       : integer := 12755;
			pf3_sriov_initial_vfs_ari_cs2                                                   : integer := 64;
			pf3_sriov_initial_vfs_nonari                                                    : integer := 64;
			pf3_sriov_next_offset                                                           : integer := 632;
			pf3_sriov_vf_bar0_prefetch                                                      : string  := "false";
			pf3_sriov_vf_bar0_start                                                         : integer := 0;
			pf3_sriov_vf_bar0_type                                                          : string  := "pf3_sriov_vf_bar0_mem32";
			pf3_sriov_vf_bar1_dummy_mask_7_1                                                : integer := 127;
			pf3_sriov_vf_bar1_enabled                                                       : string  := "enable";
			pf3_sriov_vf_bar1_prefetch                                                      : string  := "false";
			pf3_sriov_vf_bar1_start                                                         : integer := 0;
			pf3_sriov_vf_bar1_type                                                          : string  := "pf3_sriov_vf_bar1_mem32";
			pf3_sriov_vf_bar2_prefetch                                                      : string  := "false";
			pf3_sriov_vf_bar2_start                                                         : integer := 0;
			pf3_sriov_vf_bar2_type                                                          : string  := "pf3_sriov_vf_bar2_mem32";
			pf3_sriov_vf_bar3_dummy_mask_7_1                                                : integer := 127;
			pf3_sriov_vf_bar3_enabled                                                       : string  := "enable";
			pf3_sriov_vf_bar3_prefetch                                                      : string  := "false";
			pf3_sriov_vf_bar3_start                                                         : integer := 0;
			pf3_sriov_vf_bar3_type                                                          : string  := "pf3_sriov_vf_bar3_mem32";
			pf3_sriov_vf_bar4_prefetch                                                      : string  := "false";
			pf3_sriov_vf_bar4_start                                                         : integer := 0;
			pf3_sriov_vf_bar4_type                                                          : string  := "pf3_sriov_vf_bar4_mem32";
			pf3_sriov_vf_bar5_dummy_mask_7_1                                                : integer := 127;
			pf3_sriov_vf_bar5_enabled                                                       : string  := "enable";
			pf3_sriov_vf_bar5_prefetch                                                      : string  := "false";
			pf3_sriov_vf_bar5_start                                                         : integer := 0;
			pf3_sriov_vf_bar5_type                                                          : string  := "pf3_sriov_vf_bar5_mem32";
			pf3_sriov_vf_device_id                                                          : integer := 43981;
			pf3_sriov_vf_offset_ari_cs2                                                     : integer := 2;
			pf3_sriov_vf_offset_position_nonari                                             : integer := 256;
			pf3_sriov_vf_stride_nonari                                                      : integer := 256;
			pf3_subclass_code                                                               : integer := 0;
			pf3_subsys_dev_id                                                               : integer := 0;
			pf3_subsys_vendor_id                                                            : integer := 0;
			pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      : integer := 12794;
			pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      : integer := 12795;
			pf3_tph_cap_tph_req_cap_reg_addr_byte0                                          : integer := 12796;
			pf3_tph_cap_tph_req_cap_reg_addr_byte1                                          : integer := 12797;
			pf3_tph_cap_tph_req_cap_reg_addr_byte2                                          : integer := 12798;
			pf3_tph_cap_tph_req_cap_reg_addr_byte3                                          : integer := 12799;
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               : integer := 2109948;
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               : integer := 2109949;
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               : integer := 2109950;
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               : integer := 2109951;
			pf3_tph_req_cap_int_vec                                                         : string  := "disable";
			pf3_tph_req_cap_int_vec_vfcomm_cs2                                              : string  := "disable";
			pf3_tph_req_cap_reg_rsvdp_11                                                    : integer := 0;
			pf3_tph_req_cap_reg_rsvdp_27                                                    : integer := 0;
			pf3_tph_req_cap_reg_rsvdp_3                                                     : integer := 0;
			pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              : integer := 0;
			pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              : integer := 0;
			pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               : integer := 0;
			pf3_tph_req_cap_st_table_loc_0                                                  : string  := "pf3_in_tph_struct";
			pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       : string  := "pf3_in_tph_struct_vf";
			pf3_tph_req_cap_st_table_loc_1                                                  : string  := "pf3_not_in_msix_table";
			pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       : string  := "pf3_not_in_msix_table_vf";
			pf3_tph_req_cap_st_table_size                                                   : integer := 1;
			pf3_tph_req_cap_st_table_size_vfcomm_cs2                                        : integer := 1;
			pf3_tph_req_cap_ver                                                             : integer := 1;
			pf3_tph_req_device_spec                                                         : string  := "disable";
			pf3_tph_req_device_spec_vfcomm_cs2                                              : string  := "disable";
			pf3_tph_req_extended_tph                                                        : string  := "disable";
			pf3_tph_req_extended_tph_vfcomm_cs2                                             : string  := "disable";
			pf3_tph_req_next_ptr                                                            : integer := 728;
			pf3_tph_req_no_st_mode                                                          : string  := "false";
			pf3_tph_req_no_st_mode_vfcomm_cs2                                               : string  := "false";
			pf3_type0_hdr_bar0_mask_reg_addr_byte0                                          : integer := 2109456;
			pf3_type0_hdr_bar0_mask_reg_addr_byte1                                          : integer := 2109457;
			pf3_type0_hdr_bar0_mask_reg_addr_byte2                                          : integer := 2109458;
			pf3_type0_hdr_bar0_mask_reg_addr_byte3                                          : integer := 2109459;
			pf3_type0_hdr_bar0_reg_addr_byte0                                               : integer := 12304;
			pf3_type0_hdr_bar1_enable_reg_addr_byte0                                        : integer := 2109460;
			pf3_type0_hdr_bar1_mask_reg_addr_byte0                                          : integer := 2109460;
			pf3_type0_hdr_bar1_mask_reg_addr_byte1                                          : integer := 2109461;
			pf3_type0_hdr_bar1_mask_reg_addr_byte2                                          : integer := 2109462;
			pf3_type0_hdr_bar1_mask_reg_addr_byte3                                          : integer := 2109463;
			pf3_type0_hdr_bar1_reg_addr_byte0                                               : integer := 12308;
			pf3_type0_hdr_bar2_mask_reg_addr_byte0                                          : integer := 2109464;
			pf3_type0_hdr_bar2_mask_reg_addr_byte1                                          : integer := 2109465;
			pf3_type0_hdr_bar2_mask_reg_addr_byte2                                          : integer := 2109466;
			pf3_type0_hdr_bar2_mask_reg_addr_byte3                                          : integer := 2109467;
			pf3_type0_hdr_bar2_reg_addr_byte0                                               : integer := 12312;
			pf3_type0_hdr_bar3_enable_reg_addr_byte0                                        : integer := 2109468;
			pf3_type0_hdr_bar3_mask_reg_addr_byte0                                          : integer := 2109468;
			pf3_type0_hdr_bar3_mask_reg_addr_byte1                                          : integer := 2109469;
			pf3_type0_hdr_bar3_mask_reg_addr_byte2                                          : integer := 2109470;
			pf3_type0_hdr_bar3_mask_reg_addr_byte3                                          : integer := 2109471;
			pf3_type0_hdr_bar3_reg_addr_byte0                                               : integer := 12316;
			pf3_type0_hdr_bar4_mask_reg_addr_byte0                                          : integer := 2109472;
			pf3_type0_hdr_bar4_mask_reg_addr_byte1                                          : integer := 2109473;
			pf3_type0_hdr_bar4_mask_reg_addr_byte2                                          : integer := 2109474;
			pf3_type0_hdr_bar4_mask_reg_addr_byte3                                          : integer := 2109475;
			pf3_type0_hdr_bar4_reg_addr_byte0                                               : integer := 12320;
			pf3_type0_hdr_bar5_enable_reg_addr_byte0                                        : integer := 2109476;
			pf3_type0_hdr_bar5_mask_reg_addr_byte0                                          : integer := 2109476;
			pf3_type0_hdr_bar5_mask_reg_addr_byte1                                          : integer := 2109477;
			pf3_type0_hdr_bar5_mask_reg_addr_byte2                                          : integer := 2109478;
			pf3_type0_hdr_bar5_mask_reg_addr_byte3                                          : integer := 2109479;
			pf3_type0_hdr_bar5_reg_addr_byte0                                               : integer := 12324;
			pf3_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           : integer := 12302;
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    : integer := 12328;
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    : integer := 12329;
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    : integer := 12330;
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    : integer := 12331;
			pf3_type0_hdr_class_code_revision_id_addr_byte0                                 : integer := 12296;
			pf3_type0_hdr_class_code_revision_id_addr_byte1                                 : integer := 12297;
			pf3_type0_hdr_class_code_revision_id_addr_byte2                                 : integer := 12298;
			pf3_type0_hdr_class_code_revision_id_addr_byte3                                 : integer := 12299;
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte0                                : integer := 12288;
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte1                                : integer := 12289;
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte2                                : integer := 12290;
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte3                                : integer := 12291;
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   : integer := 2109488;
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   : integer := 2109489;
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   : integer := 2109490;
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   : integer := 2109491;
			pf3_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  : integer := 12336;
			pf3_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 : integer := 12349;
			pf3_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        : integer := 12340;
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   : integer := 12332;
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   : integer := 12333;
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   : integer := 12334;
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   : integer := 12335;
			pf3_vf_bar0_reg_rsvdp_0                                                         : string  := "false";
			pf3_vf_bar1_reg_rsvdp_0                                                         : string  := "false";
			pf3_vf_bar2_reg_rsvdp_0                                                         : string  := "false";
			pf3_vf_bar3_reg_rsvdp_0                                                         : string  := "false";
			pf3_vf_bar4_reg_rsvdp_0                                                         : string  := "false";
			pf3_vf_bar5_reg_rsvdp_0                                                         : string  := "false";
			virtual_pf2_ats_cap_enable                                                      : string  := "disable";
			virtual_pf2_enable                                                              : string  := "disable";
			virtual_pf2_msi_enable                                                          : string  := "disable";
			virtual_pf2_msix_enable                                                         : string  := "disable";
			virtual_pf2_pb_cap_enable                                                       : string  := "disable";
			virtual_pf2_sn_cap_enable                                                       : string  := "disable";
			virtual_pf2_sriov_enable                                                        : string  := "disable";
			virtual_pf2_sriov_num_vf_ari                                                    : integer := 0;
			virtual_pf2_sriov_num_vf_non_ari                                                : integer := 0;
			virtual_pf2_sriov_vf_bar0_enabled                                               : string  := "disable";
			virtual_pf2_sriov_vf_bar1_enabled                                               : string  := "disable";
			virtual_pf2_sriov_vf_bar2_enabled                                               : string  := "disable";
			virtual_pf2_sriov_vf_bar3_enabled                                               : string  := "disable";
			virtual_pf2_sriov_vf_bar4_enabled                                               : string  := "disable";
			virtual_pf2_sriov_vf_bar5_enabled                                               : string  := "disable";
			virtual_pf2_tph_cap_enable                                                      : string  := "disable";
			virtual_pf2_user_vsec_cap_enable                                                : string  := "disable";
			virtual_pf3_ats_cap_enable                                                      : string  := "disable";
			virtual_pf3_enable                                                              : string  := "disable";
			virtual_pf3_msi_enable                                                          : string  := "disable";
			virtual_pf3_msix_enable                                                         : string  := "disable";
			virtual_pf3_pb_cap_enable                                                       : string  := "disable";
			virtual_pf3_sn_cap_enable                                                       : string  := "disable";
			virtual_pf3_sriov_enable                                                        : string  := "disable";
			virtual_pf3_sriov_num_vf_ari                                                    : integer := 0;
			virtual_pf3_sriov_num_vf_non_ari                                                : integer := 0;
			virtual_pf3_sriov_vf_bar0_enabled                                               : string  := "disable";
			virtual_pf3_sriov_vf_bar1_enabled                                               : string  := "disable";
			virtual_pf3_sriov_vf_bar2_enabled                                               : string  := "disable";
			virtual_pf3_sriov_vf_bar3_enabled                                               : string  := "disable";
			virtual_pf3_sriov_vf_bar4_enabled                                               : string  := "disable";
			virtual_pf3_sriov_vf_bar5_enabled                                               : string  := "disable";
			virtual_pf3_tph_cap_enable                                                      : string  := "disable";
			virtual_pf3_user_vsec_cap_enable                                                : string  := "disable"
		);
		port (
			refclk                        : in  std_logic                                             := 'X';             -- clk
			coreclkout_hip                : out std_logic;                                                                -- clk
			npor                          : in  std_logic                                             := 'X';             -- npor
			pin_perst                     : in  std_logic                                             := 'X';             -- pin_perst
			app_nreset_status             : out std_logic;                                                                -- reset_n
			ninit_done                    : in  std_logic                                             := 'X';             -- ninit_done
			rd_dma_address_o              : out std_logic_vector(avmm_addr_width_hwtcl-1 downto 0);                       -- address
			rd_dma_write_o                : out std_logic;                                                                -- write
			rd_dma_write_data_o           : out std_logic_vector(255 downto 0);                                           -- writedata
			rd_dma_wait_request_i         : in  std_logic                                             := 'X';             -- waitrequest
			rd_dma_burst_count_o          : out std_logic_vector(4 downto 0);                                             -- burstcount
			rd_dma_byte_enable_o          : out std_logic_vector(31 downto 0);                                            -- byteenable
			rd_dts_chip_select_i          : in  std_logic                                             := 'X';             -- chipselect
			rd_dts_write_i                : in  std_logic                                             := 'X';             -- write
			rd_dts_burst_count_i          : in  std_logic_vector(4 downto 0)                          := (others => 'X'); -- burstcount
			rd_dts_address_i              : in  std_logic_vector(7 downto 0)                          := (others => 'X'); -- address
			rd_dts_write_data_i           : in  std_logic_vector(255 downto 0)                        := (others => 'X'); -- writedata
			rd_dts_wait_request_o         : out std_logic;                                                                -- waitrequest
			rd_dcm_address_o              : out std_logic_vector(63 downto 0);                                            -- address
			rd_dcm_write_o                : out std_logic;                                                                -- write
			rd_dcm_writedata_o            : out std_logic_vector(31 downto 0);                                            -- writedata
			rd_dcm_read_o                 : out std_logic;                                                                -- read
			rd_dcm_byte_enable_o          : out std_logic_vector(3 downto 0);                                             -- byteenable
			rd_dcm_wait_request_i         : in  std_logic                                             := 'X';             -- waitrequest
			rd_dcm_read_data_i            : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rd_dcm_read_data_valid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			wr_dma_address_o              : out std_logic_vector(avmm_addr_width_hwtcl-1 downto 0);                       -- address
			wr_dma_read_o                 : out std_logic;                                                                -- read
			wr_dma_read_data_i            : in  std_logic_vector(255 downto 0)                        := (others => 'X'); -- readdata
			wr_dma_wait_request_i         : in  std_logic                                             := 'X';             -- waitrequest
			wr_dma_burst_count_o          : out std_logic_vector(4 downto 0);                                             -- burstcount
			wr_dma_read_data_valid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			wr_dma_byte_enable_o          : out std_logic_vector(31 downto 0);                                            -- byteenable
			wr_dts_chip_select_i          : in  std_logic                                             := 'X';             -- chipselect
			wr_dts_write_i                : in  std_logic                                             := 'X';             -- write
			wr_dts_burst_count_i          : in  std_logic_vector(4 downto 0)                          := (others => 'X'); -- burstcount
			wr_dts_address_i              : in  std_logic_vector(7 downto 0)                          := (others => 'X'); -- address
			wr_dts_write_data_i           : in  std_logic_vector(255 downto 0)                        := (others => 'X'); -- writedata
			wr_dts_wait_request_o         : out std_logic;                                                                -- waitrequest
			wr_dcm_address_o              : out std_logic_vector(63 downto 0);                                            -- address
			wr_dcm_write_o                : out std_logic;                                                                -- write
			wr_dcm_writedata_o            : out std_logic_vector(31 downto 0);                                            -- writedata
			wr_dcm_read_o                 : out std_logic;                                                                -- read
			wr_dcm_byte_enable_o          : out std_logic_vector(3 downto 0);                                             -- byteenable
			wr_dcm_wait_request_i         : in  std_logic                                             := 'X';             -- waitrequest
			wr_dcm_read_data_i            : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			wr_dcm_read_data_valid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			txs_address_i                 : in  std_logic_vector(txs_address_width_hwtcl-1 downto 0)  := (others => 'X'); -- address
			txs_chipselect_i              : in  std_logic                                             := 'X';             -- chipselect
			txs_byteenable_i              : in  std_logic_vector((txs_data_width_hwtcl/8)-1 downto 0) := (others => 'X'); -- byteenable
			txs_readdata_o                : out std_logic_vector(txs_data_width_hwtcl-1 downto 0);                        -- readdata
			txs_writedata_i               : in  std_logic_vector(txs_data_width_hwtcl-1 downto 0)     := (others => 'X'); -- writedata
			txs_read_i                    : in  std_logic                                             := 'X';             -- read
			txs_write_i                   : in  std_logic                                             := 'X';             -- write
			txs_readdatavalid_o           : out std_logic;                                                                -- readdatavalid
			txs_waitrequest_o             : out std_logic;                                                                -- waitrequest
			rxm_bar2_address_o            : out std_logic_vector(avmm_addr_width_hwtcl-1 downto 0);                       -- address
			rxm_bar2_byteenable_o         : out std_logic_vector(3 downto 0);                                             -- byteenable
			rxm_bar2_readdata_i           : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rxm_bar2_writedata_o          : out std_logic_vector(31 downto 0);                                            -- writedata
			rxm_bar2_read_o               : out std_logic;                                                                -- read
			rxm_bar2_write_o              : out std_logic;                                                                -- write
			rxm_bar2_readdatavalid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			rxm_bar2_waitrequest_i        : in  std_logic                                             := 'X';             -- waitrequest
			intx_req_i                    : in  std_logic                                             := 'X';             -- intx_req
			msi_intfc_o                   : out std_logic_vector(81 downto 0);                                            -- msi_intfc
			msi_control_o                 : out std_logic_vector(15 downto 0);                                            -- msi_control
			msix_intfc_o                  : out std_logic_vector(15 downto 0);                                            -- msix_intfc
			simu_mode_pipe                : in  std_logic                                             := 'X';             -- simu_mode_pipe
			test_in                       : in  std_logic_vector(66 downto 0)                         := (others => 'X'); -- test_in
			sim_pipe_pclk_in              : in  std_logic                                             := 'X';             -- sim_pipe_pclk_in
			sim_pipe_rate                 : out std_logic_vector(1 downto 0);                                             -- sim_pipe_rate
			sim_ltssmstate                : out std_logic_vector(5 downto 0);                                             -- sim_ltssmstate
			txdata0                       : out std_logic_vector(31 downto 0);                                            -- txdata0
			txdata1                       : out std_logic_vector(31 downto 0);                                            -- txdata1
			txdata2                       : out std_logic_vector(31 downto 0);                                            -- txdata2
			txdata3                       : out std_logic_vector(31 downto 0);                                            -- txdata3
			txdata4                       : out std_logic_vector(31 downto 0);                                            -- txdata4
			txdata5                       : out std_logic_vector(31 downto 0);                                            -- txdata5
			txdata6                       : out std_logic_vector(31 downto 0);                                            -- txdata6
			txdata7                       : out std_logic_vector(31 downto 0);                                            -- txdata7
			txdatak0                      : out std_logic_vector(3 downto 0);                                             -- txdatak0
			txdatak1                      : out std_logic_vector(3 downto 0);                                             -- txdatak1
			txdatak2                      : out std_logic_vector(3 downto 0);                                             -- txdatak2
			txdatak3                      : out std_logic_vector(3 downto 0);                                             -- txdatak3
			txdatak4                      : out std_logic_vector(3 downto 0);                                             -- txdatak4
			txdatak5                      : out std_logic_vector(3 downto 0);                                             -- txdatak5
			txdatak6                      : out std_logic_vector(3 downto 0);                                             -- txdatak6
			txdatak7                      : out std_logic_vector(3 downto 0);                                             -- txdatak7
			txcompl0                      : out std_logic;                                                                -- txcompl0
			txcompl1                      : out std_logic;                                                                -- txcompl1
			txcompl2                      : out std_logic;                                                                -- txcompl2
			txcompl3                      : out std_logic;                                                                -- txcompl3
			txcompl4                      : out std_logic;                                                                -- txcompl4
			txcompl5                      : out std_logic;                                                                -- txcompl5
			txcompl6                      : out std_logic;                                                                -- txcompl6
			txcompl7                      : out std_logic;                                                                -- txcompl7
			txelecidle0                   : out std_logic;                                                                -- txelecidle0
			txelecidle1                   : out std_logic;                                                                -- txelecidle1
			txelecidle2                   : out std_logic;                                                                -- txelecidle2
			txelecidle3                   : out std_logic;                                                                -- txelecidle3
			txelecidle4                   : out std_logic;                                                                -- txelecidle4
			txelecidle5                   : out std_logic;                                                                -- txelecidle5
			txelecidle6                   : out std_logic;                                                                -- txelecidle6
			txelecidle7                   : out std_logic;                                                                -- txelecidle7
			txdetectrx0                   : out std_logic;                                                                -- txdetectrx0
			txdetectrx1                   : out std_logic;                                                                -- txdetectrx1
			txdetectrx2                   : out std_logic;                                                                -- txdetectrx2
			txdetectrx3                   : out std_logic;                                                                -- txdetectrx3
			txdetectrx4                   : out std_logic;                                                                -- txdetectrx4
			txdetectrx5                   : out std_logic;                                                                -- txdetectrx5
			txdetectrx6                   : out std_logic;                                                                -- txdetectrx6
			txdetectrx7                   : out std_logic;                                                                -- txdetectrx7
			powerdown0                    : out std_logic_vector(1 downto 0);                                             -- powerdown0
			powerdown1                    : out std_logic_vector(1 downto 0);                                             -- powerdown1
			powerdown2                    : out std_logic_vector(1 downto 0);                                             -- powerdown2
			powerdown3                    : out std_logic_vector(1 downto 0);                                             -- powerdown3
			powerdown4                    : out std_logic_vector(1 downto 0);                                             -- powerdown4
			powerdown5                    : out std_logic_vector(1 downto 0);                                             -- powerdown5
			powerdown6                    : out std_logic_vector(1 downto 0);                                             -- powerdown6
			powerdown7                    : out std_logic_vector(1 downto 0);                                             -- powerdown7
			txmargin0                     : out std_logic_vector(2 downto 0);                                             -- txmargin0
			txmargin1                     : out std_logic_vector(2 downto 0);                                             -- txmargin1
			txmargin2                     : out std_logic_vector(2 downto 0);                                             -- txmargin2
			txmargin3                     : out std_logic_vector(2 downto 0);                                             -- txmargin3
			txmargin4                     : out std_logic_vector(2 downto 0);                                             -- txmargin4
			txmargin5                     : out std_logic_vector(2 downto 0);                                             -- txmargin5
			txmargin6                     : out std_logic_vector(2 downto 0);                                             -- txmargin6
			txmargin7                     : out std_logic_vector(2 downto 0);                                             -- txmargin7
			txdeemph0                     : out std_logic;                                                                -- txdeemph0
			txdeemph1                     : out std_logic;                                                                -- txdeemph1
			txdeemph2                     : out std_logic;                                                                -- txdeemph2
			txdeemph3                     : out std_logic;                                                                -- txdeemph3
			txdeemph4                     : out std_logic;                                                                -- txdeemph4
			txdeemph5                     : out std_logic;                                                                -- txdeemph5
			txdeemph6                     : out std_logic;                                                                -- txdeemph6
			txdeemph7                     : out std_logic;                                                                -- txdeemph7
			txswing0                      : out std_logic;                                                                -- txswing0
			txswing1                      : out std_logic;                                                                -- txswing1
			txswing2                      : out std_logic;                                                                -- txswing2
			txswing3                      : out std_logic;                                                                -- txswing3
			txswing4                      : out std_logic;                                                                -- txswing4
			txswing5                      : out std_logic;                                                                -- txswing5
			txswing6                      : out std_logic;                                                                -- txswing6
			txswing7                      : out std_logic;                                                                -- txswing7
			txsynchd0                     : out std_logic_vector(1 downto 0);                                             -- txsynchd0
			txsynchd1                     : out std_logic_vector(1 downto 0);                                             -- txsynchd1
			txsynchd2                     : out std_logic_vector(1 downto 0);                                             -- txsynchd2
			txsynchd3                     : out std_logic_vector(1 downto 0);                                             -- txsynchd3
			txsynchd4                     : out std_logic_vector(1 downto 0);                                             -- txsynchd4
			txsynchd5                     : out std_logic_vector(1 downto 0);                                             -- txsynchd5
			txsynchd6                     : out std_logic_vector(1 downto 0);                                             -- txsynchd6
			txsynchd7                     : out std_logic_vector(1 downto 0);                                             -- txsynchd7
			txblkst0                      : out std_logic;                                                                -- txblkst0
			txblkst1                      : out std_logic;                                                                -- txblkst1
			txblkst2                      : out std_logic;                                                                -- txblkst2
			txblkst3                      : out std_logic;                                                                -- txblkst3
			txblkst4                      : out std_logic;                                                                -- txblkst4
			txblkst5                      : out std_logic;                                                                -- txblkst5
			txblkst6                      : out std_logic;                                                                -- txblkst6
			txblkst7                      : out std_logic;                                                                -- txblkst7
			txdataskip0                   : out std_logic;                                                                -- txdataskip0
			txdataskip1                   : out std_logic;                                                                -- txdataskip1
			txdataskip2                   : out std_logic;                                                                -- txdataskip2
			txdataskip3                   : out std_logic;                                                                -- txdataskip3
			txdataskip4                   : out std_logic;                                                                -- txdataskip4
			txdataskip5                   : out std_logic;                                                                -- txdataskip5
			txdataskip6                   : out std_logic;                                                                -- txdataskip6
			txdataskip7                   : out std_logic;                                                                -- txdataskip7
			rate0                         : out std_logic_vector(1 downto 0);                                             -- rate0
			rate1                         : out std_logic_vector(1 downto 0);                                             -- rate1
			rate2                         : out std_logic_vector(1 downto 0);                                             -- rate2
			rate3                         : out std_logic_vector(1 downto 0);                                             -- rate3
			rate4                         : out std_logic_vector(1 downto 0);                                             -- rate4
			rate5                         : out std_logic_vector(1 downto 0);                                             -- rate5
			rate6                         : out std_logic_vector(1 downto 0);                                             -- rate6
			rate7                         : out std_logic_vector(1 downto 0);                                             -- rate7
			rxpolarity0                   : out std_logic;                                                                -- rxpolarity0
			rxpolarity1                   : out std_logic;                                                                -- rxpolarity1
			rxpolarity2                   : out std_logic;                                                                -- rxpolarity2
			rxpolarity3                   : out std_logic;                                                                -- rxpolarity3
			rxpolarity4                   : out std_logic;                                                                -- rxpolarity4
			rxpolarity5                   : out std_logic;                                                                -- rxpolarity5
			rxpolarity6                   : out std_logic;                                                                -- rxpolarity6
			rxpolarity7                   : out std_logic;                                                                -- rxpolarity7
			currentrxpreset0              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset0
			currentrxpreset1              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset1
			currentrxpreset2              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset2
			currentrxpreset3              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset3
			currentrxpreset4              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset4
			currentrxpreset5              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset5
			currentrxpreset6              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset6
			currentrxpreset7              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset7
			currentcoeff0                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff0
			currentcoeff1                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff1
			currentcoeff2                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff2
			currentcoeff3                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff3
			currentcoeff4                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff4
			currentcoeff5                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff5
			currentcoeff6                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff6
			currentcoeff7                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff7
			rxeqeval0                     : out std_logic;                                                                -- rxeqeval0
			rxeqeval1                     : out std_logic;                                                                -- rxeqeval1
			rxeqeval2                     : out std_logic;                                                                -- rxeqeval2
			rxeqeval3                     : out std_logic;                                                                -- rxeqeval3
			rxeqeval4                     : out std_logic;                                                                -- rxeqeval4
			rxeqeval5                     : out std_logic;                                                                -- rxeqeval5
			rxeqeval6                     : out std_logic;                                                                -- rxeqeval6
			rxeqeval7                     : out std_logic;                                                                -- rxeqeval7
			rxeqinprogress0               : out std_logic;                                                                -- rxeqinprogress0
			rxeqinprogress1               : out std_logic;                                                                -- rxeqinprogress1
			rxeqinprogress2               : out std_logic;                                                                -- rxeqinprogress2
			rxeqinprogress3               : out std_logic;                                                                -- rxeqinprogress3
			rxeqinprogress4               : out std_logic;                                                                -- rxeqinprogress4
			rxeqinprogress5               : out std_logic;                                                                -- rxeqinprogress5
			rxeqinprogress6               : out std_logic;                                                                -- rxeqinprogress6
			rxeqinprogress7               : out std_logic;                                                                -- rxeqinprogress7
			invalidreq0                   : out std_logic;                                                                -- invalidreq0
			invalidreq1                   : out std_logic;                                                                -- invalidreq1
			invalidreq2                   : out std_logic;                                                                -- invalidreq2
			invalidreq3                   : out std_logic;                                                                -- invalidreq3
			invalidreq4                   : out std_logic;                                                                -- invalidreq4
			invalidreq5                   : out std_logic;                                                                -- invalidreq5
			invalidreq6                   : out std_logic;                                                                -- invalidreq6
			invalidreq7                   : out std_logic;                                                                -- invalidreq7
			rxdata0                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata0
			rxdata1                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata1
			rxdata2                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata2
			rxdata3                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata3
			rxdata4                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata4
			rxdata5                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata5
			rxdata6                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata6
			rxdata7                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata7
			rxdatak0                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak0
			rxdatak1                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak1
			rxdatak2                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak2
			rxdatak3                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak3
			rxdatak4                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak4
			rxdatak5                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak5
			rxdatak6                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak6
			rxdatak7                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak7
			phystatus0                    : in  std_logic                                             := 'X';             -- phystatus0
			phystatus1                    : in  std_logic                                             := 'X';             -- phystatus1
			phystatus2                    : in  std_logic                                             := 'X';             -- phystatus2
			phystatus3                    : in  std_logic                                             := 'X';             -- phystatus3
			phystatus4                    : in  std_logic                                             := 'X';             -- phystatus4
			phystatus5                    : in  std_logic                                             := 'X';             -- phystatus5
			phystatus6                    : in  std_logic                                             := 'X';             -- phystatus6
			phystatus7                    : in  std_logic                                             := 'X';             -- phystatus7
			rxvalid0                      : in  std_logic                                             := 'X';             -- rxvalid0
			rxvalid1                      : in  std_logic                                             := 'X';             -- rxvalid1
			rxvalid2                      : in  std_logic                                             := 'X';             -- rxvalid2
			rxvalid3                      : in  std_logic                                             := 'X';             -- rxvalid3
			rxvalid4                      : in  std_logic                                             := 'X';             -- rxvalid4
			rxvalid5                      : in  std_logic                                             := 'X';             -- rxvalid5
			rxvalid6                      : in  std_logic                                             := 'X';             -- rxvalid6
			rxvalid7                      : in  std_logic                                             := 'X';             -- rxvalid7
			rxstatus0                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus0
			rxstatus1                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus1
			rxstatus2                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus2
			rxstatus3                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus3
			rxstatus4                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus4
			rxstatus5                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus5
			rxstatus6                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus6
			rxstatus7                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus7
			rxelecidle0                   : in  std_logic                                             := 'X';             -- rxelecidle0
			rxelecidle1                   : in  std_logic                                             := 'X';             -- rxelecidle1
			rxelecidle2                   : in  std_logic                                             := 'X';             -- rxelecidle2
			rxelecidle3                   : in  std_logic                                             := 'X';             -- rxelecidle3
			rxelecidle4                   : in  std_logic                                             := 'X';             -- rxelecidle4
			rxelecidle5                   : in  std_logic                                             := 'X';             -- rxelecidle5
			rxelecidle6                   : in  std_logic                                             := 'X';             -- rxelecidle6
			rxelecidle7                   : in  std_logic                                             := 'X';             -- rxelecidle7
			rxsynchd0                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd0
			rxsynchd1                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd1
			rxsynchd2                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd2
			rxsynchd3                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd3
			rxsynchd4                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd4
			rxsynchd5                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd5
			rxsynchd6                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd6
			rxsynchd7                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd7
			rxblkst0                      : in  std_logic                                             := 'X';             -- rxblkst0
			rxblkst1                      : in  std_logic                                             := 'X';             -- rxblkst1
			rxblkst2                      : in  std_logic                                             := 'X';             -- rxblkst2
			rxblkst3                      : in  std_logic                                             := 'X';             -- rxblkst3
			rxblkst4                      : in  std_logic                                             := 'X';             -- rxblkst4
			rxblkst5                      : in  std_logic                                             := 'X';             -- rxblkst5
			rxblkst6                      : in  std_logic                                             := 'X';             -- rxblkst6
			rxblkst7                      : in  std_logic                                             := 'X';             -- rxblkst7
			rxdataskip0                   : in  std_logic                                             := 'X';             -- rxdataskip0
			rxdataskip1                   : in  std_logic                                             := 'X';             -- rxdataskip1
			rxdataskip2                   : in  std_logic                                             := 'X';             -- rxdataskip2
			rxdataskip3                   : in  std_logic                                             := 'X';             -- rxdataskip3
			rxdataskip4                   : in  std_logic                                             := 'X';             -- rxdataskip4
			rxdataskip5                   : in  std_logic                                             := 'X';             -- rxdataskip5
			rxdataskip6                   : in  std_logic                                             := 'X';             -- rxdataskip6
			rxdataskip7                   : in  std_logic                                             := 'X';             -- rxdataskip7
			dirfeedback0                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback0
			dirfeedback1                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback1
			dirfeedback2                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback2
			dirfeedback3                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback3
			dirfeedback4                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback4
			dirfeedback5                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback5
			dirfeedback6                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback6
			dirfeedback7                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback7
			sim_pipe_mask_tx_pll_lock     : in  std_logic                                             := 'X';             -- sim_pipe_mask_tx_pll_lock
			rx_in0                        : in  std_logic                                             := 'X';             -- rx_in0
			rx_in1                        : in  std_logic                                             := 'X';             -- rx_in1
			rx_in2                        : in  std_logic                                             := 'X';             -- rx_in2
			rx_in3                        : in  std_logic                                             := 'X';             -- rx_in3
			rx_in4                        : in  std_logic                                             := 'X';             -- rx_in4
			rx_in5                        : in  std_logic                                             := 'X';             -- rx_in5
			rx_in6                        : in  std_logic                                             := 'X';             -- rx_in6
			rx_in7                        : in  std_logic                                             := 'X';             -- rx_in7
			tx_out0                       : out std_logic;                                                                -- tx_out0
			tx_out1                       : out std_logic;                                                                -- tx_out1
			tx_out2                       : out std_logic;                                                                -- tx_out2
			tx_out3                       : out std_logic;                                                                -- tx_out3
			tx_out4                       : out std_logic;                                                                -- tx_out4
			tx_out5                       : out std_logic;                                                                -- tx_out5
			tx_out6                       : out std_logic;                                                                -- tx_out6
			tx_out7                       : out std_logic;                                                                -- tx_out7
			reset_status                  : out std_logic;                                                                -- reset_n
			pld_warm_rst_rdy              : in  std_logic                                             := 'X';             -- pld_warm_rst_rdy
			link_req_rst_n                : out std_logic;                                                                -- link_req_rst_n
			rd_ast_rx_valid_i             : in  std_logic                                             := 'X';             -- valid
			rd_ast_rx_data_i              : in  std_logic_vector(159 downto 0)                        := (others => 'X'); -- data
			rd_ast_rx_ready_o             : out std_logic;                                                                -- ready
			rd_ast_tx_valid_o             : out std_logic;                                                                -- valid
			rd_ast_tx_data_o              : out std_logic_vector(31 downto 0);                                            -- data
			wr_ast_rx_valid_i             : in  std_logic                                             := 'X';             -- valid
			wr_ast_rx_data_i              : in  std_logic_vector(159 downto 0)                        := (others => 'X'); -- data
			wr_ast_rx_ready_o             : out std_logic;                                                                -- ready
			wr_ast_tx_valid_o             : out std_logic;                                                                -- valid
			wr_ast_tx_data_o              : out std_logic_vector(31 downto 0);                                            -- data
			hptxs_address_i               : in  std_logic_vector(24 downto 0)                         := (others => 'X'); -- address
			hptxs_byteenable_i            : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- byteenable
			hptxs_readdata_o              : out std_logic_vector(255 downto 0);                                           -- readdata
			hptxs_writedata_i             : in  std_logic_vector(255 downto 0)                        := (others => 'X'); -- writedata
			hptxs_read_i                  : in  std_logic                                             := 'X';             -- read
			hptxs_write_i                 : in  std_logic                                             := 'X';             -- write
			hptxs_burstcount_i            : in  std_logic_vector(4 downto 0)                          := (others => 'X'); -- burstcount
			hptxs_readdatavalid_o         : out std_logic;                                                                -- readdatavalid
			hptxs_waitrequest_o           : out std_logic;                                                                -- waitrequest
			txs_burstcount_i              : in  std_logic_vector(6 downto 0)                          := (others => 'X'); -- burstcount
			rxm_bar0_address_o            : out std_logic_vector(63 downto 0);                                            -- address
			rxm_bar0_byteenable_o         : out std_logic_vector(3 downto 0);                                             -- byteenable
			rxm_bar0_readdata_i           : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rxm_bar0_writedata_o          : out std_logic_vector(31 downto 0);                                            -- writedata
			rxm_bar0_read_o               : out std_logic;                                                                -- read
			rxm_bar0_write_o              : out std_logic;                                                                -- write
			rxm_bar0_burstcount_o         : out std_logic_vector(4 downto 0);                                             -- burstcount
			rxm_bar0_readdatavalid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			rxm_bar0_waitrequest_i        : in  std_logic                                             := 'X';             -- waitrequest
			rxm_bar1_address_o            : out std_logic_vector(63 downto 0);                                            -- address
			rxm_bar1_byteenable_o         : out std_logic_vector(3 downto 0);                                             -- byteenable
			rxm_bar1_readdata_i           : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rxm_bar1_writedata_o          : out std_logic_vector(31 downto 0);                                            -- writedata
			rxm_bar1_read_o               : out std_logic;                                                                -- read
			rxm_bar1_write_o              : out std_logic;                                                                -- write
			rxm_bar1_burstcount_o         : out std_logic_vector(4 downto 0);                                             -- burstcount
			rxm_bar1_readdatavalid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			rxm_bar1_waitrequest_i        : in  std_logic                                             := 'X';             -- waitrequest
			rxm_bar2_burstcount_o         : out std_logic_vector(4 downto 0);                                             -- burstcount
			rxm_bar3_address_o            : out std_logic_vector(63 downto 0);                                            -- address
			rxm_bar3_byteenable_o         : out std_logic_vector(3 downto 0);                                             -- byteenable
			rxm_bar3_readdata_i           : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rxm_bar3_writedata_o          : out std_logic_vector(31 downto 0);                                            -- writedata
			rxm_bar3_read_o               : out std_logic;                                                                -- read
			rxm_bar3_write_o              : out std_logic;                                                                -- write
			rxm_bar3_burstcount_o         : out std_logic_vector(4 downto 0);                                             -- burstcount
			rxm_bar3_readdatavalid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			rxm_bar3_waitrequest_i        : in  std_logic                                             := 'X';             -- waitrequest
			rxm_bar4_address_o            : out std_logic_vector(63 downto 0);                                            -- address
			rxm_bar4_byteenable_o         : out std_logic_vector(3 downto 0);                                             -- byteenable
			rxm_bar4_readdata_i           : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rxm_bar4_writedata_o          : out std_logic_vector(31 downto 0);                                            -- writedata
			rxm_bar4_read_o               : out std_logic;                                                                -- read
			rxm_bar4_write_o              : out std_logic;                                                                -- write
			rxm_bar4_burstcount_o         : out std_logic_vector(4 downto 0);                                             -- burstcount
			rxm_bar4_readdatavalid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			rxm_bar4_waitrequest_i        : in  std_logic                                             := 'X';             -- waitrequest
			rxm_bar5_address_o            : out std_logic_vector(63 downto 0);                                            -- address
			rxm_bar5_byteenable_o         : out std_logic_vector(3 downto 0);                                             -- byteenable
			rxm_bar5_readdata_i           : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- readdata
			rxm_bar5_writedata_o          : out std_logic_vector(31 downto 0);                                            -- writedata
			rxm_bar5_read_o               : out std_logic;                                                                -- read
			rxm_bar5_write_o              : out std_logic;                                                                -- write
			rxm_bar5_burstcount_o         : out std_logic_vector(4 downto 0);                                             -- burstcount
			rxm_bar5_readdatavalid_i      : in  std_logic                                             := 'X';             -- readdatavalid
			rxm_bar5_waitrequest_i        : in  std_logic                                             := 'X';             -- waitrequest
			rxm_irq_i                     : in  std_logic_vector(15 downto 0)                         := (others => 'X'); -- irq
			cra_chipselect_i              : in  std_logic                                             := 'X';             -- chipselect
			cra_address_i                 : in  std_logic_vector(14 downto 0)                         := (others => 'X'); -- address
			cra_byteenable_i              : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- byteenable
			cra_read_i                    : in  std_logic                                             := 'X';             -- read
			cra_readdata_o                : out std_logic_vector(31 downto 0);                                            -- readdata
			cra_write_i                   : in  std_logic                                             := 'X';             -- write
			cra_writedata_i               : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- writedata
			cra_waitrequest_o             : out std_logic;                                                                -- waitrequest
			cra_readdatavalid_o           : out std_logic;                                                                -- readdatavalid
			cra_irq_o                     : out std_logic;                                                                -- irq
			int_status                    : out std_logic_vector(10 downto 0);                                            -- int_status
			int_status_common             : out std_logic_vector(2 downto 0);                                             -- int_status_common
			derr_cor_ext_rpl              : out std_logic;                                                                -- derr_cor_ext_rpl
			derr_rpl                      : out std_logic;                                                                -- derr_rpl
			derr_cor_ext_rcv              : out std_logic;                                                                -- derr_cor_ext_rcv
			derr_uncor_ext_rcv            : out std_logic;                                                                -- derr_uncor_ext_rcv
			rx_par_err                    : out std_logic;                                                                -- rx_par_err
			tx_par_err                    : out std_logic;                                                                -- tx_par_err
			ltssmstate                    : out std_logic_vector(5 downto 0);                                             -- ltssmstate
			link_up                       : out std_logic;                                                                -- link_up
			currentspeed                  : out std_logic_vector(1 downto 0);                                             -- currentspeed
			lane_act                      : out std_logic_vector(4 downto 0);                                             -- lane_act
			ceb_ack                       : in  std_logic                                             := 'X';             -- ceb_ack
			ceb_din                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- ceb_din
			ceb_addr                      : out std_logic_vector(11 downto 0);                                            -- ceb_addr
			ceb_req                       : out std_logic;                                                                -- ceb_req
			ceb_dout                      : out std_logic_vector(31 downto 0);                                            -- ceb_dout
			ceb_wr                        : out std_logic_vector(3 downto 0);                                             -- ceb_wr
			txdata8                       : out std_logic_vector(31 downto 0);                                            -- txdata8
			txdata9                       : out std_logic_vector(31 downto 0);                                            -- txdata9
			txdata10                      : out std_logic_vector(31 downto 0);                                            -- txdata10
			txdata11                      : out std_logic_vector(31 downto 0);                                            -- txdata11
			txdata12                      : out std_logic_vector(31 downto 0);                                            -- txdata12
			txdata13                      : out std_logic_vector(31 downto 0);                                            -- txdata13
			txdata14                      : out std_logic_vector(31 downto 0);                                            -- txdata14
			txdata15                      : out std_logic_vector(31 downto 0);                                            -- txdata15
			txdatak8                      : out std_logic_vector(3 downto 0);                                             -- txdatak8
			txdatak9                      : out std_logic_vector(3 downto 0);                                             -- txdatak9
			txdatak10                     : out std_logic_vector(3 downto 0);                                             -- txdatak10
			txdatak11                     : out std_logic_vector(3 downto 0);                                             -- txdatak11
			txdatak12                     : out std_logic_vector(3 downto 0);                                             -- txdatak12
			txdatak13                     : out std_logic_vector(3 downto 0);                                             -- txdatak13
			txdatak14                     : out std_logic_vector(3 downto 0);                                             -- txdatak14
			txdatak15                     : out std_logic_vector(3 downto 0);                                             -- txdatak15
			txcompl8                      : out std_logic;                                                                -- txcompl8
			txcompl9                      : out std_logic;                                                                -- txcompl9
			txcompl10                     : out std_logic;                                                                -- txcompl10
			txcompl11                     : out std_logic;                                                                -- txcompl11
			txcompl12                     : out std_logic;                                                                -- txcompl12
			txcompl13                     : out std_logic;                                                                -- txcompl13
			txcompl14                     : out std_logic;                                                                -- txcompl14
			txcompl15                     : out std_logic;                                                                -- txcompl15
			txelecidle8                   : out std_logic;                                                                -- txelecidle8
			txelecidle9                   : out std_logic;                                                                -- txelecidle9
			txelecidle10                  : out std_logic;                                                                -- txelecidle10
			txelecidle11                  : out std_logic;                                                                -- txelecidle11
			txelecidle12                  : out std_logic;                                                                -- txelecidle12
			txelecidle13                  : out std_logic;                                                                -- txelecidle13
			txelecidle14                  : out std_logic;                                                                -- txelecidle14
			txelecidle15                  : out std_logic;                                                                -- txelecidle15
			txdetectrx8                   : out std_logic;                                                                -- txdetectrx8
			txdetectrx9                   : out std_logic;                                                                -- txdetectrx9
			txdetectrx10                  : out std_logic;                                                                -- txdetectrx10
			txdetectrx11                  : out std_logic;                                                                -- txdetectrx11
			txdetectrx12                  : out std_logic;                                                                -- txdetectrx12
			txdetectrx13                  : out std_logic;                                                                -- txdetectrx13
			txdetectrx14                  : out std_logic;                                                                -- txdetectrx14
			txdetectrx15                  : out std_logic;                                                                -- txdetectrx15
			powerdown8                    : out std_logic_vector(1 downto 0);                                             -- powerdown8
			powerdown9                    : out std_logic_vector(1 downto 0);                                             -- powerdown9
			powerdown10                   : out std_logic_vector(1 downto 0);                                             -- powerdown10
			powerdown11                   : out std_logic_vector(1 downto 0);                                             -- powerdown11
			powerdown12                   : out std_logic_vector(1 downto 0);                                             -- powerdown12
			powerdown13                   : out std_logic_vector(1 downto 0);                                             -- powerdown13
			powerdown14                   : out std_logic_vector(1 downto 0);                                             -- powerdown14
			powerdown15                   : out std_logic_vector(1 downto 0);                                             -- powerdown15
			txmargin8                     : out std_logic_vector(2 downto 0);                                             -- txmargin8
			txmargin9                     : out std_logic_vector(2 downto 0);                                             -- txmargin9
			txmargin10                    : out std_logic_vector(2 downto 0);                                             -- txmargin10
			txmargin11                    : out std_logic_vector(2 downto 0);                                             -- txmargin11
			txmargin12                    : out std_logic_vector(2 downto 0);                                             -- txmargin12
			txmargin13                    : out std_logic_vector(2 downto 0);                                             -- txmargin13
			txmargin14                    : out std_logic_vector(2 downto 0);                                             -- txmargin14
			txmargin15                    : out std_logic_vector(2 downto 0);                                             -- txmargin15
			txdeemph8                     : out std_logic;                                                                -- txdeemph8
			txdeemph9                     : out std_logic;                                                                -- txdeemph9
			txdeemph10                    : out std_logic;                                                                -- txdeemph10
			txdeemph11                    : out std_logic;                                                                -- txdeemph11
			txdeemph12                    : out std_logic;                                                                -- txdeemph12
			txdeemph13                    : out std_logic;                                                                -- txdeemph13
			txdeemph14                    : out std_logic;                                                                -- txdeemph14
			txdeemph15                    : out std_logic;                                                                -- txdeemph15
			txswing8                      : out std_logic;                                                                -- txswing8
			txswing9                      : out std_logic;                                                                -- txswing9
			txswing10                     : out std_logic;                                                                -- txswing10
			txswing11                     : out std_logic;                                                                -- txswing11
			txswing12                     : out std_logic;                                                                -- txswing12
			txswing13                     : out std_logic;                                                                -- txswing13
			txswing14                     : out std_logic;                                                                -- txswing14
			txswing15                     : out std_logic;                                                                -- txswing15
			txsynchd8                     : out std_logic_vector(1 downto 0);                                             -- txsynchd8
			txsynchd9                     : out std_logic_vector(1 downto 0);                                             -- txsynchd9
			txsynchd10                    : out std_logic_vector(1 downto 0);                                             -- txsynchd10
			txsynchd11                    : out std_logic_vector(1 downto 0);                                             -- txsynchd11
			txsynchd12                    : out std_logic_vector(1 downto 0);                                             -- txsynchd12
			txsynchd13                    : out std_logic_vector(1 downto 0);                                             -- txsynchd13
			txsynchd14                    : out std_logic_vector(1 downto 0);                                             -- txsynchd14
			txsynchd15                    : out std_logic_vector(1 downto 0);                                             -- txsynchd15
			txblkst8                      : out std_logic;                                                                -- txblkst8
			txblkst9                      : out std_logic;                                                                -- txblkst9
			txblkst10                     : out std_logic;                                                                -- txblkst10
			txblkst11                     : out std_logic;                                                                -- txblkst11
			txblkst12                     : out std_logic;                                                                -- txblkst12
			txblkst13                     : out std_logic;                                                                -- txblkst13
			txblkst14                     : out std_logic;                                                                -- txblkst14
			txblkst15                     : out std_logic;                                                                -- txblkst15
			txdataskip8                   : out std_logic;                                                                -- txdataskip8
			txdataskip9                   : out std_logic;                                                                -- txdataskip9
			txdataskip10                  : out std_logic;                                                                -- txdataskip10
			txdataskip11                  : out std_logic;                                                                -- txdataskip11
			txdataskip12                  : out std_logic;                                                                -- txdataskip12
			txdataskip13                  : out std_logic;                                                                -- txdataskip13
			txdataskip14                  : out std_logic;                                                                -- txdataskip14
			txdataskip15                  : out std_logic;                                                                -- txdataskip15
			rate8                         : out std_logic_vector(1 downto 0);                                             -- rate8
			rate9                         : out std_logic_vector(1 downto 0);                                             -- rate9
			rate10                        : out std_logic_vector(1 downto 0);                                             -- rate10
			rate11                        : out std_logic_vector(1 downto 0);                                             -- rate11
			rate12                        : out std_logic_vector(1 downto 0);                                             -- rate12
			rate13                        : out std_logic_vector(1 downto 0);                                             -- rate13
			rate14                        : out std_logic_vector(1 downto 0);                                             -- rate14
			rate15                        : out std_logic_vector(1 downto 0);                                             -- rate15
			rxpolarity8                   : out std_logic;                                                                -- rxpolarity8
			rxpolarity9                   : out std_logic;                                                                -- rxpolarity9
			rxpolarity10                  : out std_logic;                                                                -- rxpolarity10
			rxpolarity11                  : out std_logic;                                                                -- rxpolarity11
			rxpolarity12                  : out std_logic;                                                                -- rxpolarity12
			rxpolarity13                  : out std_logic;                                                                -- rxpolarity13
			rxpolarity14                  : out std_logic;                                                                -- rxpolarity14
			rxpolarity15                  : out std_logic;                                                                -- rxpolarity15
			currentrxpreset8              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset8
			currentrxpreset9              : out std_logic_vector(2 downto 0);                                             -- currentrxpreset9
			currentrxpreset10             : out std_logic_vector(2 downto 0);                                             -- currentrxpreset10
			currentrxpreset11             : out std_logic_vector(2 downto 0);                                             -- currentrxpreset11
			currentrxpreset12             : out std_logic_vector(2 downto 0);                                             -- currentrxpreset12
			currentrxpreset13             : out std_logic_vector(2 downto 0);                                             -- currentrxpreset13
			currentrxpreset14             : out std_logic_vector(2 downto 0);                                             -- currentrxpreset14
			currentrxpreset15             : out std_logic_vector(2 downto 0);                                             -- currentrxpreset15
			currentcoeff8                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff8
			currentcoeff9                 : out std_logic_vector(17 downto 0);                                            -- currentcoeff9
			currentcoeff10                : out std_logic_vector(17 downto 0);                                            -- currentcoeff10
			currentcoeff11                : out std_logic_vector(17 downto 0);                                            -- currentcoeff11
			currentcoeff12                : out std_logic_vector(17 downto 0);                                            -- currentcoeff12
			currentcoeff13                : out std_logic_vector(17 downto 0);                                            -- currentcoeff13
			currentcoeff14                : out std_logic_vector(17 downto 0);                                            -- currentcoeff14
			currentcoeff15                : out std_logic_vector(17 downto 0);                                            -- currentcoeff15
			rxeqeval8                     : out std_logic;                                                                -- rxeqeval8
			rxeqeval9                     : out std_logic;                                                                -- rxeqeval9
			rxeqeval10                    : out std_logic;                                                                -- rxeqeval10
			rxeqeval11                    : out std_logic;                                                                -- rxeqeval11
			rxeqeval12                    : out std_logic;                                                                -- rxeqeval12
			rxeqeval13                    : out std_logic;                                                                -- rxeqeval13
			rxeqeval14                    : out std_logic;                                                                -- rxeqeval14
			rxeqeval15                    : out std_logic;                                                                -- rxeqeval15
			rxeqinprogress8               : out std_logic;                                                                -- rxeqinprogress8
			rxeqinprogress9               : out std_logic;                                                                -- rxeqinprogress9
			rxeqinprogress10              : out std_logic;                                                                -- rxeqinprogress10
			rxeqinprogress11              : out std_logic;                                                                -- rxeqinprogress11
			rxeqinprogress12              : out std_logic;                                                                -- rxeqinprogress12
			rxeqinprogress13              : out std_logic;                                                                -- rxeqinprogress13
			rxeqinprogress14              : out std_logic;                                                                -- rxeqinprogress14
			rxeqinprogress15              : out std_logic;                                                                -- rxeqinprogress15
			invalidreq8                   : out std_logic;                                                                -- invalidreq8
			invalidreq9                   : out std_logic;                                                                -- invalidreq9
			invalidreq10                  : out std_logic;                                                                -- invalidreq10
			invalidreq11                  : out std_logic;                                                                -- invalidreq11
			invalidreq12                  : out std_logic;                                                                -- invalidreq12
			invalidreq13                  : out std_logic;                                                                -- invalidreq13
			invalidreq14                  : out std_logic;                                                                -- invalidreq14
			invalidreq15                  : out std_logic;                                                                -- invalidreq15
			rxdata8                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata8
			rxdata9                       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata9
			rxdata10                      : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata10
			rxdata11                      : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata11
			rxdata12                      : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata12
			rxdata13                      : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata13
			rxdata14                      : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata14
			rxdata15                      : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- rxdata15
			rxdatak8                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak8
			rxdatak9                      : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak9
			rxdatak10                     : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak10
			rxdatak11                     : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak11
			rxdatak12                     : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak12
			rxdatak13                     : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak13
			rxdatak14                     : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak14
			rxdatak15                     : in  std_logic_vector(3 downto 0)                          := (others => 'X'); -- rxdatak15
			phystatus8                    : in  std_logic                                             := 'X';             -- phystatus8
			phystatus9                    : in  std_logic                                             := 'X';             -- phystatus9
			phystatus10                   : in  std_logic                                             := 'X';             -- phystatus10
			phystatus11                   : in  std_logic                                             := 'X';             -- phystatus11
			phystatus12                   : in  std_logic                                             := 'X';             -- phystatus12
			phystatus13                   : in  std_logic                                             := 'X';             -- phystatus13
			phystatus14                   : in  std_logic                                             := 'X';             -- phystatus14
			phystatus15                   : in  std_logic                                             := 'X';             -- phystatus15
			rxvalid8                      : in  std_logic                                             := 'X';             -- rxvalid8
			rxvalid9                      : in  std_logic                                             := 'X';             -- rxvalid9
			rxvalid10                     : in  std_logic                                             := 'X';             -- rxvalid10
			rxvalid11                     : in  std_logic                                             := 'X';             -- rxvalid11
			rxvalid12                     : in  std_logic                                             := 'X';             -- rxvalid12
			rxvalid13                     : in  std_logic                                             := 'X';             -- rxvalid13
			rxvalid14                     : in  std_logic                                             := 'X';             -- rxvalid14
			rxvalid15                     : in  std_logic                                             := 'X';             -- rxvalid15
			rxstatus8                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus8
			rxstatus9                     : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus9
			rxstatus10                    : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus10
			rxstatus11                    : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus11
			rxstatus12                    : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus12
			rxstatus13                    : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus13
			rxstatus14                    : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus14
			rxstatus15                    : in  std_logic_vector(2 downto 0)                          := (others => 'X'); -- rxstatus15
			rxelecidle8                   : in  std_logic                                             := 'X';             -- rxelecidle8
			rxelecidle9                   : in  std_logic                                             := 'X';             -- rxelecidle9
			rxelecidle10                  : in  std_logic                                             := 'X';             -- rxelecidle10
			rxelecidle11                  : in  std_logic                                             := 'X';             -- rxelecidle11
			rxelecidle12                  : in  std_logic                                             := 'X';             -- rxelecidle12
			rxelecidle13                  : in  std_logic                                             := 'X';             -- rxelecidle13
			rxelecidle14                  : in  std_logic                                             := 'X';             -- rxelecidle14
			rxelecidle15                  : in  std_logic                                             := 'X';             -- rxelecidle15
			rxsynchd8                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd8
			rxsynchd9                     : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd9
			rxsynchd10                    : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd10
			rxsynchd11                    : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd11
			rxsynchd12                    : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd12
			rxsynchd13                    : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd13
			rxsynchd14                    : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd14
			rxsynchd15                    : in  std_logic_vector(1 downto 0)                          := (others => 'X'); -- rxsynchd15
			rxblkst8                      : in  std_logic                                             := 'X';             -- rxblkst8
			rxblkst9                      : in  std_logic                                             := 'X';             -- rxblkst9
			rxblkst10                     : in  std_logic                                             := 'X';             -- rxblkst10
			rxblkst11                     : in  std_logic                                             := 'X';             -- rxblkst11
			rxblkst12                     : in  std_logic                                             := 'X';             -- rxblkst12
			rxblkst13                     : in  std_logic                                             := 'X';             -- rxblkst13
			rxblkst14                     : in  std_logic                                             := 'X';             -- rxblkst14
			rxblkst15                     : in  std_logic                                             := 'X';             -- rxblkst15
			rxdataskip8                   : in  std_logic                                             := 'X';             -- rxdataskip8
			rxdataskip9                   : in  std_logic                                             := 'X';             -- rxdataskip9
			rxdataskip10                  : in  std_logic                                             := 'X';             -- rxdataskip10
			rxdataskip11                  : in  std_logic                                             := 'X';             -- rxdataskip11
			rxdataskip12                  : in  std_logic                                             := 'X';             -- rxdataskip12
			rxdataskip13                  : in  std_logic                                             := 'X';             -- rxdataskip13
			rxdataskip14                  : in  std_logic                                             := 'X';             -- rxdataskip14
			rxdataskip15                  : in  std_logic                                             := 'X';             -- rxdataskip15
			dirfeedback8                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback8
			dirfeedback9                  : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback9
			dirfeedback10                 : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback10
			dirfeedback11                 : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback11
			dirfeedback12                 : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback12
			dirfeedback13                 : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback13
			dirfeedback14                 : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback14
			dirfeedback15                 : in  std_logic_vector(5 downto 0)                          := (others => 'X'); -- dirfeedback15
			rx_in8                        : in  std_logic                                             := 'X';             -- rx_in8
			rx_in9                        : in  std_logic                                             := 'X';             -- rx_in9
			rx_in10                       : in  std_logic                                             := 'X';             -- rx_in10
			rx_in11                       : in  std_logic                                             := 'X';             -- rx_in11
			rx_in12                       : in  std_logic                                             := 'X';             -- rx_in12
			rx_in13                       : in  std_logic                                             := 'X';             -- rx_in13
			rx_in14                       : in  std_logic                                             := 'X';             -- rx_in14
			rx_in15                       : in  std_logic                                             := 'X';             -- rx_in15
			tx_out8                       : out std_logic;                                                                -- tx_out8
			tx_out9                       : out std_logic;                                                                -- tx_out9
			tx_out10                      : out std_logic;                                                                -- tx_out10
			tx_out11                      : out std_logic;                                                                -- tx_out11
			tx_out12                      : out std_logic;                                                                -- tx_out12
			tx_out13                      : out std_logic;                                                                -- tx_out13
			tx_out14                      : out std_logic;                                                                -- tx_out14
			tx_out15                      : out std_logic;                                                                -- tx_out15
			hip_reconfig_clk              : in  std_logic                                             := 'X';             -- clk
			hip_reconfig_rst_n            : in  std_logic                                             := 'X';             -- reset_n
			hip_reconfig_address          : in  std_logic_vector(20 downto 0)                         := (others => 'X'); -- address
			hip_reconfig_read             : in  std_logic                                             := 'X';             -- read
			hip_reconfig_readdata         : out std_logic_vector(7 downto 0);                                             -- readdata
			hip_reconfig_readdatavalid    : out std_logic;                                                                -- readdatavalid
			hip_reconfig_write            : in  std_logic                                             := 'X';             -- write
			hip_reconfig_writedata        : in  std_logic_vector(7 downto 0)                          := (others => 'X'); -- writedata
			hip_reconfig_waitrequest      : out std_logic;                                                                -- waitrequest
			xcvr_reconfig_clk             : in  std_logic                                             := 'X';             -- clk
			xcvr_reconfig_reset           : in  std_logic                                             := 'X';             -- reset
			xcvr_reconfig_address         : in  std_logic_vector(14 downto 0)                         := (others => 'X'); -- address
			xcvr_reconfig_read            : in  std_logic                                             := 'X';             -- read
			xcvr_reconfig_readdata        : out std_logic_vector(31 downto 0);                                            -- readdata
			xcvr_reconfig_write           : in  std_logic                                             := 'X';             -- write
			xcvr_reconfig_writedata       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- writedata
			xcvr_reconfig_waitrequest     : out std_logic;                                                                -- waitrequest
			reconfig_pll0_clk             : in  std_logic                                             := 'X';             -- clk
			reconfig_pll0_reset           : in  std_logic                                             := 'X';             -- reset
			reconfig_pll0_address         : in  std_logic_vector(10 downto 0)                         := (others => 'X'); -- address
			reconfig_pll0_read            : in  std_logic                                             := 'X';             -- read
			reconfig_pll0_readdata        : out std_logic_vector(31 downto 0);                                            -- readdata
			reconfig_pll0_write           : in  std_logic                                             := 'X';             -- write
			reconfig_pll0_writedata       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- writedata
			reconfig_pll0_waitrequest     : out std_logic;                                                                -- waitrequest
			reconfig_pll1_clk             : in  std_logic                                             := 'X';             -- clk
			reconfig_pll1_reset           : in  std_logic                                             := 'X';             -- reset
			reconfig_pll1_address         : in  std_logic_vector(10 downto 0)                         := (others => 'X'); -- address
			reconfig_pll1_read            : in  std_logic                                             := 'X';             -- read
			reconfig_pll1_readdata        : out std_logic_vector(31 downto 0);                                            -- readdata
			reconfig_pll1_write           : in  std_logic                                             := 'X';             -- write
			reconfig_pll1_writedata       : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- writedata
			reconfig_pll1_waitrequest     : out std_logic;                                                                -- waitrequest
			aux_test_out                  : out std_logic_vector(6 downto 0);                                             -- aux_test_out
			test_out                      : out std_logic_vector(255 downto 0);                                           -- test_out
			pli_avmm_master_clk           : in  std_logic                                             := 'X';             -- clk
			pli_avmm_master_reset         : in  std_logic                                             := 'X';             -- reset
			pli_avmm_master_write         : in  std_logic                                             := 'X';             -- write
			pli_avmm_master_read          : in  std_logic                                             := 'X';             -- read
			pli_avmm_master_address       : in  std_logic_vector(19 downto 0)                         := (others => 'X'); -- address
			pli_avmm_master_writedata     : in  std_logic_vector(31 downto 0)                         := (others => 'X'); -- writedata
			pli_avmm_master_waitrequest   : out std_logic;                                                                -- waitrequest
			pli_avmm_master_readdatavalid : out std_logic;                                                                -- readdatavalid
			pli_avmm_master_readdata      : out std_logic_vector(31 downto 0);                                            -- readdata
			ceb_cdm_convert_data          : in  std_logic_vector(31 downto 0)                         := (others => 'X')  -- ceb_cdm_convert_data
		);
	end component qsys_top_pcie_s10_hip_avmm_bridge_1_altera_pcie_s10_hip_avmm_bridge_2220_hmzxtpi_cmp;

	for pcie_s10_hip_avmm_bridge_1 : qsys_top_pcie_s10_hip_avmm_bridge_1_altera_pcie_s10_hip_avmm_bridge_2220_hmzxtpi_cmp
		use entity altera_pcie_s10_hip_avmm_bridge_2220.qsys_top_pcie_s10_hip_avmm_bridge_1_altera_pcie_s10_hip_avmm_bridge_2220_hmzxtpi;
begin

	pcie_s10_hip_avmm_bridge_1 : component qsys_top_pcie_s10_hip_avmm_bridge_1_altera_pcie_s10_hip_avmm_bridge_2220_hmzxtpi_cmp
		generic map (
			enable_rx_buffer_limit_ports_hwtcl                                              => 1,
			pf0_bar0_address_width_hwtcl                                                    => 9,
			pf0_bar0_enable_rxm_burst_hwtcl                                                 => 0,
			pf0_bar1_address_width_hwtcl                                                    => 0,
			pf0_bar1_enable_rxm_burst_hwtcl                                                 => 0,
			pf0_bar2_address_width_hwtcl                                                    => 13,
			pf0_bar2_enable_rxm_burst_hwtcl                                                 => 0,
			pf0_bar3_address_width_hwtcl                                                    => 0,
			pf0_bar3_enable_rxm_burst_hwtcl                                                 => 0,
			pf0_bar4_address_width_hwtcl                                                    => 0,
			pf0_bar4_enable_rxm_burst_hwtcl                                                 => 0,
			pf0_bar5_address_width_hwtcl                                                    => 0,
			pf0_bar5_enable_rxm_burst_hwtcl                                                 => 0,
			pf0_expansion_base_address_register_hwtcl                                       => 0,
			avmm_addr_width_hwtcl                                                           => 64,
			avmm_number_of_tags_hwtcl                                                       => 16,
			dma_enabled_hwtcl                                                               => 1,
			enable_advanced_interrupt_hwtcl                                                 => 1,
			hptxs_enabled_hwtcl                                                             => 0,
			hptxs_enabled_mapping_hwtcl                                                     => 0,
			hptxs_address_translation_table_address_width_hwtcl                             => 9,
			hptxs_address_translation_window_address_width_hwtcl                            => 16,
			txs_address_width_hwtcl                                                         => 64,
			txs_data_width_hwtcl                                                            => 32,
			hptxs_address_width_hwtcl                                                       => 25,
			enable_64adapter_hwtcl                                                          => 0,
			enable_plladapter_hwtcl                                                         => 0,
			cg_impl_cra_av_slave_port_hwtcl                                                 => 1,
			cg_enable_a2p_interrupt_hwtcl                                                   => 0,
			cg_a2p_addr_map_num_entries_hwtcl                                               => 2,
			cg_a2p_addr_map_pass_thru_bits_hwtcl                                            => 12,
			dma_instantiate_controller_hwtcl                                                => 1,
			hip_reconfig_hwtcl                                                              => 0,
			xcvr_reconfig_hwtcl                                                             => 0,
			xcvr_adme_hwtcl                                                                 => 0,
			pcie_link_inspector_hwtcl                                                       => 0,
			pcie_link_inspector_avmm_hwtcl                                                  => 0,
			enable_test_out_hwtcl                                                           => 0,
			eios_workaround_enable_hwtcl                                                    => 0,
			enable_pcie_cv_fix                                                              => 0,
			cvp_jtag0                                                                       => 0,
			cvp_jtag1                                                                       => 0,
			cvp_jtag2                                                                       => 0,
			cvp_jtag3                                                                       => 0,
			pf0_cardbus_cis_pointer                                                         => 0,
			pf0_mask_radm_2                                                                 => 3,
			pf0_sn_ser_num_reg_1_dw                                                         => 0,
			pf0_sn_ser_num_reg_2_dw                                                         => 0,
			pf0_sriov_sup_page_size                                                         => 0,
			pf1_cardbus_cis_pointer                                                         => 0,
			pf1_sn_ser_num_reg_1_dw                                                         => 0,
			pf1_sn_ser_num_reg_2_dw                                                         => 0,
			pf1_sriov_sup_page_size                                                         => 0,
			pf2_cardbus_cis_pointer                                                         => 0,
			pf2_sn_ser_num_reg_1_dw                                                         => 0,
			pf2_sn_ser_num_reg_2_dw                                                         => 0,
			pf2_sriov_sup_page_size                                                         => 0,
			pf3_cardbus_cis_pointer                                                         => 0,
			pf3_sn_ser_num_reg_1_dw                                                         => 0,
			pf3_sn_ser_num_reg_2_dw                                                         => 0,
			pf3_sriov_sup_page_size                                                         => 0,
			test_in_hi                                                                      => 0,
			test_in_lo                                                                      => 0,
			device_family                                                                   => "Stratix 10",
			adp_bypass                                                                      => "false",
			aux_warm_reset_ctl                                                              => "true",
			cfg_blk_crs_en                                                                  => "false",
			cfg_dbi_pf0_table_size                                                          => 262,
			cfg_dbi_pf1_start_addr                                                          => 320,
			cfg_g3_pset_coeff_0                                                             => 64320,
			cfg_g3_pset_coeff_1                                                             => 44160,
			cfg_g3_pset_coeff_10                                                            => 84480,
			cfg_g3_pset_coeff_2                                                             => 52224,
			cfg_g3_pset_coeff_3                                                             => 36096,
			cfg_g3_pset_coeff_4                                                             => 3840,
			cfg_g3_pset_coeff_5                                                             => 3462,
			cfg_g3_pset_coeff_6                                                             => 3336,
			cfg_g3_pset_coeff_7                                                             => 51846,
			cfg_g3_pset_coeff_8                                                             => 35592,
			cfg_g3_pset_coeff_9                                                             => 3210,
			clkmod_gen3_hclk_div_sel                                                        => "hclk_div2",
			clkmod_gen3_hclk_source_sel                                                     => "hclk_0",
			clkmod_hip_clk_dis                                                              => "false",
			clkmod_pclk_sel                                                                 => "pclk_ch3",
			clkmod_pld_clk_out_sel                                                          => "div2",
			clkmod_pld_clk_out_sel_2x                                                       => "aib2x_div2",
			clock_ctl_rsvd_3                                                                => "false",
			clock_ctl_rsvd_5                                                                => "false",
			clrhip_not_rst_sticky                                                           => "false",
			crs_override                                                                    => "false",
			crs_override_value                                                              => "true",
			cvp_blocking_dis                                                                => "false",
			cvp_clk_sel                                                                     => "false",
			cvp_data_compressed                                                             => "false",
			cvp_data_encrypted                                                              => "false",
			cvp_extra                                                                       => "false",
			cvp_hard_reset_bypass                                                           => "false",
			cvp_hip_clk_sel_default                                                         => "false",
			cvp_intf_reset_ctl                                                              => 2,
			cvp_irq_en                                                                      => "false",
			cvp_mode_default                                                                => "false",
			cvp_mode_gating_dis                                                             => "false",
			cvp_rate_sel                                                                    => "false",
			cvp_user_id                                                                     => 0,
			cvp_vsec_id                                                                     => 4466,
			cvp_vsec_rev                                                                    => 0,
			cvp_warm_rst_ready_force_bit0                                                   => "false",
			cvp_warm_rst_ready_force_bit1                                                   => "false",
			cvp_warm_rst_req_ena                                                            => "disable",
			cvp_write_mask_ctl                                                              => 3,
			device_type                                                                     => "dev_nep",
			ecc_chk_val                                                                     => "true",
			ecc_gen_val                                                                     => "false",
			eco_flops                                                                       => 0,
			eqctrl_adp_ctle                                                                 => "false",
			eqctrl_ctle_val                                                                 => "ctle_val_0",
			eqctrl_dir_mode_en                                                              => "false",
			eqctrl_fom_mode_en                                                              => "false",
			eqctrl_legacy_mode_en                                                           => "false",
			eqctrl_num_fom_cycles                                                           => 0,
			eqctrl_use_dsp_rxpreset                                                         => "false",
			func_mode                                                                       => "enable",
			gpio_irq                                                                        => 0,
			hip_pcs_chnl_en                                                                 => 255,
			hrc_chnl_cal_done_active                                                        => "chnl_cal_done_0_to_7",
			hrc_chnl_en                                                                     => 255,
			hrc_chnl_txpll_master_cgb_rst_en                                                => 2,
			hrc_chnl_txpll_rst_en                                                           => 6,
			hrc_en_pcs_fifo_err                                                             => "false",
			hrc_force_inactive_rst                                                          => "false",
			hrc_fref_clk_active                                                             => "fref_clk_sel_0",
			hrc_mask_tx_pll_lock_active                                                     => "mask_tx_pll_lock_0",
			hrc_pll_cal_done_active                                                         => "pll_cal_done_12",
			hrc_pll_perst_en                                                                => "disable",
			hrc_pma_perst_en                                                                => "level",
			hrc_rstctl_1ms                                                                  => 0,
			hrc_rstctl_1us                                                                  => 0,
			hrc_rstctl_timer_type_a                                                         => "fref_cyc_a",
			hrc_rstctl_timer_type_f                                                         => "fref_cyc_f",
			hrc_rstctl_timer_type_g                                                         => "fref_cyc_g",
			hrc_rstctl_timer_type_h                                                         => "fref_cyc_h",
			hrc_rstctl_timer_type_i                                                         => "fref_cyc_i",
			hrc_rstctl_timer_type_j                                                         => "fref_cyc_j",
			hrc_rstctl_timer_value_a                                                        => 10,
			hrc_rstctl_timer_value_f                                                        => 10,
			hrc_rstctl_timer_value_g                                                        => 10,
			hrc_rstctl_timer_value_h                                                        => 4,
			hrc_rstctl_timer_value_i                                                        => 20,
			hrc_rstctl_timer_value_j                                                        => 20,
			hrc_rx_pcs_rst_n_active                                                         => "rx_pcs_rst_0_to_7",
			hrc_rx_pll_lock_active                                                          => "rx_pll_lock_0_to_7",
			hrc_rx_pma_rstb_active                                                          => "rx_pma_rstb_0_to_7",
			hrc_soft_rstctrl_clr                                                            => "false",
			hrc_soft_rstctrl_en                                                             => "disable",
			hrc_tx_lc_pll_rstb_active                                                       => "tx_lc_pll_rstb_12",
			hrc_tx_lcff_pll_lock_active                                                     => "tx_lcff_pll_lock_12",
			hrc_tx_pcs_rst_n_active                                                         => "tx_pcs_rst_0_to_7",
			irq_misc_ctrl                                                                   => 0,
			k_phy_misc_ctrl_rsvd_0_5                                                        => 32,
			k_phy_misc_ctrl_rsvd_13_15                                                      => 0,
			pf0_ack_n_fts                                                                   => 255,
			pf0_adv_err_int_msg_num                                                         => 0,
			pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      => 258,
			pf0_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      => 259,
			pf0_aer_cap_root_err_status_off_addr_byte0                                      => 304,
			pf0_aer_cap_version                                                             => 2,
			pf0_aer_next_offset                                                             => 328,
			pf0_ari_cap_ari_base_addr_byte2                                                 => 378,
			pf0_ari_cap_ari_base_addr_byte3                                                 => 379,
			pf0_ari_cap_version                                                             => 1,
			pf0_ari_next_offset                                                             => 392,
			pf0_ats_cap_ats_cap_hdr_reg_addr_byte2                                          => 646,
			pf0_ats_cap_ats_cap_hdr_reg_addr_byte3                                          => 647,
			pf0_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                => 648,
			pf0_ats_cap_version                                                             => 1,
			pf0_ats_capabilities_ctrl_reg_rsvdp_7                                           => "false",
			pf0_ats_next_offset                                                             => 0,
			pf0_auto_lane_flip_ctrl_en                                                      => "enable",
			pf0_aux_clk_freq                                                                => 500,
			pf0_aux_clk_freq_off_rsvdp_10                                                   => 0,
			pf0_aux_curr                                                                    => 0,
			pf0_bar0_mem_io                                                                 => "pf0_bar0_mem",
			pf0_bar0_prefetch                                                               => "true",
			pf0_bar0_start                                                                  => 0,
			pf0_bar0_type                                                                   => "pf0_bar0_mem64",
			pf0_bar1_mem_io                                                                 => "pf0_bar1_mem",
			pf0_bar1_prefetch                                                               => "false",
			pf0_bar1_start                                                                  => 0,
			pf0_bar1_type                                                                   => "pf0_bar1_mem32",
			pf0_bar2_mem_io                                                                 => "pf0_bar2_mem",
			pf0_bar2_prefetch                                                               => "false",
			pf0_bar2_start                                                                  => 0,
			pf0_bar2_type                                                                   => "pf0_bar2_mem32",
			pf0_bar3_mem_io                                                                 => "pf0_bar3_mem",
			pf0_bar3_prefetch                                                               => "false",
			pf0_bar3_start                                                                  => 0,
			pf0_bar3_type                                                                   => "pf0_bar3_mem32",
			pf0_bar4_mem_io                                                                 => "pf0_bar4_mem",
			pf0_bar4_prefetch                                                               => "false",
			pf0_bar4_start                                                                  => 0,
			pf0_bar4_type                                                                   => "pf0_bar4_mem32",
			pf0_bar5_mem_io                                                                 => "pf0_bar5_mem",
			pf0_bar5_prefetch                                                               => "false",
			pf0_bar5_start                                                                  => 0,
			pf0_bar5_type                                                                   => "pf0_bar5_mem32",
			pf0_base_class_code                                                             => 0,
			pf0_cap_id_nxt_ptr_reg_rsvdp_20                                                 => "false",
			pf0_cap_pointer                                                                 => 64,
			pf0_common_clk_n_fts                                                            => 255,
			pf0_con_status_reg_rsvdp_2                                                      => "false",
			pf0_con_status_reg_rsvdp_4                                                      => 0,
			pf0_config_phy_tx_change                                                        => "pf0_full_swing",
			pf0_config_tx_comp_rx                                                           => "false",
			pf0_cross_link_active                                                           => "false",
			pf0_cross_link_en                                                               => "false",
			pf0_d1_support                                                                  => "pf0_d1_not_supported",
			pf0_d2_support                                                                  => "pf0_d2_not_supported",
			pf0_dbi_reserved_0                                                              => 0,
			pf0_dbi_reserved_1                                                              => 0,
			pf0_dbi_reserved_10                                                             => 0,
			pf0_dbi_reserved_11                                                             => 0,
			pf0_dbi_reserved_12                                                             => 0,
			pf0_dbi_reserved_13                                                             => 0,
			pf0_dbi_reserved_14                                                             => 0,
			pf0_dbi_reserved_15                                                             => 0,
			pf0_dbi_reserved_16                                                             => 0,
			pf0_dbi_reserved_17                                                             => 0,
			pf0_dbi_reserved_18                                                             => 0,
			pf0_dbi_reserved_19                                                             => 0,
			pf0_dbi_reserved_2                                                              => 0,
			pf0_dbi_reserved_20                                                             => 0,
			pf0_dbi_reserved_21                                                             => 0,
			pf0_dbi_reserved_22                                                             => 0,
			pf0_dbi_reserved_23                                                             => 0,
			pf0_dbi_reserved_24                                                             => 0,
			pf0_dbi_reserved_25                                                             => 0,
			pf0_dbi_reserved_26                                                             => 0,
			pf0_dbi_reserved_27                                                             => 0,
			pf0_dbi_reserved_28                                                             => 0,
			pf0_dbi_reserved_29                                                             => 0,
			pf0_dbi_reserved_3                                                              => 0,
			pf0_dbi_reserved_30                                                             => 0,
			pf0_dbi_reserved_31                                                             => 0,
			pf0_dbi_reserved_32                                                             => 0,
			pf0_dbi_reserved_33                                                             => 0,
			pf0_dbi_reserved_34                                                             => 0,
			pf0_dbi_reserved_35                                                             => 0,
			pf0_dbi_reserved_36                                                             => 0,
			pf0_dbi_reserved_37                                                             => 0,
			pf0_dbi_reserved_38                                                             => 0,
			pf0_dbi_reserved_39                                                             => 0,
			pf0_dbi_reserved_4                                                              => 0,
			pf0_dbi_reserved_40                                                             => 0,
			pf0_dbi_reserved_41                                                             => 0,
			pf0_dbi_reserved_42                                                             => 0,
			pf0_dbi_reserved_43                                                             => 0,
			pf0_dbi_reserved_44                                                             => 0,
			pf0_dbi_reserved_45                                                             => 0,
			pf0_dbi_reserved_46                                                             => 0,
			pf0_dbi_reserved_47                                                             => 0,
			pf0_dbi_reserved_48                                                             => 0,
			pf0_dbi_reserved_49                                                             => 0,
			pf0_dbi_reserved_5                                                              => 0,
			pf0_dbi_reserved_50                                                             => 0,
			pf0_dbi_reserved_51                                                             => 0,
			pf0_dbi_reserved_52                                                             => 0,
			pf0_dbi_reserved_53                                                             => 0,
			pf0_dbi_reserved_54                                                             => 0,
			pf0_dbi_reserved_55                                                             => 0,
			pf0_dbi_reserved_56                                                             => 0,
			pf0_dbi_reserved_57                                                             => 0,
			pf0_dbi_reserved_6                                                              => 0,
			pf0_dbi_reserved_7                                                              => 0,
			pf0_dbi_reserved_8                                                              => 0,
			pf0_dbi_reserved_9                                                              => 0,
			pf0_dbi_ro_wr_en                                                                => "enable",
			pf0_device_capabilities_reg_rsvdp_12                                            => 0,
			pf0_device_capabilities_reg_rsvdp_16                                            => 0,
			pf0_device_capabilities_reg_rsvdp_29                                            => 0,
			pf0_direct_speed_change                                                         => "pf0_auto_speed_chg",
			pf0_disable_fc_wd_timer                                                         => "enable",
			pf0_disable_scrambler_gen_3                                                     => "enable",
			pf0_dll_link_en                                                                 => "enable",
			pf0_dsi                                                                         => "pf0_not_required",
			pf0_dsp_rx_preset_hint0                                                         => 0,
			pf0_dsp_rx_preset_hint1                                                         => 0,
			pf0_dsp_rx_preset_hint10                                                        => 0,
			pf0_dsp_rx_preset_hint11                                                        => 0,
			pf0_dsp_rx_preset_hint12                                                        => 0,
			pf0_dsp_rx_preset_hint13                                                        => 0,
			pf0_dsp_rx_preset_hint14                                                        => 0,
			pf0_dsp_rx_preset_hint15                                                        => 0,
			pf0_dsp_rx_preset_hint2                                                         => 0,
			pf0_dsp_rx_preset_hint3                                                         => 0,
			pf0_dsp_rx_preset_hint4                                                         => 0,
			pf0_dsp_rx_preset_hint5                                                         => 0,
			pf0_dsp_rx_preset_hint6                                                         => 0,
			pf0_dsp_rx_preset_hint7                                                         => 0,
			pf0_dsp_rx_preset_hint8                                                         => 0,
			pf0_dsp_rx_preset_hint9                                                         => 0,
			pf0_dsp_tx_preset0                                                              => 0,
			pf0_dsp_tx_preset1                                                              => 0,
			pf0_dsp_tx_preset10                                                             => 0,
			pf0_dsp_tx_preset11                                                             => 0,
			pf0_dsp_tx_preset12                                                             => 0,
			pf0_dsp_tx_preset13                                                             => 0,
			pf0_dsp_tx_preset14                                                             => 0,
			pf0_dsp_tx_preset15                                                             => 0,
			pf0_dsp_tx_preset2                                                              => 0,
			pf0_dsp_tx_preset3                                                              => 0,
			pf0_dsp_tx_preset4                                                              => 0,
			pf0_dsp_tx_preset5                                                              => 0,
			pf0_dsp_tx_preset6                                                              => 0,
			pf0_dsp_tx_preset7                                                              => 0,
			pf0_dsp_tx_preset8                                                              => 0,
			pf0_dsp_tx_preset9                                                              => 0,
			pf0_eidle_timer                                                                 => 0,
			pf0_eq_eieos_cnt                                                                => "enable",
			pf0_eq_phase_2_3                                                                => "enable",
			pf0_eq_redo                                                                     => "enable",
			pf0_exp_rom_bar_mask_reg_rsvdp_1                                                => 0,
			pf0_exp_rom_base_addr_reg_rsvdp_1                                               => 0,
			pf0_fast_link_mode                                                              => "false",
			pf0_fast_training_seq                                                           => 255,
			pf0_forward_user_vsec                                                           => "false",
			pf0_gen1_ei_inference                                                           => "pf0_use_rx_eidle",
			pf0_gen2_ctrl_off_rsvdp_22                                                      => 0,
			pf0_gen3_dc_balance_disable                                                     => "enable",
			pf0_gen3_dllp_xmt_delay_disable                                                 => "enable",
			pf0_gen3_eq_control_off_rsvdp_26                                                => 0,
			pf0_gen3_eq_control_off_rsvdp_6                                                 => 0,
			pf0_gen3_eq_eval_2ms_disable                                                    => "pf0_abort",
			pf0_gen3_eq_fb_mode                                                             => "pf0_dir_chg",
			pf0_gen3_eq_fb_mode_dir_change_off_rsvdp_18                                     => 0,
			pf0_gen3_eq_fmdc_max_post_cusror_delta                                          => 2,
			pf0_gen3_eq_fmdc_max_pre_cusror_delta                                           => 2,
			pf0_gen3_eq_fmdc_n_evals                                                        => 4,
			pf0_gen3_eq_fmdc_t_min_phase23                                                  => 2,
			pf0_gen3_eq_fom_inc_initial_eval                                                => "pf0_ignore_init_fom",
			pf0_gen3_eq_local_fs                                                            => 60,
			pf0_gen3_eq_local_fs_lf_off_rsvdp_12                                            => 0,
			pf0_gen3_eq_local_lf                                                            => 20,
			pf0_gen3_eq_phase23_exit_mode                                                   => "pf0_next_rec_speed",
			pf0_gen3_eq_pset_req_as_coef                                                    => "false",
			pf0_gen3_eq_pset_req_vec                                                        => 256,
			pf0_gen3_equalization_disable                                                   => "enable",
			pf0_gen3_related_off_rsvdp_1                                                    => 0,
			pf0_gen3_related_off_rsvdp_13                                                   => 0,
			pf0_gen3_related_off_rsvdp_19                                                   => 0,
			pf0_gen3_zrxdc_noncompl                                                         => "pf0_compliant",
			pf0_global_inval_spprtd                                                         => "false",
			pf0_header_type                                                                 => 0,
			pf0_int_pin                                                                     => "pf0_inta",
			pf0_invalidate_q_depth                                                          => 0,
			pf0_lane_equalization_control01_reg_rsvdp_15                                    => "false",
			pf0_lane_equalization_control01_reg_rsvdp_23                                    => "false",
			pf0_lane_equalization_control01_reg_rsvdp_31                                    => "false",
			pf0_lane_equalization_control01_reg_rsvdp_7                                     => "false",
			pf0_lane_equalization_control1011_reg_rsvdp_15                                  => "false",
			pf0_lane_equalization_control1011_reg_rsvdp_23                                  => "false",
			pf0_lane_equalization_control1011_reg_rsvdp_31                                  => "false",
			pf0_lane_equalization_control1011_reg_rsvdp_7                                   => "false",
			pf0_lane_equalization_control1213_reg_rsvdp_15                                  => "false",
			pf0_lane_equalization_control1213_reg_rsvdp_23                                  => "false",
			pf0_lane_equalization_control1213_reg_rsvdp_31                                  => "false",
			pf0_lane_equalization_control1213_reg_rsvdp_7                                   => "false",
			pf0_lane_equalization_control1415_reg_rsvdp_15                                  => "false",
			pf0_lane_equalization_control1415_reg_rsvdp_23                                  => "false",
			pf0_lane_equalization_control1415_reg_rsvdp_31                                  => "false",
			pf0_lane_equalization_control1415_reg_rsvdp_7                                   => "false",
			pf0_lane_equalization_control23_reg_rsvdp_15                                    => "false",
			pf0_lane_equalization_control23_reg_rsvdp_23                                    => "false",
			pf0_lane_equalization_control23_reg_rsvdp_31                                    => "false",
			pf0_lane_equalization_control23_reg_rsvdp_7                                     => "false",
			pf0_lane_equalization_control45_reg_rsvdp_15                                    => "false",
			pf0_lane_equalization_control45_reg_rsvdp_23                                    => "false",
			pf0_lane_equalization_control45_reg_rsvdp_31                                    => "false",
			pf0_lane_equalization_control45_reg_rsvdp_7                                     => "false",
			pf0_lane_equalization_control67_reg_rsvdp_15                                    => "false",
			pf0_lane_equalization_control67_reg_rsvdp_23                                    => "false",
			pf0_lane_equalization_control67_reg_rsvdp_31                                    => "false",
			pf0_lane_equalization_control67_reg_rsvdp_7                                     => "false",
			pf0_lane_equalization_control89_reg_rsvdp_15                                    => "false",
			pf0_lane_equalization_control89_reg_rsvdp_23                                    => "false",
			pf0_lane_equalization_control89_reg_rsvdp_31                                    => "false",
			pf0_lane_equalization_control89_reg_rsvdp_7                                     => "false",
			pf0_link_capabilities_reg_rsvdp_23                                              => "false",
			pf0_link_capable                                                                => "pf0_conn_x8",
			pf0_link_control_link_status_reg_rsvdp_12                                       => 0,
			pf0_link_control_link_status_reg_rsvdp_2                                        => "false",
			pf0_link_control_link_status_reg_rsvdp_25                                       => 0,
			pf0_link_control_link_status_reg_rsvdp_9                                        => "false",
			pf0_link_disable                                                                => "false",
			pf0_link_num                                                                    => 0,
			pf0_loopback_enable                                                             => "false",
			pf0_mask_radm_1                                                                 => 8200,
			pf0_max_func_num                                                                => "pf0_one_function",
			pf0_misc_control_1_off_rsvdp_1                                                  => 0,
			pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             => 81,
			pf0_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             => 82,
			pf0_msix_cap_msix_pba_offset_reg_addr_byte0                                     => 184,
			pf0_msix_cap_msix_pba_offset_reg_addr_byte1                                     => 185,
			pf0_msix_cap_msix_pba_offset_reg_addr_byte2                                     => 186,
			pf0_msix_cap_msix_pba_offset_reg_addr_byte3                                     => 187,
			pf0_msix_cap_msix_table_offset_reg_addr_byte0                                   => 180,
			pf0_msix_cap_msix_table_offset_reg_addr_byte1                                   => 181,
			pf0_msix_cap_msix_table_offset_reg_addr_byte2                                   => 182,
			pf0_msix_cap_msix_table_offset_reg_addr_byte3                                   => 183,
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           => 177,
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           => 178,
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           => 179,
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                => 2097330,
			pf0_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                => 2097331,
			pf0_multi_func                                                                  => "false",
			pf0_no_soft_rst                                                                 => "pf0_not_internally_reset",
			pf0_num_of_lanes                                                                => 8,
			pf0_page_aligned_req                                                            => "false",
			pf0_pci_msi_64_bit_addr_cap                                                     => "true",
			pf0_pci_msi_cap_next_offset                                                     => 112,
			pf0_pci_msi_enable                                                              => "false",
			pf0_pci_msi_multiple_msg_cap                                                    => "pf0_msi_vec_1",
			pf0_pci_msi_multiple_msg_en                                                     => 0,
			pf0_pci_msix_bir                                                                => 0,
			pf0_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      => 0,
			pf0_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                => 0,
			pf0_pci_msix_cap_next_offset                                                    => 0,
			pf0_pci_msix_enable                                                             => "false",
			pf0_pci_msix_enable_vfcomm_cs2                                                  => "false",
			pf0_pci_msix_function_mask                                                      => "false",
			pf0_pci_msix_function_mask_vfcomm_cs2                                           => "false",
			pf0_pci_msix_pba                                                                => 0,
			pf0_pci_msix_pba_offset                                                         => 0,
			pf0_pci_msix_table_offset                                                       => 0,
			pf0_pci_msix_table_size                                                         => 0,
			pf0_pci_msix_table_size_vfcomm_cs2                                              => 0,
			pf0_pci_type0_bar0_enabled                                                      => "enable",
			pf0_pci_type0_bar1_dummy_mask_7_1                                               => 127,
			pf0_pci_type0_bar1_enabled                                                      => "disable",
			pf0_pci_type0_bar2_enabled                                                      => "enable",
			pf0_pci_type0_bar3_dummy_mask_7_1                                               => 127,
			pf0_pci_type0_bar3_enabled                                                      => "disable",
			pf0_pci_type0_bar4_enabled                                                      => "disable",
			pf0_pci_type0_bar5_dummy_mask_7_1                                               => 127,
			pf0_pci_type0_bar5_enabled                                                      => "disable",
			pf0_pci_type0_device_id                                                         => 57347,
			pf0_pci_type0_vendor_id                                                         => 4466,
			pf0_pcie_cap_active_state_link_pm_control                                       => "pf0_aspm_dis",
			pf0_pcie_cap_active_state_link_pm_support                                       => "pf0_no_aspm",
			pf0_pcie_cap_aspm_opt_compliance                                                => "true",
			pf0_pcie_cap_attention_indicator                                                => "false",
			pf0_pcie_cap_attention_indicator_button                                         => "false",
			pf0_pcie_cap_aux_power_pm_en                                                    => "false",
			pf0_pcie_cap_clock_power_man                                                    => "pf0_refclk_remove_not_ok",
			pf0_pcie_cap_common_clk_config                                                  => "false",
			pf0_pcie_cap_crs_sw_visibility                                                  => "false",
			pf0_pcie_cap_device_capabilities_reg_addr_byte0                                 => 116,
			pf0_pcie_cap_device_capabilities_reg_addr_byte1                                 => 117,
			pf0_pcie_cap_device_control_device_status_addr_byte1                            => 121,
			pf0_pcie_cap_dll_active                                                         => "false",
			pf0_pcie_cap_dll_active_rep_cap                                                 => "false",
			pf0_pcie_cap_electromech_interlock                                              => "false",
			pf0_pcie_cap_en_clk_power_man                                                   => "pf0_clkreq_dis",
			pf0_pcie_cap_en_no_snoop                                                        => "false",
			pf0_pcie_cap_enter_compliance                                                   => "false",
			pf0_pcie_cap_ep_l0s_accpt_latency                                               => 0,
			pf0_pcie_cap_ep_l1_accpt_latency                                                => 0,
			pf0_pcie_cap_ext_tag_en                                                         => "false",
			pf0_pcie_cap_ext_tag_supp                                                       => "pf0_supported",
			pf0_pcie_cap_extended_synch                                                     => "false",
			pf0_pcie_cap_flr_cap                                                            => "pf0_not_capable",
			pf0_pcie_cap_hot_plug_capable                                                   => "false",
			pf0_pcie_cap_hot_plug_surprise                                                  => "false",
			pf0_pcie_cap_hw_auto_speed_disable                                              => "false",
			pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             => "false",
			pf0_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         => "false",
			pf0_pcie_cap_initiate_flr                                                       => "false",
			pf0_pcie_cap_l0s_exit_latency_commclk_dis                                       => 0,
			pf0_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   => 0,
			pf0_pcie_cap_l1_exit_latency_commclk_dis                                        => 0,
			pf0_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    => 0,
			pf0_pcie_cap_link_auto_bw_int_en                                                => "false",
			pf0_pcie_cap_link_auto_bw_status                                                => "false",
			pf0_pcie_cap_link_bw_man_int_en                                                 => "false",
			pf0_pcie_cap_link_bw_man_status                                                 => "false",
			pf0_pcie_cap_link_bw_not_cap                                                    => "false",
			pf0_pcie_cap_link_capabilities_reg_addr_byte0                                   => 124,
			pf0_pcie_cap_link_capabilities_reg_addr_byte1                                   => 125,
			pf0_pcie_cap_link_capabilities_reg_addr_byte2                                   => 126,
			pf0_pcie_cap_link_capabilities_reg_addr_byte3                                   => 127,
			pf0_pcie_cap_link_control2_link_status2_reg_addr_byte0                          => 12583072,
			pf0_pcie_cap_link_control_link_status_reg_addr_byte0                            => 4194432,
			pf0_pcie_cap_link_control_link_status_reg_addr_byte1                            => 4194433,
			pf0_pcie_cap_link_control_link_status_reg_addr_byte2                            => 4194434,
			pf0_pcie_cap_link_disable                                                       => "false",
			pf0_pcie_cap_link_training                                                      => "false",
			pf0_pcie_cap_max_link_speed                                                     => "pf0_max_8gts",
			pf0_pcie_cap_max_link_width                                                     => "pf0_x8",
			pf0_pcie_cap_max_payload_size                                                   => "pf0_payload_256",
			pf0_pcie_cap_max_read_req_size                                                  => 2,
			pf0_pcie_cap_mrl_sensor                                                         => "false",
			pf0_pcie_cap_nego_link_width                                                    => "true",
			pf0_pcie_cap_next_ptr                                                           => 0,
			pf0_pcie_cap_no_cmd_cpl_support                                                 => "false",
			pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              => 113,
			pf0_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              => 115,
			pf0_pcie_cap_phantom_func_en                                                    => "false",
			pf0_pcie_cap_phantom_func_support                                               => 0,
			pf0_pcie_cap_phy_slot_num                                                       => 0,
			pf0_pcie_cap_port_num                                                           => 1,
			pf0_pcie_cap_power_controller                                                   => "false",
			pf0_pcie_cap_power_indicator                                                    => "false",
			pf0_pcie_cap_rcb                                                                => "pf0_rcb_64",
			pf0_pcie_cap_retrain_link                                                       => "false",
			pf0_pcie_cap_role_based_err_report                                              => "true",
			pf0_pcie_cap_root_control_root_capabilities_reg_addr_byte2                      => 142,
			pf0_pcie_cap_sel_deemphasis                                                     => "pf0_minus_6db",
			pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            => 2097276,
			pf0_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            => 2097277,
			pf0_pcie_cap_slot_capabilities_reg_addr_byte0                                   => 132,
			pf0_pcie_cap_slot_capabilities_reg_addr_byte1                                   => 133,
			pf0_pcie_cap_slot_capabilities_reg_addr_byte2                                   => 134,
			pf0_pcie_cap_slot_capabilities_reg_addr_byte3                                   => 135,
			pf0_pcie_cap_slot_clk_config                                                    => "true",
			pf0_pcie_cap_slot_power_limit_scale                                             => 0,
			pf0_pcie_cap_slot_power_limit_value                                             => 0,
			pf0_pcie_cap_surprise_down_err_rep_cap                                          => "false",
			pf0_pcie_cap_target_link_speed                                                  => "pf0_trgt_gen3",
			pf0_pcie_cap_tx_margin                                                          => "false",
			pf0_pcie_int_msg_num                                                            => 0,
			pf0_pcie_slot_imp                                                               => "pf0_not_implemented",
			pf0_pipe_loopback                                                               => "disable",
			pf0_pipe_loopback_control_off_rsvdp_27                                          => 0,
			pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        => 65,
			pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        => 66,
			pf0_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        => 67,
			pf0_pm_cap_con_status_reg_addr_byte0                                            => 68,
			pf0_pm_next_pointer                                                             => 80,
			pf0_pm_spec_ver                                                                 => 3,
			pf0_pme_clk                                                                     => "false",
			pf0_pme_support                                                                 => 0,
			pf0_port_link_ctrl_off_rsvdp_4                                                  => "false",
			pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte1                                   => 1805,
			pf0_port_logic_ack_f_aspm_ctrl_off_addr_byte2                                   => 1806,
			pf0_port_logic_aux_clk_freq_off_addr_byte0                                      => 2880,
			pf0_port_logic_aux_clk_freq_off_addr_byte1                                      => 2881,
			pf0_port_logic_filter_mask_2_off_addr_byte0                                     => 1824,
			pf0_port_logic_filter_mask_2_off_addr_byte1                                     => 1825,
			pf0_port_logic_filter_mask_2_off_addr_byte2                                     => 1826,
			pf0_port_logic_filter_mask_2_off_addr_byte3                                     => 1827,
			pf0_port_logic_gen2_ctrl_off_addr_byte0                                         => 2060,
			pf0_port_logic_gen2_ctrl_off_addr_byte1                                         => 2061,
			pf0_port_logic_gen2_ctrl_off_addr_byte2                                         => 4196366,
			pf0_port_logic_gen3_eq_control_off_addr_byte0                                   => 2216,
			pf0_port_logic_gen3_eq_control_off_addr_byte1                                   => 2217,
			pf0_port_logic_gen3_eq_control_off_addr_byte2                                   => 2218,
			pf0_port_logic_gen3_eq_control_off_addr_byte3                                   => 2219,
			pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte0                        => 2220,
			pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte1                        => 2221,
			pf0_port_logic_gen3_eq_fb_mode_dir_change_off_addr_byte2                        => 2222,
			pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte0                               => 2196,
			pf0_port_logic_gen3_eq_local_fs_lf_off_addr_byte1                               => 2197,
			pf0_port_logic_gen3_related_off_addr_byte0                                      => 2192,
			pf0_port_logic_gen3_related_off_addr_byte1                                      => 2193,
			pf0_port_logic_gen3_related_off_addr_byte2                                      => 2194,
			pf0_port_logic_misc_control_1_off_addr_byte0                                    => 2236,
			pf0_port_logic_pipe_loopback_control_off_addr_byte3                             => 2235,
			pf0_port_logic_port_force_off_addr_byte0                                        => 1800,
			pf0_port_logic_port_link_ctrl_off_addr_byte0                                    => 1808,
			pf0_port_logic_port_link_ctrl_off_addr_byte2                                    => 1810,
			pf0_port_logic_queue_status_off_addr_byte2                                      => 1854,
			pf0_port_logic_queue_status_off_addr_byte3                                      => 1855,
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte0                             => 1820,
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte1                             => 1821,
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte2                             => 1822,
			pf0_port_logic_symbol_timer_filter_1_off_addr_byte3                             => 1823,
			pf0_port_logic_timer_ctrl_max_func_num_off_addr_byte0                           => 1816,
			pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte0                                 => 1872,
			pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte1                                 => 1873,
			pf0_port_logic_vc0_cpl_rx_q_ctrl_off_addr_byte2                                 => 1874,
			pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte0                                  => 1868,
			pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte1                                  => 1869,
			pf0_port_logic_vc0_np_rx_q_ctrl_off_addr_byte2                                  => 1870,
			pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte0                                   => 1864,
			pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte1                                   => 1865,
			pf0_port_logic_vc0_p_rx_q_ctrl_off_addr_byte2                                   => 1866,
			pf0_power_state                                                                 => 0,
			pf0_pre_det_lane                                                                => "pf0_det_all_lanes",
			pf0_program_interface                                                           => 0,
			pf0_queue_status_off_rsvdp_29                                                   => 0,
			pf0_reserved4                                                                   => "false",
			pf0_reserved6                                                                   => "false",
			pf0_reserved8                                                                   => "false",
			pf0_reserved_0_addr                                                             => 0,
			pf0_reserved_10_addr                                                            => 0,
			pf0_reserved_11_addr                                                            => 0,
			pf0_reserved_12_addr                                                            => 0,
			pf0_reserved_13_addr                                                            => 0,
			pf0_reserved_14_addr                                                            => 0,
			pf0_reserved_15_addr                                                            => 0,
			pf0_reserved_16_addr                                                            => 0,
			pf0_reserved_17_addr                                                            => 0,
			pf0_reserved_18_addr                                                            => 0,
			pf0_reserved_19_addr                                                            => 0,
			pf0_reserved_1_addr                                                             => 0,
			pf0_reserved_20_addr                                                            => 0,
			pf0_reserved_21_addr                                                            => 0,
			pf0_reserved_22_addr                                                            => 0,
			pf0_reserved_23_addr                                                            => 0,
			pf0_reserved_24_addr                                                            => 0,
			pf0_reserved_25_addr                                                            => 0,
			pf0_reserved_26_addr                                                            => 0,
			pf0_reserved_27_addr                                                            => 0,
			pf0_reserved_28_addr                                                            => 0,
			pf0_reserved_29_addr                                                            => 0,
			pf0_reserved_2_addr                                                             => 0,
			pf0_reserved_30_addr                                                            => 0,
			pf0_reserved_31_addr                                                            => 0,
			pf0_reserved_32_addr                                                            => 0,
			pf0_reserved_33_addr                                                            => 0,
			pf0_reserved_34_addr                                                            => 0,
			pf0_reserved_35_addr                                                            => 0,
			pf0_reserved_36_addr                                                            => 0,
			pf0_reserved_37_addr                                                            => 0,
			pf0_reserved_38_addr                                                            => 0,
			pf0_reserved_39_addr                                                            => 0,
			pf0_reserved_3_addr                                                             => 0,
			pf0_reserved_40_addr                                                            => 0,
			pf0_reserved_41_addr                                                            => 0,
			pf0_reserved_42_addr                                                            => 0,
			pf0_reserved_43_addr                                                            => 0,
			pf0_reserved_44_addr                                                            => 0,
			pf0_reserved_45_addr                                                            => 0,
			pf0_reserved_46_addr                                                            => 0,
			pf0_reserved_47_addr                                                            => 0,
			pf0_reserved_48_addr                                                            => 0,
			pf0_reserved_49_addr                                                            => 0,
			pf0_reserved_4_addr                                                             => 0,
			pf0_reserved_50_addr                                                            => 0,
			pf0_reserved_51_addr                                                            => 0,
			pf0_reserved_52_addr                                                            => 0,
			pf0_reserved_53_addr                                                            => 0,
			pf0_reserved_54_addr                                                            => 0,
			pf0_reserved_55_addr                                                            => 0,
			pf0_reserved_56_addr                                                            => 0,
			pf0_reserved_57_addr                                                            => 0,
			pf0_reserved_5_addr                                                             => 0,
			pf0_reserved_6_addr                                                             => 0,
			pf0_reserved_7_addr                                                             => 0,
			pf0_reserved_8_addr                                                             => 0,
			pf0_reserved_9_addr                                                             => 0,
			pf0_reset_assert                                                                => "false",
			pf0_revision_id                                                                 => 1,
			pf0_rom_bar_enable                                                              => "disable",
			pf0_rom_bar_enabled                                                             => "disable",
			pf0_root_control_root_capabilities_reg_rsvdp_17                                 => 0,
			pf0_root_err_status_off_rsvdp_7                                                 => 0,
			pf0_rp_exp_rom_bar_mask_reg_rp_rom_rsvdp_1                                      => 0,
			pf0_rp_rom_bar_enabled                                                          => "disable",
			pf0_rxeq_ph01_en                                                                => "enable",
			pf0_rxstatus_value                                                              => 0,
			pf0_scramble_disable                                                            => "false",
			pf0_sel_deemphasis                                                              => "pf0_minus_3db_ctl",
			pf0_shadow_link_capabilities_reg_shadow_rsvdp_23                                => "false",
			pf0_shadow_pcie_cap_active_state_link_pm_support                                => 0,
			pf0_shadow_pcie_cap_aspm_opt_compliance                                         => "false",
			pf0_shadow_pcie_cap_clock_power_man                                             => "false",
			pf0_shadow_pcie_cap_dll_active_rep_cap                                          => "false",
			pf0_shadow_pcie_cap_link_bw_not_cap                                             => "false",
			pf0_shadow_pcie_cap_max_link_width                                              => 0,
			pf0_shadow_pcie_cap_surprise_down_err_rep_cap                                   => "false",
			pf0_shadow_sriov_vf_stride_ari_cs2                                              => 0,
			pf0_skp_int_val                                                                 => 640,
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte0                                          => 364,
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte1                                          => 365,
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte2                                          => 366,
			pf0_sn_cap_ser_num_reg_dw_1_addr_byte3                                          => 367,
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte0                                          => 368,
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte1                                          => 369,
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte2                                          => 370,
			pf0_sn_cap_ser_num_reg_dw_2_addr_byte3                                          => 371,
			pf0_sn_cap_sn_base_addr_byte2                                                   => 362,
			pf0_sn_cap_sn_base_addr_byte3                                                   => 363,
			pf0_sn_cap_version                                                              => 1,
			pf0_sn_next_offset                                                              => 0,
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte0                        => 404,
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte1                        => 405,
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte2                        => 406,
			pf0_spcie_cap_lane_equalization_control01_reg_addr_byte3                        => 407,
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte0                      => 424,
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte1                      => 425,
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte2                      => 426,
			pf0_spcie_cap_lane_equalization_control1011_reg_addr_byte3                      => 427,
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte0                      => 428,
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte1                      => 429,
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte2                      => 430,
			pf0_spcie_cap_lane_equalization_control1213_reg_addr_byte3                      => 431,
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte0                      => 432,
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte1                      => 433,
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte2                      => 434,
			pf0_spcie_cap_lane_equalization_control1415_reg_addr_byte3                      => 435,
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte0                        => 408,
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte1                        => 409,
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte2                        => 410,
			pf0_spcie_cap_lane_equalization_control23_reg_addr_byte3                        => 411,
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte0                        => 412,
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte1                        => 413,
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte2                        => 414,
			pf0_spcie_cap_lane_equalization_control45_reg_addr_byte3                        => 415,
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte0                        => 416,
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte1                        => 417,
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte2                        => 418,
			pf0_spcie_cap_lane_equalization_control67_reg_addr_byte3                        => 419,
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte0                        => 420,
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte1                        => 421,
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte2                        => 422,
			pf0_spcie_cap_lane_equalization_control89_reg_addr_byte3                        => 423,
			pf0_spcie_cap_spcie_cap_header_reg_addr_byte2                                   => 394,
			pf0_spcie_cap_spcie_cap_header_reg_addr_byte3                                   => 395,
			pf0_spcie_cap_version                                                           => 1,
			pf0_spcie_next_offset                                                           => 2944,
			pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               => 2097604,
			pf0_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               => 2097605,
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        => 2097612,
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        => 2097613,
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        => 2097614,
			pf0_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        => 2097615,
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     => 2097628,
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     => 2097629,
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     => 2097630,
			pf0_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     => 2097631,
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     => 2097632,
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     => 2097633,
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     => 2097634,
			pf0_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     => 2097635,
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     => 2097636,
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     => 2097637,
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     => 2097638,
			pf0_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     => 2097639,
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     => 2097640,
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     => 2097641,
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     => 2097642,
			pf0_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     => 2097643,
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     => 2097644,
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     => 2097645,
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     => 2097646,
			pf0_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     => 2097647,
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     => 2097648,
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     => 2097649,
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     => 2097650,
			pf0_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     => 2097651,
			pf0_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  => 2097632,
			pf0_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  => 2097640,
			pf0_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  => 2097648,
			pf0_sriov_cap_sriov_base_reg_addr_byte2                                         => 442,
			pf0_sriov_cap_sriov_base_reg_addr_byte3                                         => 443,
			pf0_sriov_cap_sriov_initial_vfs_addr_byte0                                      => 452,
			pf0_sriov_cap_sriov_initial_vfs_addr_byte1                                      => 453,
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte0                               => 460,
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte1                               => 461,
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte2                               => 462,
			pf0_sriov_cap_sriov_vf_offset_position_addr_byte3                               => 463,
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte0                                     => 468,
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte1                                     => 469,
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte2                                     => 470,
			pf0_sriov_cap_sup_page_sizes_reg_addr_byte3                                     => 471,
			pf0_sriov_cap_version                                                           => 1,
			pf0_sriov_cap_vf_bar0_reg_addr_byte0                                            => 476,
			pf0_sriov_cap_vf_bar1_reg_addr_byte0                                            => 480,
			pf0_sriov_cap_vf_bar2_reg_addr_byte0                                            => 484,
			pf0_sriov_cap_vf_bar3_reg_addr_byte0                                            => 488,
			pf0_sriov_cap_vf_bar4_reg_addr_byte0                                            => 492,
			pf0_sriov_cap_vf_bar5_reg_addr_byte0                                            => 496,
			pf0_sriov_cap_vf_device_id_reg_addr_byte2                                       => 466,
			pf0_sriov_cap_vf_device_id_reg_addr_byte3                                       => 467,
			pf0_sriov_initial_vfs_ari_cs2                                                   => 0,
			pf0_sriov_initial_vfs_nonari                                                    => 0,
			pf0_sriov_next_offset                                                           => 0,
			pf0_sriov_vf_bar0_prefetch                                                      => "false",
			pf0_sriov_vf_bar0_start                                                         => 0,
			pf0_sriov_vf_bar0_type                                                          => "pf0_sriov_vf_bar0_mem32",
			pf0_sriov_vf_bar1_dummy_mask_7_1                                                => 127,
			pf0_sriov_vf_bar1_enabled                                                       => "disable",
			pf0_sriov_vf_bar1_prefetch                                                      => "false",
			pf0_sriov_vf_bar1_start                                                         => 0,
			pf0_sriov_vf_bar1_type                                                          => "pf0_sriov_vf_bar1_mem32",
			pf0_sriov_vf_bar2_prefetch                                                      => "false",
			pf0_sriov_vf_bar2_start                                                         => 0,
			pf0_sriov_vf_bar2_type                                                          => "pf0_sriov_vf_bar2_mem32",
			pf0_sriov_vf_bar3_dummy_mask_7_1                                                => 127,
			pf0_sriov_vf_bar3_enabled                                                       => "disable",
			pf0_sriov_vf_bar3_prefetch                                                      => "false",
			pf0_sriov_vf_bar3_start                                                         => 0,
			pf0_sriov_vf_bar3_type                                                          => "pf0_sriov_vf_bar3_mem32",
			pf0_sriov_vf_bar4_prefetch                                                      => "false",
			pf0_sriov_vf_bar4_start                                                         => 0,
			pf0_sriov_vf_bar4_type                                                          => "pf0_sriov_vf_bar4_mem32",
			pf0_sriov_vf_bar5_dummy_mask_7_1                                                => 127,
			pf0_sriov_vf_bar5_enabled                                                       => "disable",
			pf0_sriov_vf_bar5_prefetch                                                      => "false",
			pf0_sriov_vf_bar5_start                                                         => 0,
			pf0_sriov_vf_bar5_type                                                          => "pf0_sriov_vf_bar5_mem32",
			pf0_sriov_vf_device_id                                                          => 0,
			pf0_sriov_vf_offset_ari_cs2                                                     => 0,
			pf0_sriov_vf_offset_nonari                                                      => 0,
			pf0_sriov_vf_stride_nonari                                                      => 0,
			pf0_subclass_code                                                               => 0,
			pf0_subsys_dev_id                                                               => 10337,
			pf0_subsys_vendor_id                                                            => 0,
			pf0_timer_mod_flow_control                                                      => 0,
			pf0_timer_mod_flow_control_en                                                   => "disable",
			pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      => 506,
			pf0_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      => 507,
			pf0_tph_cap_tph_req_cap_reg_addr_byte0                                          => 508,
			pf0_tph_cap_tph_req_cap_reg_addr_byte1                                          => 509,
			pf0_tph_cap_tph_req_cap_reg_addr_byte2                                          => 510,
			pf0_tph_cap_tph_req_cap_reg_addr_byte3                                          => 511,
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               => 2097660,
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               => 2097661,
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               => 2097662,
			pf0_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               => 2097663,
			pf0_tph_req_cap_int_vec                                                         => "disable",
			pf0_tph_req_cap_int_vec_vfcomm_cs2                                              => "disable",
			pf0_tph_req_cap_reg_rsvdp_11                                                    => 0,
			pf0_tph_req_cap_reg_rsvdp_27                                                    => 0,
			pf0_tph_req_cap_reg_rsvdp_3                                                     => 0,
			pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              => 0,
			pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              => 0,
			pf0_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               => 0,
			pf0_tph_req_cap_st_table_loc_0                                                  => "pf0_not_in_tph_struct",
			pf0_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       => "pf0_in_tph_struct_vf",
			pf0_tph_req_cap_st_table_loc_1                                                  => "pf0_in_msix_table",
			pf0_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       => "pf0_in_msix_table_vf",
			pf0_tph_req_cap_st_table_size                                                   => 0,
			pf0_tph_req_cap_st_table_size_vfcomm_cs2                                        => 0,
			pf0_tph_req_cap_ver                                                             => 1,
			pf0_tph_req_device_spec                                                         => "disable",
			pf0_tph_req_device_spec_vfcomm_cs2                                              => "disable",
			pf0_tph_req_extended_tph                                                        => "disable",
			pf0_tph_req_extended_tph_vfcomm_cs2                                             => "disable",
			pf0_tph_req_next_ptr                                                            => 0,
			pf0_tph_req_no_st_mode                                                          => "true",
			pf0_tph_req_no_st_mode_vfcomm_cs2                                               => "true",
			pf0_type0_hdr_bar0_mask_reg_addr_byte0                                          => 2097168,
			pf0_type0_hdr_bar0_mask_reg_addr_byte1                                          => 2097169,
			pf0_type0_hdr_bar0_mask_reg_addr_byte2                                          => 2097170,
			pf0_type0_hdr_bar0_mask_reg_addr_byte3                                          => 2097171,
			pf0_type0_hdr_bar0_reg_addr_byte0                                               => 16,
			pf0_type0_hdr_bar1_enable_reg_addr_byte0                                        => 2097172,
			pf0_type0_hdr_bar1_mask_reg_addr_byte0                                          => 2097172,
			pf0_type0_hdr_bar1_mask_reg_addr_byte1                                          => 2097173,
			pf0_type0_hdr_bar1_mask_reg_addr_byte2                                          => 2097174,
			pf0_type0_hdr_bar1_mask_reg_addr_byte3                                          => 2097175,
			pf0_type0_hdr_bar1_reg_addr_byte0                                               => 20,
			pf0_type0_hdr_bar2_mask_reg_addr_byte0                                          => 2097176,
			pf0_type0_hdr_bar2_mask_reg_addr_byte1                                          => 2097177,
			pf0_type0_hdr_bar2_mask_reg_addr_byte2                                          => 2097178,
			pf0_type0_hdr_bar2_mask_reg_addr_byte3                                          => 2097179,
			pf0_type0_hdr_bar2_reg_addr_byte0                                               => 24,
			pf0_type0_hdr_bar3_enable_reg_addr_byte0                                        => 2097180,
			pf0_type0_hdr_bar3_mask_reg_addr_byte0                                          => 2097180,
			pf0_type0_hdr_bar3_mask_reg_addr_byte1                                          => 2097181,
			pf0_type0_hdr_bar3_mask_reg_addr_byte2                                          => 2097182,
			pf0_type0_hdr_bar3_mask_reg_addr_byte3                                          => 2097183,
			pf0_type0_hdr_bar3_reg_addr_byte0                                               => 28,
			pf0_type0_hdr_bar4_mask_reg_addr_byte0                                          => 2097184,
			pf0_type0_hdr_bar4_mask_reg_addr_byte1                                          => 2097185,
			pf0_type0_hdr_bar4_mask_reg_addr_byte2                                          => 2097186,
			pf0_type0_hdr_bar4_mask_reg_addr_byte3                                          => 2097187,
			pf0_type0_hdr_bar4_reg_addr_byte0                                               => 32,
			pf0_type0_hdr_bar5_enable_reg_addr_byte0                                        => 2097188,
			pf0_type0_hdr_bar5_mask_reg_addr_byte0                                          => 2097188,
			pf0_type0_hdr_bar5_mask_reg_addr_byte1                                          => 2097189,
			pf0_type0_hdr_bar5_mask_reg_addr_byte2                                          => 2097190,
			pf0_type0_hdr_bar5_mask_reg_addr_byte3                                          => 2097191,
			pf0_type0_hdr_bar5_reg_addr_byte0                                               => 36,
			pf0_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           => 14,
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    => 40,
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    => 41,
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    => 42,
			pf0_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    => 43,
			pf0_type0_hdr_class_code_revision_id_addr_byte0                                 => 8,
			pf0_type0_hdr_class_code_revision_id_addr_byte1                                 => 9,
			pf0_type0_hdr_class_code_revision_id_addr_byte2                                 => 10,
			pf0_type0_hdr_class_code_revision_id_addr_byte3                                 => 11,
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte0                                => 0,
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte1                                => 1,
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte2                                => 2,
			pf0_type0_hdr_device_id_vendor_id_reg_addr_byte3                                => 3,
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   => 2097200,
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   => 2097201,
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   => 2097202,
			pf0_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   => 2097203,
			pf0_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  => 48,
			pf0_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 => 61,
			pf0_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        => 52,
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte0                                => 2097208,
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte1                                => 2097209,
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte2                                => 2097210,
			pf0_type0_hdr_rp_exp_rom_bar_mask_reg_addr_byte3                                => 2097211,
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   => 44,
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   => 45,
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   => 46,
			pf0_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   => 47,
			pf0_usp_rx_preset_hint0                                                         => 7,
			pf0_usp_rx_preset_hint1                                                         => 7,
			pf0_usp_rx_preset_hint10                                                        => 7,
			pf0_usp_rx_preset_hint11                                                        => 7,
			pf0_usp_rx_preset_hint12                                                        => 7,
			pf0_usp_rx_preset_hint13                                                        => 7,
			pf0_usp_rx_preset_hint14                                                        => 7,
			pf0_usp_rx_preset_hint15                                                        => 7,
			pf0_usp_rx_preset_hint2                                                         => 7,
			pf0_usp_rx_preset_hint3                                                         => 7,
			pf0_usp_rx_preset_hint4                                                         => 7,
			pf0_usp_rx_preset_hint5                                                         => 7,
			pf0_usp_rx_preset_hint6                                                         => 7,
			pf0_usp_rx_preset_hint7                                                         => 7,
			pf0_usp_rx_preset_hint8                                                         => 7,
			pf0_usp_rx_preset_hint9                                                         => 7,
			pf0_usp_tx_preset0                                                              => 15,
			pf0_usp_tx_preset1                                                              => 15,
			pf0_usp_tx_preset10                                                             => 15,
			pf0_usp_tx_preset11                                                             => 15,
			pf0_usp_tx_preset12                                                             => 15,
			pf0_usp_tx_preset13                                                             => 15,
			pf0_usp_tx_preset14                                                             => 15,
			pf0_usp_tx_preset15                                                             => 15,
			pf0_usp_tx_preset2                                                              => 15,
			pf0_usp_tx_preset3                                                              => 15,
			pf0_usp_tx_preset4                                                              => 15,
			pf0_usp_tx_preset5                                                              => 15,
			pf0_usp_tx_preset6                                                              => 15,
			pf0_usp_tx_preset7                                                              => 15,
			pf0_usp_tx_preset8                                                              => 15,
			pf0_usp_tx_preset9                                                              => 15,
			pf0_vc0_cpl_data_credit                                                         => 0,
			pf0_vc0_cpl_header_credit                                                       => 0,
			pf0_vc0_cpl_tlp_q_mode                                                          => 1,
			pf0_vc0_np_data_credit                                                          => 230,
			pf0_vc0_np_header_credit                                                        => 115,
			pf0_vc0_np_tlp_q_mode                                                           => 1,
			pf0_vc0_p_data_credit                                                           => 750,
			pf0_vc0_p_header_credit                                                         => 127,
			pf0_vc0_p_tlp_q_mode                                                            => 1,
			pf0_vc_cap_vc_base_addr_byte2                                                   => 330,
			pf0_vc_cap_vc_base_addr_byte3                                                   => 331,
			pf0_vc_cap_version                                                              => 1,
			pf0_vc_next_offset                                                              => 392,
			pf0_vendor_specific_dllp_req                                                    => "false",
			pf0_vf_bar0_reg_rsvdp_0                                                         => "false",
			pf0_vf_bar1_reg_rsvdp_0                                                         => "false",
			pf0_vf_bar2_reg_rsvdp_0                                                         => "false",
			pf0_vf_bar3_reg_rsvdp_0                                                         => "false",
			pf0_vf_bar4_reg_rsvdp_0                                                         => "false",
			pf0_vf_bar5_reg_rsvdp_0                                                         => "false",
			pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      => 4354,
			pf1_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      => 4355,
			pf1_aer_cap_version                                                             => 2,
			pf1_aer_next_offset                                                             => 0,
			pf1_ari_cap_ari_base_addr_byte2                                                 => 4474,
			pf1_ari_cap_ari_base_addr_byte3                                                 => 4475,
			pf1_ari_cap_version                                                             => 1,
			pf1_ari_next_offset                                                             => 0,
			pf1_ats_cap_ats_cap_hdr_reg_addr_byte2                                          => 4742,
			pf1_ats_cap_ats_cap_hdr_reg_addr_byte3                                          => 4743,
			pf1_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                => 4744,
			pf1_ats_cap_version                                                             => 1,
			pf1_ats_capabilities_ctrl_reg_rsvdp_7                                           => "false",
			pf1_ats_next_offset                                                             => 0,
			pf1_aux_curr                                                                    => 0,
			pf1_bar0_mem_io                                                                 => "pf1_bar0_mem",
			pf1_bar0_prefetch                                                               => "false",
			pf1_bar0_start                                                                  => 0,
			pf1_bar0_type                                                                   => "pf1_bar0_mem32",
			pf1_bar1_mem_io                                                                 => "pf1_bar1_mem",
			pf1_bar1_prefetch                                                               => "false",
			pf1_bar1_start                                                                  => 0,
			pf1_bar1_type                                                                   => "pf1_bar1_mem32",
			pf1_bar2_mem_io                                                                 => "pf1_bar2_mem",
			pf1_bar2_prefetch                                                               => "false",
			pf1_bar2_start                                                                  => 0,
			pf1_bar2_type                                                                   => "pf1_bar2_mem32",
			pf1_bar3_mem_io                                                                 => "pf1_bar3_mem",
			pf1_bar3_prefetch                                                               => "false",
			pf1_bar3_start                                                                  => 0,
			pf1_bar3_type                                                                   => "pf1_bar3_mem32",
			pf1_bar4_mem_io                                                                 => "pf1_bar4_mem",
			pf1_bar4_prefetch                                                               => "false",
			pf1_bar4_start                                                                  => 0,
			pf1_bar4_type                                                                   => "pf1_bar4_mem32",
			pf1_bar5_mem_io                                                                 => "pf1_bar5_mem",
			pf1_bar5_prefetch                                                               => "false",
			pf1_bar5_start                                                                  => 0,
			pf1_bar5_type                                                                   => "pf1_bar5_mem32",
			pf1_base_class_code                                                             => 0,
			pf1_cap_id_nxt_ptr_reg_rsvdp_20                                                 => "false",
			pf1_cap_pointer                                                                 => 64,
			pf1_con_status_reg_rsvdp_2                                                      => "false",
			pf1_con_status_reg_rsvdp_4                                                      => 0,
			pf1_d1_support                                                                  => "pf1_d1_not_supported",
			pf1_d2_support                                                                  => "pf1_d2_not_supported",
			pf1_dbi_reserved_0                                                              => 0,
			pf1_dbi_reserved_1                                                              => 0,
			pf1_dbi_reserved_10                                                             => 0,
			pf1_dbi_reserved_11                                                             => 0,
			pf1_dbi_reserved_12                                                             => 0,
			pf1_dbi_reserved_13                                                             => 0,
			pf1_dbi_reserved_14                                                             => 0,
			pf1_dbi_reserved_15                                                             => 0,
			pf1_dbi_reserved_16                                                             => 0,
			pf1_dbi_reserved_17                                                             => 0,
			pf1_dbi_reserved_18                                                             => 0,
			pf1_dbi_reserved_19                                                             => 0,
			pf1_dbi_reserved_2                                                              => 0,
			pf1_dbi_reserved_3                                                              => 0,
			pf1_dbi_reserved_4                                                              => 0,
			pf1_dbi_reserved_5                                                              => 0,
			pf1_dbi_reserved_6                                                              => 0,
			pf1_dbi_reserved_7                                                              => 0,
			pf1_dbi_reserved_8                                                              => 0,
			pf1_dbi_reserved_9                                                              => 0,
			pf1_device_capabilities_reg_rsvdp_12                                            => 0,
			pf1_device_capabilities_reg_rsvdp_16                                            => 0,
			pf1_device_capabilities_reg_rsvdp_29                                            => 0,
			pf1_dsi                                                                         => "pf1_not_required",
			pf1_exp_rom_bar_mask_reg_rsvdp_1                                                => 0,
			pf1_exp_rom_base_addr_reg_rsvdp_1                                               => 0,
			pf1_forward_user_vsec                                                           => "false",
			pf1_global_inval_spprtd                                                         => "false",
			pf1_header_type                                                                 => 0,
			pf1_int_pin                                                                     => "pf1_no_int",
			pf1_invalidate_q_depth                                                          => 0,
			pf1_link_capabilities_reg_rsvdp_23                                              => "false",
			pf1_link_control_link_status_reg_rsvdp_12                                       => 0,
			pf1_link_control_link_status_reg_rsvdp_2                                        => "false",
			pf1_link_control_link_status_reg_rsvdp_25                                       => 0,
			pf1_link_control_link_status_reg_rsvdp_9                                        => "false",
			pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             => 4177,
			pf1_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             => 4178,
			pf1_msix_cap_msix_pba_offset_reg_addr_byte0                                     => 4280,
			pf1_msix_cap_msix_pba_offset_reg_addr_byte1                                     => 4281,
			pf1_msix_cap_msix_pba_offset_reg_addr_byte2                                     => 4282,
			pf1_msix_cap_msix_pba_offset_reg_addr_byte3                                     => 4283,
			pf1_msix_cap_msix_table_offset_reg_addr_byte0                                   => 4276,
			pf1_msix_cap_msix_table_offset_reg_addr_byte1                                   => 4277,
			pf1_msix_cap_msix_table_offset_reg_addr_byte2                                   => 4278,
			pf1_msix_cap_msix_table_offset_reg_addr_byte3                                   => 4279,
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           => 4273,
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           => 4274,
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           => 4275,
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                => 2101426,
			pf1_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                => 2101427,
			pf1_multi_func                                                                  => "false",
			pf1_no_soft_rst                                                                 => "pf1_internally_reset",
			pf1_page_aligned_req                                                            => "false",
			pf1_pci_msi_64_bit_addr_cap                                                     => "false",
			pf1_pci_msi_cap_next_offset                                                     => 112,
			pf1_pci_msi_enable                                                              => "false",
			pf1_pci_msi_multiple_msg_cap                                                    => "pf1_msi_vec_1",
			pf1_pci_msi_multiple_msg_en                                                     => 0,
			pf1_pci_msix_bir                                                                => 0,
			pf1_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      => 0,
			pf1_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                => 0,
			pf1_pci_msix_cap_next_offset                                                    => 0,
			pf1_pci_msix_enable                                                             => "false",
			pf1_pci_msix_enable_vfcomm_cs2                                                  => "false",
			pf1_pci_msix_function_mask                                                      => "false",
			pf1_pci_msix_function_mask_vfcomm_cs2                                           => "false",
			pf1_pci_msix_pba                                                                => 0,
			pf1_pci_msix_pba_offset                                                         => 0,
			pf1_pci_msix_table_offset                                                       => 0,
			pf1_pci_msix_table_size                                                         => 0,
			pf1_pci_msix_table_size_vfcomm_cs2                                              => 0,
			pf1_pci_type0_bar0_enabled                                                      => "disable",
			pf1_pci_type0_bar1_dummy_mask_7_1                                               => 127,
			pf1_pci_type0_bar1_enabled                                                      => "disable",
			pf1_pci_type0_bar2_enabled                                                      => "disable",
			pf1_pci_type0_bar3_dummy_mask_7_1                                               => 127,
			pf1_pci_type0_bar3_enabled                                                      => "disable",
			pf1_pci_type0_bar4_enabled                                                      => "disable",
			pf1_pci_type0_bar5_dummy_mask_7_1                                               => 127,
			pf1_pci_type0_bar5_enabled                                                      => "disable",
			pf1_pci_type0_device_id                                                         => 0,
			pf1_pci_type0_vendor_id                                                         => 0,
			pf1_pcie_cap_active_state_link_pm_control                                       => "pf1_aspm_dis",
			pf1_pcie_cap_active_state_link_pm_support                                       => "pf1_no_aspm",
			pf1_pcie_cap_aspm_opt_compliance                                                => "true",
			pf1_pcie_cap_aux_power_pm_en                                                    => "false",
			pf1_pcie_cap_clock_power_man                                                    => "pf1_refclk_remove_not_ok",
			pf1_pcie_cap_common_clk_config                                                  => "false",
			pf1_pcie_cap_device_capabilities_reg_addr_byte0                                 => 4212,
			pf1_pcie_cap_device_capabilities_reg_addr_byte1                                 => 4213,
			pf1_pcie_cap_device_control_device_status_addr_byte1                            => 4217,
			pf1_pcie_cap_dll_active                                                         => "false",
			pf1_pcie_cap_dll_active_rep_cap                                                 => "false",
			pf1_pcie_cap_en_clk_power_man                                                   => "pf1_clkreq_dis",
			pf1_pcie_cap_en_no_snoop                                                        => "false",
			pf1_pcie_cap_enter_compliance                                                   => "false",
			pf1_pcie_cap_ep_l0s_accpt_latency                                               => 0,
			pf1_pcie_cap_ep_l1_accpt_latency                                                => 0,
			pf1_pcie_cap_ext_tag_en                                                         => "false",
			pf1_pcie_cap_ext_tag_supp                                                       => "pf1_not_supported",
			pf1_pcie_cap_extended_synch                                                     => "false",
			pf1_pcie_cap_flr_cap                                                            => "pf1_not_capable",
			pf1_pcie_cap_hw_auto_speed_disable                                              => "false",
			pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             => "false",
			pf1_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         => "false",
			pf1_pcie_cap_initiate_flr                                                       => "false",
			pf1_pcie_cap_l0s_exit_latency_commclk_dis                                       => 0,
			pf1_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   => 0,
			pf1_pcie_cap_l1_exit_latency_commclk_dis                                        => 0,
			pf1_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    => 0,
			pf1_pcie_cap_link_auto_bw_int_en                                                => "false",
			pf1_pcie_cap_link_auto_bw_status                                                => "false",
			pf1_pcie_cap_link_bw_man_int_en                                                 => "false",
			pf1_pcie_cap_link_bw_man_status                                                 => "false",
			pf1_pcie_cap_link_bw_not_cap                                                    => "false",
			pf1_pcie_cap_link_capabilities_reg_addr_byte0                                   => 4220,
			pf1_pcie_cap_link_capabilities_reg_addr_byte1                                   => 4221,
			pf1_pcie_cap_link_capabilities_reg_addr_byte2                                   => 4222,
			pf1_pcie_cap_link_capabilities_reg_addr_byte3                                   => 4223,
			pf1_pcie_cap_link_control2_link_status2_reg_addr_byte0                          => 12587168,
			pf1_pcie_cap_link_control_link_status_reg_addr_byte0                            => 4198528,
			pf1_pcie_cap_link_control_link_status_reg_addr_byte1                            => 4198529,
			pf1_pcie_cap_link_control_link_status_reg_addr_byte2                            => 4198530,
			pf1_pcie_cap_link_disable                                                       => "false",
			pf1_pcie_cap_link_training                                                      => "false",
			pf1_pcie_cap_max_link_speed                                                     => "pf1_max_8gts",
			pf1_pcie_cap_max_link_width                                                     => "pf1_x8",
			pf1_pcie_cap_max_payload_size                                                   => "pf1_payload_256",
			pf1_pcie_cap_max_read_req_size                                                  => 2,
			pf1_pcie_cap_nego_link_width                                                    => "true",
			pf1_pcie_cap_next_ptr                                                           => 0,
			pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              => 4209,
			pf1_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              => 4211,
			pf1_pcie_cap_phantom_func_en                                                    => "false",
			pf1_pcie_cap_phantom_func_support                                               => 0,
			pf1_pcie_cap_port_num                                                           => 0,
			pf1_pcie_cap_rcb                                                                => "pf1_rcb_64",
			pf1_pcie_cap_retrain_link                                                       => "false",
			pf1_pcie_cap_role_based_err_report                                              => "true",
			pf1_pcie_cap_sel_deemphasis                                                     => "pf1_minus_6db",
			pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            => 2101372,
			pf1_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            => 2101373,
			pf1_pcie_cap_slot_clk_config                                                    => "false",
			pf1_pcie_cap_surprise_down_err_rep_cap                                          => "false",
			pf1_pcie_cap_target_link_speed                                                  => "pf1_trgt_gen3",
			pf1_pcie_cap_tx_margin                                                          => "false",
			pf1_pcie_int_msg_num                                                            => 0,
			pf1_pcie_slot_imp                                                               => "pf1_not_implemented",
			pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        => 4161,
			pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        => 4162,
			pf1_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        => 4163,
			pf1_pm_cap_con_status_reg_addr_byte0                                            => 4164,
			pf1_pm_next_pointer                                                             => 80,
			pf1_pm_spec_ver                                                                 => 3,
			pf1_pme_clk                                                                     => "false",
			pf1_pme_support                                                                 => 0,
			pf1_power_state                                                                 => 0,
			pf1_program_interface                                                           => 0,
			pf1_reserved_0_addr                                                             => 0,
			pf1_reserved_10_addr                                                            => 0,
			pf1_reserved_11_addr                                                            => 0,
			pf1_reserved_12_addr                                                            => 0,
			pf1_reserved_13_addr                                                            => 0,
			pf1_reserved_14_addr                                                            => 0,
			pf1_reserved_15_addr                                                            => 0,
			pf1_reserved_16_addr                                                            => 0,
			pf1_reserved_17_addr                                                            => 0,
			pf1_reserved_18_addr                                                            => 0,
			pf1_reserved_19_addr                                                            => 0,
			pf1_reserved_1_addr                                                             => 0,
			pf1_reserved_2_addr                                                             => 0,
			pf1_reserved_3_addr                                                             => 0,
			pf1_reserved_4_addr                                                             => 0,
			pf1_reserved_5_addr                                                             => 0,
			pf1_reserved_6_addr                                                             => 0,
			pf1_reserved_7_addr                                                             => 0,
			pf1_reserved_8_addr                                                             => 0,
			pf1_reserved_9_addr                                                             => 0,
			pf1_revision_id                                                                 => 0,
			pf1_rom_bar_enable                                                              => "disable",
			pf1_rom_bar_enabled                                                             => "disable",
			pf1_shadow_link_capabilities_reg_shadow_rsvdp_23                                => "false",
			pf1_shadow_pcie_cap_active_state_link_pm_support                                => 0,
			pf1_shadow_pcie_cap_aspm_opt_compliance                                         => "false",
			pf1_shadow_pcie_cap_clock_power_man                                             => "false",
			pf1_shadow_pcie_cap_dll_active_rep_cap                                          => "false",
			pf1_shadow_pcie_cap_link_bw_not_cap                                             => "false",
			pf1_shadow_pcie_cap_max_link_width                                              => 0,
			pf1_shadow_pcie_cap_surprise_down_err_rep_cap                                   => "false",
			pf1_shadow_sriov_vf_stride_ari_cs2                                              => 0,
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte0                                          => 4460,
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte1                                          => 4461,
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte2                                          => 4462,
			pf1_sn_cap_ser_num_reg_dw_1_addr_byte3                                          => 4463,
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte0                                          => 4464,
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte1                                          => 4465,
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte2                                          => 4466,
			pf1_sn_cap_ser_num_reg_dw_2_addr_byte3                                          => 4467,
			pf1_sn_cap_sn_base_addr_byte2                                                   => 4458,
			pf1_sn_cap_sn_base_addr_byte3                                                   => 4459,
			pf1_sn_cap_version                                                              => 1,
			pf1_sn_next_offset                                                              => 0,
			pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               => 2101700,
			pf1_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               => 2101701,
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        => 2101708,
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        => 2101709,
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        => 2101710,
			pf1_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        => 2101711,
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     => 2101724,
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     => 2101725,
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     => 2101726,
			pf1_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     => 2101727,
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     => 2101728,
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     => 2101729,
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     => 2101730,
			pf1_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     => 2101731,
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     => 2101732,
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     => 2101733,
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     => 2101734,
			pf1_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     => 2101735,
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     => 2101736,
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     => 2101737,
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     => 2101738,
			pf1_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     => 2101739,
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     => 2101740,
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     => 2101741,
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     => 2101742,
			pf1_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     => 2101743,
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     => 2101744,
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     => 2101745,
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     => 2101746,
			pf1_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     => 2101747,
			pf1_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  => 2101728,
			pf1_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  => 2101736,
			pf1_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  => 2101744,
			pf1_sriov_cap_sriov_base_reg_addr_byte2                                         => 4538,
			pf1_sriov_cap_sriov_base_reg_addr_byte3                                         => 4539,
			pf1_sriov_cap_sriov_initial_vfs_addr_byte0                                      => 4548,
			pf1_sriov_cap_sriov_initial_vfs_addr_byte1                                      => 4549,
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte0                               => 4556,
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte1                               => 4557,
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte2                               => 4558,
			pf1_sriov_cap_sriov_vf_offset_position_addr_byte3                               => 4559,
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte0                                     => 4564,
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte1                                     => 4565,
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte2                                     => 4566,
			pf1_sriov_cap_sup_page_sizes_reg_addr_byte3                                     => 4567,
			pf1_sriov_cap_version                                                           => 1,
			pf1_sriov_cap_vf_bar0_reg_addr_byte0                                            => 4572,
			pf1_sriov_cap_vf_bar1_reg_addr_byte0                                            => 4576,
			pf1_sriov_cap_vf_bar2_reg_addr_byte0                                            => 4580,
			pf1_sriov_cap_vf_bar3_reg_addr_byte0                                            => 4584,
			pf1_sriov_cap_vf_bar4_reg_addr_byte0                                            => 4588,
			pf1_sriov_cap_vf_bar5_reg_addr_byte0                                            => 4592,
			pf1_sriov_cap_vf_device_id_reg_addr_byte2                                       => 4562,
			pf1_sriov_cap_vf_device_id_reg_addr_byte3                                       => 4563,
			pf1_sriov_initial_vfs_ari_cs2                                                   => 0,
			pf1_sriov_initial_vfs_nonari                                                    => 0,
			pf1_sriov_next_offset                                                           => 0,
			pf1_sriov_vf_bar0_prefetch                                                      => "false",
			pf1_sriov_vf_bar0_start                                                         => 0,
			pf1_sriov_vf_bar0_type                                                          => "pf1_sriov_vf_bar0_mem32",
			pf1_sriov_vf_bar1_dummy_mask_7_1                                                => 127,
			pf1_sriov_vf_bar1_enabled                                                       => "disable",
			pf1_sriov_vf_bar1_prefetch                                                      => "false",
			pf1_sriov_vf_bar1_start                                                         => 0,
			pf1_sriov_vf_bar1_type                                                          => "pf1_sriov_vf_bar1_mem32",
			pf1_sriov_vf_bar2_prefetch                                                      => "false",
			pf1_sriov_vf_bar2_start                                                         => 0,
			pf1_sriov_vf_bar2_type                                                          => "pf1_sriov_vf_bar2_mem32",
			pf1_sriov_vf_bar3_dummy_mask_7_1                                                => 127,
			pf1_sriov_vf_bar3_enabled                                                       => "disable",
			pf1_sriov_vf_bar3_prefetch                                                      => "false",
			pf1_sriov_vf_bar3_start                                                         => 0,
			pf1_sriov_vf_bar3_type                                                          => "pf1_sriov_vf_bar3_mem32",
			pf1_sriov_vf_bar4_prefetch                                                      => "false",
			pf1_sriov_vf_bar4_start                                                         => 0,
			pf1_sriov_vf_bar4_type                                                          => "pf1_sriov_vf_bar4_mem32",
			pf1_sriov_vf_bar5_dummy_mask_7_1                                                => 127,
			pf1_sriov_vf_bar5_enabled                                                       => "disable",
			pf1_sriov_vf_bar5_prefetch                                                      => "false",
			pf1_sriov_vf_bar5_start                                                         => 0,
			pf1_sriov_vf_bar5_type                                                          => "pf1_sriov_vf_bar5_mem32",
			pf1_sriov_vf_device_id                                                          => 0,
			pf1_sriov_vf_offset_ari_cs2                                                     => 0,
			pf1_sriov_vf_offset_position_nonari                                             => 0,
			pf1_sriov_vf_stride_nonari                                                      => 0,
			pf1_subclass_code                                                               => 0,
			pf1_subsys_dev_id                                                               => 0,
			pf1_subsys_vendor_id                                                            => 0,
			pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      => 4602,
			pf1_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      => 4603,
			pf1_tph_cap_tph_req_cap_reg_addr_byte0                                          => 4604,
			pf1_tph_cap_tph_req_cap_reg_addr_byte1                                          => 4605,
			pf1_tph_cap_tph_req_cap_reg_addr_byte2                                          => 4606,
			pf1_tph_cap_tph_req_cap_reg_addr_byte3                                          => 4607,
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               => 2101756,
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               => 2101757,
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               => 2101758,
			pf1_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               => 2101759,
			pf1_tph_req_cap_int_vec                                                         => "disable",
			pf1_tph_req_cap_int_vec_vfcomm_cs2                                              => "disable",
			pf1_tph_req_cap_reg_rsvdp_11                                                    => 0,
			pf1_tph_req_cap_reg_rsvdp_27                                                    => 0,
			pf1_tph_req_cap_reg_rsvdp_3                                                     => 0,
			pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              => 0,
			pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              => 0,
			pf1_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               => 0,
			pf1_tph_req_cap_st_table_loc_0                                                  => "pf1_not_in_tph_struct",
			pf1_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       => "pf1_not_in_tph_struct_vf",
			pf1_tph_req_cap_st_table_loc_1                                                  => "pf1_not_in_msix_table",
			pf1_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       => "pf1_not_in_msix_table_vf",
			pf1_tph_req_cap_st_table_size                                                   => 0,
			pf1_tph_req_cap_st_table_size_vfcomm_cs2                                        => 0,
			pf1_tph_req_cap_ver                                                             => 1,
			pf1_tph_req_device_spec                                                         => "disable",
			pf1_tph_req_device_spec_vfcomm_cs2                                              => "disable",
			pf1_tph_req_extended_tph                                                        => "disable",
			pf1_tph_req_extended_tph_vfcomm_cs2                                             => "disable",
			pf1_tph_req_next_ptr                                                            => 0,
			pf1_tph_req_no_st_mode                                                          => "true",
			pf1_tph_req_no_st_mode_vfcomm_cs2                                               => "true",
			pf1_type0_hdr_bar0_mask_reg_addr_byte0                                          => 2101264,
			pf1_type0_hdr_bar0_mask_reg_addr_byte1                                          => 2101265,
			pf1_type0_hdr_bar0_mask_reg_addr_byte2                                          => 2101266,
			pf1_type0_hdr_bar0_mask_reg_addr_byte3                                          => 2101267,
			pf1_type0_hdr_bar0_reg_addr_byte0                                               => 4112,
			pf1_type0_hdr_bar1_enable_reg_addr_byte0                                        => 2101268,
			pf1_type0_hdr_bar1_mask_reg_addr_byte0                                          => 2101268,
			pf1_type0_hdr_bar1_mask_reg_addr_byte1                                          => 2101269,
			pf1_type0_hdr_bar1_mask_reg_addr_byte2                                          => 2101270,
			pf1_type0_hdr_bar1_mask_reg_addr_byte3                                          => 2101271,
			pf1_type0_hdr_bar1_reg_addr_byte0                                               => 4116,
			pf1_type0_hdr_bar2_mask_reg_addr_byte0                                          => 2101272,
			pf1_type0_hdr_bar2_mask_reg_addr_byte1                                          => 2101273,
			pf1_type0_hdr_bar2_mask_reg_addr_byte2                                          => 2101274,
			pf1_type0_hdr_bar2_mask_reg_addr_byte3                                          => 2101275,
			pf1_type0_hdr_bar2_reg_addr_byte0                                               => 4120,
			pf1_type0_hdr_bar3_enable_reg_addr_byte0                                        => 2101276,
			pf1_type0_hdr_bar3_mask_reg_addr_byte0                                          => 2101276,
			pf1_type0_hdr_bar3_mask_reg_addr_byte1                                          => 2101277,
			pf1_type0_hdr_bar3_mask_reg_addr_byte2                                          => 2101278,
			pf1_type0_hdr_bar3_mask_reg_addr_byte3                                          => 2101279,
			pf1_type0_hdr_bar3_reg_addr_byte0                                               => 4124,
			pf1_type0_hdr_bar4_mask_reg_addr_byte0                                          => 2101280,
			pf1_type0_hdr_bar4_mask_reg_addr_byte1                                          => 2101281,
			pf1_type0_hdr_bar4_mask_reg_addr_byte2                                          => 2101282,
			pf1_type0_hdr_bar4_mask_reg_addr_byte3                                          => 2101283,
			pf1_type0_hdr_bar4_reg_addr_byte0                                               => 4128,
			pf1_type0_hdr_bar5_enable_reg_addr_byte0                                        => 2101284,
			pf1_type0_hdr_bar5_mask_reg_addr_byte0                                          => 2101284,
			pf1_type0_hdr_bar5_mask_reg_addr_byte1                                          => 2101285,
			pf1_type0_hdr_bar5_mask_reg_addr_byte2                                          => 2101286,
			pf1_type0_hdr_bar5_mask_reg_addr_byte3                                          => 2101287,
			pf1_type0_hdr_bar5_reg_addr_byte0                                               => 4132,
			pf1_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           => 4110,
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    => 4136,
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    => 4137,
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    => 4138,
			pf1_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    => 4139,
			pf1_type0_hdr_class_code_revision_id_addr_byte0                                 => 4104,
			pf1_type0_hdr_class_code_revision_id_addr_byte1                                 => 4105,
			pf1_type0_hdr_class_code_revision_id_addr_byte2                                 => 4106,
			pf1_type0_hdr_class_code_revision_id_addr_byte3                                 => 4107,
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte0                                => 4096,
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte1                                => 4097,
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte2                                => 4098,
			pf1_type0_hdr_device_id_vendor_id_reg_addr_byte3                                => 4099,
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   => 2101296,
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   => 2101297,
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   => 2101298,
			pf1_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   => 2101299,
			pf1_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  => 4144,
			pf1_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 => 4157,
			pf1_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        => 4148,
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   => 4140,
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   => 4141,
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   => 4142,
			pf1_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   => 4143,
			pf1_vf_bar0_reg_rsvdp_0                                                         => "false",
			pf1_vf_bar1_reg_rsvdp_0                                                         => "false",
			pf1_vf_bar2_reg_rsvdp_0                                                         => "false",
			pf1_vf_bar3_reg_rsvdp_0                                                         => "false",
			pf1_vf_bar4_reg_rsvdp_0                                                         => "false",
			pf1_vf_bar5_reg_rsvdp_0                                                         => "false",
			pipe_ctrl                                                                       => 16787995,
			pld_aib_loopback_en                                                             => "false",
			pld_aux_gate_en                                                                 => "true",
			pld_aux_prog_en                                                                 => "false",
			pld_crs_en                                                                      => "false",
			pld_rx_cpl_bufflimit_bypass                                                     => "false",
			pld_rx_np_bufflimit_bypass                                                      => "false",
			pld_rx_parity_ena                                                               => "disable",
			pld_rx_posted_bufflimit_bypass                                                  => "false",
			pld_tx_fifo_dyn_empty_dis                                                       => "false",
			pld_tx_fifo_empty_threshold_1                                                   => 3,
			pld_tx_fifo_empty_threshold_2                                                   => 12,
			pld_tx_fifo_empty_threshold_3                                                   => 15,
			pld_tx_fifo_full_threshold                                                      => 40,
			pld_tx_parity_ena                                                               => "disable",
			powerdown_mode                                                                  => "powerup",
			rx_lane_flip_en                                                                 => "false",
			sim_mode                                                                        => "enable",
			ssm_aux_prog_en                                                                 => "false",
			sup_mode                                                                        => "user_mode",
			test_in_override                                                                => "false",
			tx_avst_dsk_en                                                                  => "disable",
			tx_lane_flip_en                                                                 => "false",
			user_mode_del_count                                                             => 5,
			valid_ecc_err_rpt_en                                                            => "true",
			virtual_drop_vendor0_msg                                                        => "false",
			virtual_drop_vendor1_msg                                                        => "false",
			virtual_ep_native                                                               => "native",
			virtual_gen2_pma_pll_usage                                                      => "not_applicable",
			virtual_hrdrstctrl_en                                                           => "enable",
			virtual_link_rate                                                               => "gen3",
			virtual_link_width                                                              => "x8",
			virtual_maxpayload_size                                                         => "max_payload_256",
			virtual_pf0_ats_cap_enable                                                      => "disable",
			virtual_pf0_io_decode                                                           => "io32",
			virtual_pf0_msi_enable                                                          => "enable",
			virtual_pf0_msix_enable                                                         => "disable",
			virtual_pf0_pb_cap_enable                                                       => "disable",
			virtual_pf0_prefetch_decode                                                     => "pref64",
			virtual_pf0_sn_cap_enable                                                       => "disable",
			virtual_pf0_sriov_enable                                                        => "disable",
			virtual_pf0_sriov_num_vf_ari                                                    => 0,
			virtual_pf0_sriov_num_vf_non_ari                                                => 0,
			virtual_pf0_sriov_vf_bar0_enabled                                               => "disable",
			virtual_pf0_sriov_vf_bar1_enabled                                               => "disable",
			virtual_pf0_sriov_vf_bar2_enabled                                               => "disable",
			virtual_pf0_sriov_vf_bar3_enabled                                               => "disable",
			virtual_pf0_sriov_vf_bar4_enabled                                               => "disable",
			virtual_pf0_sriov_vf_bar5_enabled                                               => "disable",
			virtual_pf0_tph_cap_enable                                                      => "disable",
			virtual_pf0_user_vsec_cap_enable                                                => "disable",
			virtual_pf1_ats_cap_enable                                                      => "disable",
			virtual_pf1_enable                                                              => "disable",
			virtual_pf1_msi_enable                                                          => "disable",
			virtual_pf1_msix_enable                                                         => "disable",
			virtual_pf1_pb_cap_enable                                                       => "disable",
			virtual_pf1_sn_cap_enable                                                       => "disable",
			virtual_pf1_sriov_enable                                                        => "disable",
			virtual_pf1_sriov_num_vf_ari                                                    => 0,
			virtual_pf1_sriov_num_vf_non_ari                                                => 0,
			virtual_pf1_sriov_vf_bar0_enabled                                               => "disable",
			virtual_pf1_sriov_vf_bar1_enabled                                               => "disable",
			virtual_pf1_sriov_vf_bar2_enabled                                               => "disable",
			virtual_pf1_sriov_vf_bar3_enabled                                               => "disable",
			virtual_pf1_sriov_vf_bar4_enabled                                               => "disable",
			virtual_pf1_sriov_vf_bar5_enabled                                               => "disable",
			virtual_pf1_tph_cap_enable                                                      => "disable",
			virtual_pf1_user_vsec_cap_enable                                                => "disable",
			virtual_phase23_txpreset                                                        => "preset8",
			virtual_rp_ep_mode                                                              => "ep",
			virtual_txeq_mode                                                               => "eq_pipe_dir_mode",
			virtual_uc_calibration_en                                                       => "enable",
			vsec_legacy_interr_mask_en                                                      => "false",
			vsec_next_offset                                                                => 0,
			silicon_rev                                                                     => "14nm5bcr2eb",
			cdts_intf_sel                                                                   => "true",
			cfg_dbi_pf1_table_size                                                          => 1,
			cfg_dbi_pf2_start_addr                                                          => 512,
			cfg_dbi_pf2_table_size                                                          => 1,
			cfg_dbi_pf3_start_addr                                                          => 704,
			cfg_dbi_pf3_table_size                                                          => 1,
			hrc_mcgb_rst_mask                                                               => "true",
			hrc_pwrup_seq_mask                                                              => "true",
			hrc_rst_asrt_seq_en                                                             => "true",
			hrc_rx_seq_en                                                                   => "true",
			hrc_rx_seq_sel                                                                  => "ns_320",
			hrc_spd_change_value                                                            => "big_delay0",
			hrc_tx_seq_en                                                                   => "true",
			pf0_pcie_cap_device_capabilities_reg_addr_byte3                                 => 119,
			pf1_pcie_cap_device_capabilities_reg_addr_byte3                                 => 4215,
			pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      => 8450,
			pf2_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      => 8451,
			pf2_aer_cap_version                                                             => 2,
			pf2_aer_next_offset                                                             => 0,
			pf2_ari_cap_ari_base_addr_byte2                                                 => 8570,
			pf2_ari_cap_ari_base_addr_byte3                                                 => 8571,
			pf2_ari_cap_version                                                             => 1,
			pf2_ari_next_offset                                                             => 0,
			pf2_ats_cap_ats_cap_hdr_reg_addr_byte2                                          => 8838,
			pf2_ats_cap_ats_cap_hdr_reg_addr_byte3                                          => 8839,
			pf2_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                => 8840,
			pf2_ats_cap_version                                                             => 1,
			pf2_ats_capabilities_ctrl_reg_rsvdp_7                                           => "false",
			pf2_ats_next_offset                                                             => 0,
			pf2_aux_curr                                                                    => 0,
			pf2_bar0_mem_io                                                                 => "pf2_bar0_mem",
			pf2_bar0_prefetch                                                               => "false",
			pf2_bar0_start                                                                  => 0,
			pf2_bar0_type                                                                   => "pf2_bar0_mem32",
			pf2_bar1_mem_io                                                                 => "pf2_bar1_mem",
			pf2_bar1_prefetch                                                               => "false",
			pf2_bar1_start                                                                  => 0,
			pf2_bar1_type                                                                   => "pf2_bar1_mem32",
			pf2_bar2_mem_io                                                                 => "pf2_bar2_mem",
			pf2_bar2_prefetch                                                               => "false",
			pf2_bar2_start                                                                  => 0,
			pf2_bar2_type                                                                   => "pf2_bar2_mem32",
			pf2_bar3_mem_io                                                                 => "pf2_bar3_mem",
			pf2_bar3_prefetch                                                               => "false",
			pf2_bar3_start                                                                  => 0,
			pf2_bar3_type                                                                   => "pf2_bar3_mem32",
			pf2_bar4_mem_io                                                                 => "pf2_bar4_mem",
			pf2_bar4_prefetch                                                               => "false",
			pf2_bar4_start                                                                  => 0,
			pf2_bar4_type                                                                   => "pf2_bar4_mem32",
			pf2_bar5_mem_io                                                                 => "pf2_bar5_mem",
			pf2_bar5_prefetch                                                               => "false",
			pf2_bar5_start                                                                  => 0,
			pf2_bar5_type                                                                   => "pf2_bar5_mem32",
			pf2_base_class_code                                                             => 0,
			pf2_cap_id_nxt_ptr_reg_rsvdp_20                                                 => "false",
			pf2_cap_pointer                                                                 => 64,
			pf2_con_status_reg_rsvdp_2                                                      => "false",
			pf2_con_status_reg_rsvdp_4                                                      => 0,
			pf2_d1_support                                                                  => "pf2_d1_not_supported",
			pf2_d2_support                                                                  => "pf2_d2_not_supported",
			pf2_dbi_reserved_0                                                              => 0,
			pf2_dbi_reserved_1                                                              => 0,
			pf2_dbi_reserved_10                                                             => 0,
			pf2_dbi_reserved_11                                                             => 0,
			pf2_dbi_reserved_12                                                             => 0,
			pf2_dbi_reserved_13                                                             => 0,
			pf2_dbi_reserved_14                                                             => 0,
			pf2_dbi_reserved_15                                                             => 0,
			pf2_dbi_reserved_16                                                             => 0,
			pf2_dbi_reserved_17                                                             => 0,
			pf2_dbi_reserved_18                                                             => 0,
			pf2_dbi_reserved_19                                                             => 0,
			pf2_dbi_reserved_2                                                              => 0,
			pf2_dbi_reserved_3                                                              => 0,
			pf2_dbi_reserved_4                                                              => 0,
			pf2_dbi_reserved_5                                                              => 0,
			pf2_dbi_reserved_6                                                              => 0,
			pf2_dbi_reserved_7                                                              => 0,
			pf2_dbi_reserved_8                                                              => 0,
			pf2_dbi_reserved_9                                                              => 0,
			pf2_device_capabilities_reg_rsvdp_12                                            => 0,
			pf2_device_capabilities_reg_rsvdp_16                                            => 0,
			pf2_device_capabilities_reg_rsvdp_29                                            => 0,
			pf2_dsi                                                                         => "pf2_not_required",
			pf2_exp_rom_bar_mask_reg_rsvdp_1                                                => 0,
			pf2_exp_rom_base_addr_reg_rsvdp_1                                               => 0,
			pf2_forward_user_vsec                                                           => "false",
			pf2_global_inval_spprtd                                                         => "false",
			pf2_header_type                                                                 => 0,
			pf2_int_pin                                                                     => "pf2_no_int",
			pf2_invalidate_q_depth                                                          => 0,
			pf2_link_capabilities_reg_rsvdp_23                                              => "false",
			pf2_link_control_link_status_reg_rsvdp_12                                       => 0,
			pf2_link_control_link_status_reg_rsvdp_2                                        => "false",
			pf2_link_control_link_status_reg_rsvdp_25                                       => 0,
			pf2_link_control_link_status_reg_rsvdp_9                                        => "false",
			pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             => 8273,
			pf2_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             => 8274,
			pf2_msix_cap_msix_pba_offset_reg_addr_byte0                                     => 8376,
			pf2_msix_cap_msix_pba_offset_reg_addr_byte1                                     => 8377,
			pf2_msix_cap_msix_pba_offset_reg_addr_byte2                                     => 8378,
			pf2_msix_cap_msix_pba_offset_reg_addr_byte3                                     => 8379,
			pf2_msix_cap_msix_table_offset_reg_addr_byte0                                   => 8372,
			pf2_msix_cap_msix_table_offset_reg_addr_byte1                                   => 8373,
			pf2_msix_cap_msix_table_offset_reg_addr_byte2                                   => 8374,
			pf2_msix_cap_msix_table_offset_reg_addr_byte3                                   => 8375,
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           => 8369,
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           => 8370,
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           => 8371,
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                => 2105522,
			pf2_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                => 2105523,
			pf2_multi_func                                                                  => "false",
			pf2_no_soft_rst                                                                 => "pf2_internally_reset",
			pf2_page_aligned_req                                                            => "false",
			pf2_pci_msi_64_bit_addr_cap                                                     => "false",
			pf2_pci_msi_cap_next_offset                                                     => 112,
			pf2_pci_msi_enable                                                              => "false",
			pf2_pci_msi_multiple_msg_cap                                                    => "pf2_msi_vec_1",
			pf2_pci_msi_multiple_msg_en                                                     => 0,
			pf2_pci_msix_bir                                                                => 0,
			pf2_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      => 0,
			pf2_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                => 0,
			pf2_pci_msix_cap_next_offset                                                    => 0,
			pf2_pci_msix_enable                                                             => "false",
			pf2_pci_msix_enable_vfcomm_cs2                                                  => "false",
			pf2_pci_msix_function_mask                                                      => "false",
			pf2_pci_msix_function_mask_vfcomm_cs2                                           => "false",
			pf2_pci_msix_pba                                                                => 0,
			pf2_pci_msix_pba_offset                                                         => 0,
			pf2_pci_msix_table_offset                                                       => 0,
			pf2_pci_msix_table_size                                                         => 0,
			pf2_pci_msix_table_size_vfcomm_cs2                                              => 0,
			pf2_pci_type0_bar0_enabled                                                      => "disable",
			pf2_pci_type0_bar1_dummy_mask_7_1                                               => 127,
			pf2_pci_type0_bar1_enabled                                                      => "disable",
			pf2_pci_type0_bar2_enabled                                                      => "disable",
			pf2_pci_type0_bar3_dummy_mask_7_1                                               => 127,
			pf2_pci_type0_bar3_enabled                                                      => "disable",
			pf2_pci_type0_bar4_enabled                                                      => "disable",
			pf2_pci_type0_bar5_dummy_mask_7_1                                               => 127,
			pf2_pci_type0_bar5_enabled                                                      => "disable",
			pf2_pci_type0_device_id                                                         => 0,
			pf2_pci_type0_vendor_id                                                         => 0,
			pf2_pcie_cap_active_state_link_pm_control                                       => "pf2_aspm_dis",
			pf2_pcie_cap_active_state_link_pm_support                                       => "pf2_no_aspm",
			pf2_pcie_cap_aspm_opt_compliance                                                => "true",
			pf2_pcie_cap_aux_power_pm_en                                                    => "false",
			pf2_pcie_cap_clock_power_man                                                    => "pf2_refclk_remove_not_ok",
			pf2_pcie_cap_common_clk_config                                                  => "false",
			pf2_pcie_cap_device_capabilities_reg_addr_byte0                                 => 8308,
			pf2_pcie_cap_device_capabilities_reg_addr_byte1                                 => 8309,
			pf2_pcie_cap_device_capabilities_reg_addr_byte3                                 => 8311,
			pf2_pcie_cap_device_control_device_status_addr_byte1                            => 8313,
			pf2_pcie_cap_dll_active                                                         => "false",
			pf2_pcie_cap_dll_active_rep_cap                                                 => "false",
			pf2_pcie_cap_en_clk_power_man                                                   => "pf2_clkreq_dis",
			pf2_pcie_cap_en_no_snoop                                                        => "false",
			pf2_pcie_cap_enter_compliance                                                   => "false",
			pf2_pcie_cap_ep_l0s_accpt_latency                                               => 0,
			pf2_pcie_cap_ep_l1_accpt_latency                                                => 0,
			pf2_pcie_cap_ext_tag_en                                                         => "false",
			pf2_pcie_cap_ext_tag_supp                                                       => "pf2_not_supported",
			pf2_pcie_cap_extended_synch                                                     => "false",
			pf2_pcie_cap_flr_cap                                                            => "pf2_not_capable",
			pf2_pcie_cap_hw_auto_speed_disable                                              => "false",
			pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             => "false",
			pf2_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         => "false",
			pf2_pcie_cap_initiate_flr                                                       => "false",
			pf2_pcie_cap_l0s_exit_latency_commclk_dis                                       => 0,
			pf2_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   => 0,
			pf2_pcie_cap_l1_exit_latency_commclk_dis                                        => 0,
			pf2_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    => 0,
			pf2_pcie_cap_link_auto_bw_int_en                                                => "false",
			pf2_pcie_cap_link_auto_bw_status                                                => "false",
			pf2_pcie_cap_link_bw_man_int_en                                                 => "false",
			pf2_pcie_cap_link_bw_man_status                                                 => "false",
			pf2_pcie_cap_link_bw_not_cap                                                    => "false",
			pf2_pcie_cap_link_capabilities_reg_addr_byte0                                   => 8316,
			pf2_pcie_cap_link_capabilities_reg_addr_byte1                                   => 8317,
			pf2_pcie_cap_link_capabilities_reg_addr_byte2                                   => 8318,
			pf2_pcie_cap_link_capabilities_reg_addr_byte3                                   => 8319,
			pf2_pcie_cap_link_control2_link_status2_reg_addr_byte0                          => 12591264,
			pf2_pcie_cap_link_control_link_status_reg_addr_byte0                            => 4202624,
			pf2_pcie_cap_link_control_link_status_reg_addr_byte1                            => 4202625,
			pf2_pcie_cap_link_control_link_status_reg_addr_byte2                            => 4202626,
			pf2_pcie_cap_link_disable                                                       => "false",
			pf2_pcie_cap_link_training                                                      => "false",
			pf2_pcie_cap_max_link_speed                                                     => "pf2_max_8gts",
			pf2_pcie_cap_max_link_width                                                     => "pf2_x8",
			pf2_pcie_cap_max_payload_size                                                   => "pf2_payload_256",
			pf2_pcie_cap_max_read_req_size                                                  => 2,
			pf2_pcie_cap_nego_link_width                                                    => "true",
			pf2_pcie_cap_next_ptr                                                           => 0,
			pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              => 8305,
			pf2_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              => 8307,
			pf2_pcie_cap_phantom_func_en                                                    => "false",
			pf2_pcie_cap_phantom_func_support                                               => 0,
			pf2_pcie_cap_port_num                                                           => 0,
			pf2_pcie_cap_rcb                                                                => "pf2_rcb_64",
			pf2_pcie_cap_retrain_link                                                       => "false",
			pf2_pcie_cap_role_based_err_report                                              => "true",
			pf2_pcie_cap_sel_deemphasis                                                     => "pf2_minus_6db",
			pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            => 2105468,
			pf2_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            => 2105469,
			pf2_pcie_cap_slot_clk_config                                                    => "false",
			pf2_pcie_cap_surprise_down_err_rep_cap                                          => "false",
			pf2_pcie_cap_target_link_speed                                                  => "pf2_trgt_gen3",
			pf2_pcie_cap_tx_margin                                                          => "false",
			pf2_pcie_int_msg_num                                                            => 0,
			pf2_pcie_slot_imp                                                               => "pf2_not_implemented",
			pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        => 8257,
			pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        => 8258,
			pf2_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        => 8259,
			pf2_pm_cap_con_status_reg_addr_byte0                                            => 8260,
			pf2_pm_next_pointer                                                             => 80,
			pf2_pm_spec_ver                                                                 => 3,
			pf2_pme_clk                                                                     => "false",
			pf2_pme_support                                                                 => 0,
			pf2_power_state                                                                 => 0,
			pf2_program_interface                                                           => 0,
			pf2_reserved_0_addr                                                             => 0,
			pf2_reserved_10_addr                                                            => 0,
			pf2_reserved_11_addr                                                            => 0,
			pf2_reserved_12_addr                                                            => 0,
			pf2_reserved_13_addr                                                            => 0,
			pf2_reserved_14_addr                                                            => 0,
			pf2_reserved_15_addr                                                            => 0,
			pf2_reserved_16_addr                                                            => 0,
			pf2_reserved_17_addr                                                            => 0,
			pf2_reserved_18_addr                                                            => 0,
			pf2_reserved_19_addr                                                            => 0,
			pf2_reserved_1_addr                                                             => 0,
			pf2_reserved_2_addr                                                             => 0,
			pf2_reserved_3_addr                                                             => 0,
			pf2_reserved_4_addr                                                             => 0,
			pf2_reserved_5_addr                                                             => 0,
			pf2_reserved_6_addr                                                             => 0,
			pf2_reserved_7_addr                                                             => 0,
			pf2_reserved_8_addr                                                             => 0,
			pf2_reserved_9_addr                                                             => 0,
			pf2_revision_id                                                                 => 0,
			pf2_rom_bar_enable                                                              => "disable",
			pf2_rom_bar_enabled                                                             => "disable",
			pf2_shadow_link_capabilities_reg_shadow_rsvdp_23                                => "false",
			pf2_shadow_pcie_cap_active_state_link_pm_support                                => 0,
			pf2_shadow_pcie_cap_aspm_opt_compliance                                         => "false",
			pf2_shadow_pcie_cap_clock_power_man                                             => "false",
			pf2_shadow_pcie_cap_dll_active_rep_cap                                          => "false",
			pf2_shadow_pcie_cap_link_bw_not_cap                                             => "false",
			pf2_shadow_pcie_cap_max_link_width                                              => 0,
			pf2_shadow_pcie_cap_surprise_down_err_rep_cap                                   => "false",
			pf2_shadow_sriov_vf_stride_ari_cs2                                              => 0,
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte0                                          => 8556,
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte1                                          => 8557,
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte2                                          => 8558,
			pf2_sn_cap_ser_num_reg_dw_1_addr_byte3                                          => 8559,
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte0                                          => 8560,
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte1                                          => 8561,
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte2                                          => 8562,
			pf2_sn_cap_ser_num_reg_dw_2_addr_byte3                                          => 8563,
			pf2_sn_cap_sn_base_addr_byte2                                                   => 8554,
			pf2_sn_cap_sn_base_addr_byte3                                                   => 8555,
			pf2_sn_cap_version                                                              => 1,
			pf2_sn_next_offset                                                              => 0,
			pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               => 2105796,
			pf2_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               => 2105797,
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        => 2105804,
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        => 2105805,
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        => 2105806,
			pf2_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        => 2105807,
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     => 2105820,
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     => 2105821,
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     => 2105822,
			pf2_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     => 2105823,
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     => 2105824,
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     => 2105825,
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     => 2105826,
			pf2_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     => 2105827,
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     => 2105828,
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     => 2105829,
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     => 2105830,
			pf2_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     => 2105831,
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     => 2105832,
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     => 2105833,
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     => 2105834,
			pf2_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     => 2105835,
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     => 2105836,
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     => 2105837,
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     => 2105838,
			pf2_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     => 2105839,
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     => 2105840,
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     => 2105841,
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     => 2105842,
			pf2_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     => 2105843,
			pf2_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  => 2105824,
			pf2_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  => 2105832,
			pf2_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  => 2105840,
			pf2_sriov_cap_sriov_base_reg_addr_byte2                                         => 8634,
			pf2_sriov_cap_sriov_base_reg_addr_byte3                                         => 8635,
			pf2_sriov_cap_sriov_initial_vfs_addr_byte0                                      => 8644,
			pf2_sriov_cap_sriov_initial_vfs_addr_byte1                                      => 8645,
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte0                               => 8652,
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte1                               => 8653,
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte2                               => 8654,
			pf2_sriov_cap_sriov_vf_offset_position_addr_byte3                               => 8655,
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte0                                     => 8660,
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte1                                     => 8661,
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte2                                     => 8662,
			pf2_sriov_cap_sup_page_sizes_reg_addr_byte3                                     => 8663,
			pf2_sriov_cap_version                                                           => 1,
			pf2_sriov_cap_vf_bar0_reg_addr_byte0                                            => 8668,
			pf2_sriov_cap_vf_bar1_reg_addr_byte0                                            => 8672,
			pf2_sriov_cap_vf_bar2_reg_addr_byte0                                            => 8676,
			pf2_sriov_cap_vf_bar3_reg_addr_byte0                                            => 8680,
			pf2_sriov_cap_vf_bar4_reg_addr_byte0                                            => 8684,
			pf2_sriov_cap_vf_bar5_reg_addr_byte0                                            => 8688,
			pf2_sriov_cap_vf_device_id_reg_addr_byte2                                       => 8658,
			pf2_sriov_cap_vf_device_id_reg_addr_byte3                                       => 8659,
			pf2_sriov_initial_vfs_ari_cs2                                                   => 0,
			pf2_sriov_initial_vfs_nonari                                                    => 0,
			pf2_sriov_next_offset                                                           => 0,
			pf2_sriov_vf_bar0_prefetch                                                      => "false",
			pf2_sriov_vf_bar0_start                                                         => 0,
			pf2_sriov_vf_bar0_type                                                          => "pf2_sriov_vf_bar0_mem32",
			pf2_sriov_vf_bar1_dummy_mask_7_1                                                => 127,
			pf2_sriov_vf_bar1_enabled                                                       => "disable",
			pf2_sriov_vf_bar1_prefetch                                                      => "false",
			pf2_sriov_vf_bar1_start                                                         => 0,
			pf2_sriov_vf_bar1_type                                                          => "pf2_sriov_vf_bar1_mem32",
			pf2_sriov_vf_bar2_prefetch                                                      => "false",
			pf2_sriov_vf_bar2_start                                                         => 0,
			pf2_sriov_vf_bar2_type                                                          => "pf2_sriov_vf_bar2_mem32",
			pf2_sriov_vf_bar3_dummy_mask_7_1                                                => 127,
			pf2_sriov_vf_bar3_enabled                                                       => "disable",
			pf2_sriov_vf_bar3_prefetch                                                      => "false",
			pf2_sriov_vf_bar3_start                                                         => 0,
			pf2_sriov_vf_bar3_type                                                          => "pf2_sriov_vf_bar3_mem32",
			pf2_sriov_vf_bar4_prefetch                                                      => "false",
			pf2_sriov_vf_bar4_start                                                         => 0,
			pf2_sriov_vf_bar4_type                                                          => "pf2_sriov_vf_bar4_mem32",
			pf2_sriov_vf_bar5_dummy_mask_7_1                                                => 127,
			pf2_sriov_vf_bar5_enabled                                                       => "disable",
			pf2_sriov_vf_bar5_prefetch                                                      => "false",
			pf2_sriov_vf_bar5_start                                                         => 0,
			pf2_sriov_vf_bar5_type                                                          => "pf2_sriov_vf_bar5_mem32",
			pf2_sriov_vf_device_id                                                          => 0,
			pf2_sriov_vf_offset_ari_cs2                                                     => 0,
			pf2_sriov_vf_offset_position_nonari                                             => 0,
			pf2_sriov_vf_stride_nonari                                                      => 0,
			pf2_subclass_code                                                               => 0,
			pf2_subsys_dev_id                                                               => 0,
			pf2_subsys_vendor_id                                                            => 0,
			pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      => 8698,
			pf2_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      => 8699,
			pf2_tph_cap_tph_req_cap_reg_addr_byte0                                          => 8700,
			pf2_tph_cap_tph_req_cap_reg_addr_byte1                                          => 8701,
			pf2_tph_cap_tph_req_cap_reg_addr_byte2                                          => 8702,
			pf2_tph_cap_tph_req_cap_reg_addr_byte3                                          => 8703,
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               => 2105852,
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               => 2105853,
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               => 2105854,
			pf2_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               => 2105855,
			pf2_tph_req_cap_int_vec                                                         => "disable",
			pf2_tph_req_cap_int_vec_vfcomm_cs2                                              => "disable",
			pf2_tph_req_cap_reg_rsvdp_11                                                    => 0,
			pf2_tph_req_cap_reg_rsvdp_27                                                    => 0,
			pf2_tph_req_cap_reg_rsvdp_3                                                     => 0,
			pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              => 0,
			pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              => 0,
			pf2_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               => 0,
			pf2_tph_req_cap_st_table_loc_0                                                  => "pf2_not_in_tph_struct",
			pf2_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       => "pf2_not_in_tph_struct_vf",
			pf2_tph_req_cap_st_table_loc_1                                                  => "pf2_not_in_msix_table",
			pf2_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       => "pf2_not_in_msix_table_vf",
			pf2_tph_req_cap_st_table_size                                                   => 0,
			pf2_tph_req_cap_st_table_size_vfcomm_cs2                                        => 0,
			pf2_tph_req_cap_ver                                                             => 1,
			pf2_tph_req_device_spec                                                         => "disable",
			pf2_tph_req_device_spec_vfcomm_cs2                                              => "disable",
			pf2_tph_req_extended_tph                                                        => "disable",
			pf2_tph_req_extended_tph_vfcomm_cs2                                             => "disable",
			pf2_tph_req_next_ptr                                                            => 0,
			pf2_tph_req_no_st_mode                                                          => "true",
			pf2_tph_req_no_st_mode_vfcomm_cs2                                               => "true",
			pf2_type0_hdr_bar0_mask_reg_addr_byte0                                          => 2105360,
			pf2_type0_hdr_bar0_mask_reg_addr_byte1                                          => 2105361,
			pf2_type0_hdr_bar0_mask_reg_addr_byte2                                          => 2105362,
			pf2_type0_hdr_bar0_mask_reg_addr_byte3                                          => 2105363,
			pf2_type0_hdr_bar0_reg_addr_byte0                                               => 8208,
			pf2_type0_hdr_bar1_enable_reg_addr_byte0                                        => 2105364,
			pf2_type0_hdr_bar1_mask_reg_addr_byte0                                          => 2105364,
			pf2_type0_hdr_bar1_mask_reg_addr_byte1                                          => 2105365,
			pf2_type0_hdr_bar1_mask_reg_addr_byte2                                          => 2105366,
			pf2_type0_hdr_bar1_mask_reg_addr_byte3                                          => 2105367,
			pf2_type0_hdr_bar1_reg_addr_byte0                                               => 8212,
			pf2_type0_hdr_bar2_mask_reg_addr_byte0                                          => 2105368,
			pf2_type0_hdr_bar2_mask_reg_addr_byte1                                          => 2105369,
			pf2_type0_hdr_bar2_mask_reg_addr_byte2                                          => 2105370,
			pf2_type0_hdr_bar2_mask_reg_addr_byte3                                          => 2105371,
			pf2_type0_hdr_bar2_reg_addr_byte0                                               => 8216,
			pf2_type0_hdr_bar3_enable_reg_addr_byte0                                        => 2105372,
			pf2_type0_hdr_bar3_mask_reg_addr_byte0                                          => 2105372,
			pf2_type0_hdr_bar3_mask_reg_addr_byte1                                          => 2105373,
			pf2_type0_hdr_bar3_mask_reg_addr_byte2                                          => 2105374,
			pf2_type0_hdr_bar3_mask_reg_addr_byte3                                          => 2105375,
			pf2_type0_hdr_bar3_reg_addr_byte0                                               => 8220,
			pf2_type0_hdr_bar4_mask_reg_addr_byte0                                          => 2105376,
			pf2_type0_hdr_bar4_mask_reg_addr_byte1                                          => 2105377,
			pf2_type0_hdr_bar4_mask_reg_addr_byte2                                          => 2105378,
			pf2_type0_hdr_bar4_mask_reg_addr_byte3                                          => 2105379,
			pf2_type0_hdr_bar4_reg_addr_byte0                                               => 8224,
			pf2_type0_hdr_bar5_enable_reg_addr_byte0                                        => 2105380,
			pf2_type0_hdr_bar5_mask_reg_addr_byte0                                          => 2105380,
			pf2_type0_hdr_bar5_mask_reg_addr_byte1                                          => 2105381,
			pf2_type0_hdr_bar5_mask_reg_addr_byte2                                          => 2105382,
			pf2_type0_hdr_bar5_mask_reg_addr_byte3                                          => 2105383,
			pf2_type0_hdr_bar5_reg_addr_byte0                                               => 8228,
			pf2_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           => 8206,
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    => 8232,
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    => 8233,
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    => 8234,
			pf2_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    => 8235,
			pf2_type0_hdr_class_code_revision_id_addr_byte0                                 => 8200,
			pf2_type0_hdr_class_code_revision_id_addr_byte1                                 => 8201,
			pf2_type0_hdr_class_code_revision_id_addr_byte2                                 => 8202,
			pf2_type0_hdr_class_code_revision_id_addr_byte3                                 => 8203,
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte0                                => 8192,
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte1                                => 8193,
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte2                                => 8194,
			pf2_type0_hdr_device_id_vendor_id_reg_addr_byte3                                => 8195,
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   => 2105392,
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   => 2105393,
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   => 2105394,
			pf2_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   => 2105395,
			pf2_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  => 8240,
			pf2_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 => 8253,
			pf2_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        => 8244,
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   => 8236,
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   => 8237,
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   => 8238,
			pf2_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   => 8239,
			pf2_vf_bar0_reg_rsvdp_0                                                         => "false",
			pf2_vf_bar1_reg_rsvdp_0                                                         => "false",
			pf2_vf_bar2_reg_rsvdp_0                                                         => "false",
			pf2_vf_bar3_reg_rsvdp_0                                                         => "false",
			pf2_vf_bar4_reg_rsvdp_0                                                         => "false",
			pf2_vf_bar5_reg_rsvdp_0                                                         => "false",
			pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte2                                      => 12546,
			pf3_aer_cap_aer_ext_cap_hdr_off_addr_byte3                                      => 12547,
			pf3_aer_cap_version                                                             => 2,
			pf3_aer_next_offset                                                             => 0,
			pf3_ari_cap_ari_base_addr_byte2                                                 => 12666,
			pf3_ari_cap_ari_base_addr_byte3                                                 => 12667,
			pf3_ari_cap_version                                                             => 1,
			pf3_ari_next_offset                                                             => 0,
			pf3_ats_cap_ats_cap_hdr_reg_addr_byte2                                          => 12934,
			pf3_ats_cap_ats_cap_hdr_reg_addr_byte3                                          => 12935,
			pf3_ats_cap_ats_capabilities_ctrl_reg_addr_byte0                                => 12936,
			pf3_ats_cap_version                                                             => 1,
			pf3_ats_capabilities_ctrl_reg_rsvdp_7                                           => "false",
			pf3_ats_next_offset                                                             => 0,
			pf3_aux_curr                                                                    => 0,
			pf3_bar0_mem_io                                                                 => "pf3_bar0_mem",
			pf3_bar0_prefetch                                                               => "false",
			pf3_bar0_start                                                                  => 0,
			pf3_bar0_type                                                                   => "pf3_bar0_mem32",
			pf3_bar1_mem_io                                                                 => "pf3_bar1_mem",
			pf3_bar1_prefetch                                                               => "false",
			pf3_bar1_start                                                                  => 0,
			pf3_bar1_type                                                                   => "pf3_bar1_mem32",
			pf3_bar2_mem_io                                                                 => "pf3_bar2_mem",
			pf3_bar2_prefetch                                                               => "false",
			pf3_bar2_start                                                                  => 0,
			pf3_bar2_type                                                                   => "pf3_bar2_mem32",
			pf3_bar3_mem_io                                                                 => "pf3_bar3_mem",
			pf3_bar3_prefetch                                                               => "false",
			pf3_bar3_start                                                                  => 0,
			pf3_bar3_type                                                                   => "pf3_bar3_mem32",
			pf3_bar4_mem_io                                                                 => "pf3_bar4_mem",
			pf3_bar4_prefetch                                                               => "false",
			pf3_bar4_start                                                                  => 0,
			pf3_bar4_type                                                                   => "pf3_bar4_mem32",
			pf3_bar5_mem_io                                                                 => "pf3_bar5_mem",
			pf3_bar5_prefetch                                                               => "false",
			pf3_bar5_start                                                                  => 0,
			pf3_bar5_type                                                                   => "pf3_bar5_mem32",
			pf3_base_class_code                                                             => 0,
			pf3_cap_id_nxt_ptr_reg_rsvdp_20                                                 => "false",
			pf3_cap_pointer                                                                 => 64,
			pf3_con_status_reg_rsvdp_2                                                      => "false",
			pf3_con_status_reg_rsvdp_4                                                      => 0,
			pf3_d1_support                                                                  => "pf3_d1_not_supported",
			pf3_d2_support                                                                  => "pf3_d2_not_supported",
			pf3_dbi_reserved_0                                                              => 0,
			pf3_dbi_reserved_1                                                              => 0,
			pf3_dbi_reserved_10                                                             => 0,
			pf3_dbi_reserved_11                                                             => 0,
			pf3_dbi_reserved_12                                                             => 0,
			pf3_dbi_reserved_13                                                             => 0,
			pf3_dbi_reserved_14                                                             => 0,
			pf3_dbi_reserved_15                                                             => 0,
			pf3_dbi_reserved_16                                                             => 0,
			pf3_dbi_reserved_17                                                             => 0,
			pf3_dbi_reserved_18                                                             => 0,
			pf3_dbi_reserved_19                                                             => 0,
			pf3_dbi_reserved_2                                                              => 0,
			pf3_dbi_reserved_3                                                              => 0,
			pf3_dbi_reserved_4                                                              => 0,
			pf3_dbi_reserved_5                                                              => 0,
			pf3_dbi_reserved_6                                                              => 0,
			pf3_dbi_reserved_7                                                              => 0,
			pf3_dbi_reserved_8                                                              => 0,
			pf3_dbi_reserved_9                                                              => 0,
			pf3_device_capabilities_reg_rsvdp_12                                            => 0,
			pf3_device_capabilities_reg_rsvdp_16                                            => 0,
			pf3_device_capabilities_reg_rsvdp_29                                            => 0,
			pf3_dsi                                                                         => "pf3_not_required",
			pf3_exp_rom_bar_mask_reg_rsvdp_1                                                => 0,
			pf3_exp_rom_base_addr_reg_rsvdp_1                                               => 0,
			pf3_forward_user_vsec                                                           => "false",
			pf3_global_inval_spprtd                                                         => "false",
			pf3_header_type                                                                 => 0,
			pf3_int_pin                                                                     => "pf3_no_int",
			pf3_invalidate_q_depth                                                          => 0,
			pf3_link_capabilities_reg_rsvdp_23                                              => "false",
			pf3_link_control_link_status_reg_rsvdp_12                                       => 0,
			pf3_link_control_link_status_reg_rsvdp_2                                        => "false",
			pf3_link_control_link_status_reg_rsvdp_25                                       => 0,
			pf3_link_control_link_status_reg_rsvdp_9                                        => "false",
			pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte1                             => 12369,
			pf3_msi_cap_pci_msi_cap_id_next_ctrl_reg_addr_byte2                             => 12370,
			pf3_msix_cap_msix_pba_offset_reg_addr_byte0                                     => 12472,
			pf3_msix_cap_msix_pba_offset_reg_addr_byte1                                     => 12473,
			pf3_msix_cap_msix_pba_offset_reg_addr_byte2                                     => 12474,
			pf3_msix_cap_msix_pba_offset_reg_addr_byte3                                     => 12475,
			pf3_msix_cap_msix_table_offset_reg_addr_byte0                                   => 12468,
			pf3_msix_cap_msix_table_offset_reg_addr_byte1                                   => 12469,
			pf3_msix_cap_msix_table_offset_reg_addr_byte2                                   => 12470,
			pf3_msix_cap_msix_table_offset_reg_addr_byte3                                   => 12471,
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte1                           => 12465,
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte2                           => 12466,
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_addr_byte3                           => 12467,
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte2                => 2109618,
			pf3_msix_cap_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_addr_byte3                => 2109619,
			pf3_multi_func                                                                  => "false",
			pf3_no_soft_rst                                                                 => "pf3_internally_reset",
			pf3_page_aligned_req                                                            => "false",
			pf3_pci_msi_64_bit_addr_cap                                                     => "false",
			pf3_pci_msi_cap_next_offset                                                     => 112,
			pf3_pci_msi_enable                                                              => "false",
			pf3_pci_msi_multiple_msg_cap                                                    => "pf3_msi_vec_1",
			pf3_pci_msi_multiple_msg_en                                                     => 0,
			pf3_pci_msix_bir                                                                => 0,
			pf3_pci_msix_cap_id_next_ctrl_reg_rsvdp_27                                      => 0,
			pf3_pci_msix_cap_id_next_ctrl_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                => 0,
			pf3_pci_msix_cap_next_offset                                                    => 0,
			pf3_pci_msix_enable                                                             => "false",
			pf3_pci_msix_enable_vfcomm_cs2                                                  => "false",
			pf3_pci_msix_function_mask                                                      => "false",
			pf3_pci_msix_function_mask_vfcomm_cs2                                           => "false",
			pf3_pci_msix_pba                                                                => 0,
			pf3_pci_msix_pba_offset                                                         => 0,
			pf3_pci_msix_table_offset                                                       => 0,
			pf3_pci_msix_table_size                                                         => 0,
			pf3_pci_msix_table_size_vfcomm_cs2                                              => 0,
			pf3_pci_type0_bar0_enabled                                                      => "disable",
			pf3_pci_type0_bar1_dummy_mask_7_1                                               => 127,
			pf3_pci_type0_bar1_enabled                                                      => "disable",
			pf3_pci_type0_bar2_enabled                                                      => "disable",
			pf3_pci_type0_bar3_dummy_mask_7_1                                               => 127,
			pf3_pci_type0_bar3_enabled                                                      => "disable",
			pf3_pci_type0_bar4_enabled                                                      => "disable",
			pf3_pci_type0_bar5_dummy_mask_7_1                                               => 127,
			pf3_pci_type0_bar5_enabled                                                      => "disable",
			pf3_pci_type0_device_id                                                         => 0,
			pf3_pci_type0_vendor_id                                                         => 0,
			pf3_pcie_cap_active_state_link_pm_control                                       => "pf3_aspm_dis",
			pf3_pcie_cap_active_state_link_pm_support                                       => "pf3_no_aspm",
			pf3_pcie_cap_aspm_opt_compliance                                                => "true",
			pf3_pcie_cap_aux_power_pm_en                                                    => "false",
			pf3_pcie_cap_clock_power_man                                                    => "pf3_refclk_remove_not_ok",
			pf3_pcie_cap_common_clk_config                                                  => "false",
			pf3_pcie_cap_device_capabilities_reg_addr_byte0                                 => 12404,
			pf3_pcie_cap_device_capabilities_reg_addr_byte1                                 => 12405,
			pf3_pcie_cap_device_capabilities_reg_addr_byte3                                 => 12407,
			pf3_pcie_cap_device_control_device_status_addr_byte1                            => 12409,
			pf3_pcie_cap_dll_active                                                         => "false",
			pf3_pcie_cap_dll_active_rep_cap                                                 => "false",
			pf3_pcie_cap_en_clk_power_man                                                   => "pf3_clkreq_dis",
			pf3_pcie_cap_en_no_snoop                                                        => "false",
			pf3_pcie_cap_enter_compliance                                                   => "false",
			pf3_pcie_cap_ep_l0s_accpt_latency                                               => 0,
			pf3_pcie_cap_ep_l1_accpt_latency                                                => 0,
			pf3_pcie_cap_ext_tag_en                                                         => "false",
			pf3_pcie_cap_ext_tag_supp                                                       => "pf3_not_supported",
			pf3_pcie_cap_extended_synch                                                     => "false",
			pf3_pcie_cap_flr_cap                                                            => "pf3_not_capable",
			pf3_pcie_cap_hw_auto_speed_disable                                              => "false",
			pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvd                             => "false",
			pf3_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_rsvdp_31                         => "false",
			pf3_pcie_cap_initiate_flr                                                       => "false",
			pf3_pcie_cap_l0s_exit_latency_commclk_dis                                       => 0,
			pf3_pcie_cap_l0s_exit_latency_commclk_ena_cs2                                   => 0,
			pf3_pcie_cap_l1_exit_latency_commclk_dis                                        => 0,
			pf3_pcie_cap_l1_exit_latency_commclk_ena_cs2                                    => 0,
			pf3_pcie_cap_link_auto_bw_int_en                                                => "false",
			pf3_pcie_cap_link_auto_bw_status                                                => "false",
			pf3_pcie_cap_link_bw_man_int_en                                                 => "false",
			pf3_pcie_cap_link_bw_man_status                                                 => "false",
			pf3_pcie_cap_link_bw_not_cap                                                    => "false",
			pf3_pcie_cap_link_capabilities_reg_addr_byte0                                   => 12412,
			pf3_pcie_cap_link_capabilities_reg_addr_byte1                                   => 12413,
			pf3_pcie_cap_link_capabilities_reg_addr_byte2                                   => 12414,
			pf3_pcie_cap_link_capabilities_reg_addr_byte3                                   => 12415,
			pf3_pcie_cap_link_control2_link_status2_reg_addr_byte0                          => 12595360,
			pf3_pcie_cap_link_control_link_status_reg_addr_byte0                            => 4206720,
			pf3_pcie_cap_link_control_link_status_reg_addr_byte1                            => 4206721,
			pf3_pcie_cap_link_control_link_status_reg_addr_byte2                            => 4206722,
			pf3_pcie_cap_link_disable                                                       => "false",
			pf3_pcie_cap_link_training                                                      => "false",
			pf3_pcie_cap_max_link_speed                                                     => "pf3_max_8gts",
			pf3_pcie_cap_max_link_width                                                     => "pf3_x8",
			pf3_pcie_cap_max_payload_size                                                   => "pf3_payload_256",
			pf3_pcie_cap_max_read_req_size                                                  => 2,
			pf3_pcie_cap_nego_link_width                                                    => "true",
			pf3_pcie_cap_next_ptr                                                           => 0,
			pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte1              => 12401,
			pf3_pcie_cap_pcie_cap_id_pcie_next_cap_ptr_pcie_cap_reg_addr_byte3              => 12403,
			pf3_pcie_cap_phantom_func_en                                                    => "false",
			pf3_pcie_cap_phantom_func_support                                               => 0,
			pf3_pcie_cap_port_num                                                           => 0,
			pf3_pcie_cap_rcb                                                                => "pf3_rcb_64",
			pf3_pcie_cap_retrain_link                                                       => "false",
			pf3_pcie_cap_role_based_err_report                                              => "true",
			pf3_pcie_cap_sel_deemphasis                                                     => "pf3_minus_6db",
			pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte0                            => 2109564,
			pf3_pcie_cap_shadow_link_capabilities_reg_addr_byte1                            => 2109565,
			pf3_pcie_cap_slot_clk_config                                                    => "false",
			pf3_pcie_cap_surprise_down_err_rep_cap                                          => "false",
			pf3_pcie_cap_target_link_speed                                                  => "pf3_trgt_gen3",
			pf3_pcie_cap_tx_margin                                                          => "false",
			pf3_pcie_int_msg_num                                                            => 0,
			pf3_pcie_slot_imp                                                               => "pf3_not_implemented",
			pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte1                                        => 12353,
			pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte2                                        => 12354,
			pf3_pm_cap_cap_id_nxt_ptr_reg_addr_byte3                                        => 12355,
			pf3_pm_cap_con_status_reg_addr_byte0                                            => 12356,
			pf3_pm_next_pointer                                                             => 80,
			pf3_pm_spec_ver                                                                 => 3,
			pf3_pme_clk                                                                     => "false",
			pf3_pme_support                                                                 => 0,
			pf3_power_state                                                                 => 0,
			pf3_program_interface                                                           => 0,
			pf3_reserved_0_addr                                                             => 0,
			pf3_reserved_10_addr                                                            => 0,
			pf3_reserved_11_addr                                                            => 0,
			pf3_reserved_12_addr                                                            => 0,
			pf3_reserved_13_addr                                                            => 0,
			pf3_reserved_14_addr                                                            => 0,
			pf3_reserved_15_addr                                                            => 0,
			pf3_reserved_16_addr                                                            => 0,
			pf3_reserved_17_addr                                                            => 0,
			pf3_reserved_18_addr                                                            => 0,
			pf3_reserved_19_addr                                                            => 0,
			pf3_reserved_1_addr                                                             => 0,
			pf3_reserved_2_addr                                                             => 0,
			pf3_reserved_3_addr                                                             => 0,
			pf3_reserved_4_addr                                                             => 0,
			pf3_reserved_5_addr                                                             => 0,
			pf3_reserved_6_addr                                                             => 0,
			pf3_reserved_7_addr                                                             => 0,
			pf3_reserved_8_addr                                                             => 0,
			pf3_reserved_9_addr                                                             => 0,
			pf3_revision_id                                                                 => 0,
			pf3_rom_bar_enable                                                              => "disable",
			pf3_rom_bar_enabled                                                             => "disable",
			pf3_shadow_link_capabilities_reg_shadow_rsvdp_23                                => "false",
			pf3_shadow_pcie_cap_active_state_link_pm_support                                => 0,
			pf3_shadow_pcie_cap_aspm_opt_compliance                                         => "false",
			pf3_shadow_pcie_cap_clock_power_man                                             => "false",
			pf3_shadow_pcie_cap_dll_active_rep_cap                                          => "false",
			pf3_shadow_pcie_cap_link_bw_not_cap                                             => "false",
			pf3_shadow_pcie_cap_max_link_width                                              => 0,
			pf3_shadow_pcie_cap_surprise_down_err_rep_cap                                   => "false",
			pf3_shadow_sriov_vf_stride_ari_cs2                                              => 0,
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte0                                          => 12652,
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte1                                          => 12653,
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte2                                          => 12654,
			pf3_sn_cap_ser_num_reg_dw_1_addr_byte3                                          => 12655,
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte0                                          => 12656,
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte1                                          => 12657,
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte2                                          => 12658,
			pf3_sn_cap_ser_num_reg_dw_2_addr_byte3                                          => 12659,
			pf3_sn_cap_sn_base_addr_byte2                                                   => 12650,
			pf3_sn_cap_sn_base_addr_byte3                                                   => 12651,
			pf3_sn_cap_version                                                              => 1,
			pf3_sn_next_offset                                                              => 0,
			pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte0                               => 2109892,
			pf3_sriov_cap_shadow_sriov_initial_vfs_addr_byte1                               => 2109893,
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte0                        => 2109900,
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte1                        => 2109901,
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte2                        => 2109902,
			pf3_sriov_cap_shadow_sriov_vf_offset_position_addr_byte3                        => 2109903,
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte0                                     => 2109916,
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte1                                     => 2109917,
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte2                                     => 2109918,
			pf3_sriov_cap_shadow_vf_bar0_reg_addr_byte3                                     => 2109919,
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte0                                     => 2109920,
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte1                                     => 2109921,
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte2                                     => 2109922,
			pf3_sriov_cap_shadow_vf_bar1_reg_addr_byte3                                     => 2109923,
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte0                                     => 2109924,
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte1                                     => 2109925,
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte2                                     => 2109926,
			pf3_sriov_cap_shadow_vf_bar2_reg_addr_byte3                                     => 2109927,
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte0                                     => 2109928,
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte1                                     => 2109929,
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte2                                     => 2109930,
			pf3_sriov_cap_shadow_vf_bar3_reg_addr_byte3                                     => 2109931,
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte0                                     => 2109932,
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte1                                     => 2109933,
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte2                                     => 2109934,
			pf3_sriov_cap_shadow_vf_bar4_reg_addr_byte3                                     => 2109935,
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte0                                     => 2109936,
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte1                                     => 2109937,
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte2                                     => 2109938,
			pf3_sriov_cap_shadow_vf_bar5_reg_addr_byte3                                     => 2109939,
			pf3_sriov_cap_sriov_bar1_enable_reg_addr_byte0                                  => 2109920,
			pf3_sriov_cap_sriov_bar3_enable_reg_addr_byte0                                  => 2109928,
			pf3_sriov_cap_sriov_bar5_enable_reg_addr_byte0                                  => 2109936,
			pf3_sriov_cap_sriov_base_reg_addr_byte2                                         => 12730,
			pf3_sriov_cap_sriov_base_reg_addr_byte3                                         => 12731,
			pf3_sriov_cap_sriov_initial_vfs_addr_byte0                                      => 12740,
			pf3_sriov_cap_sriov_initial_vfs_addr_byte1                                      => 12741,
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte0                               => 12748,
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte1                               => 12749,
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte2                               => 12750,
			pf3_sriov_cap_sriov_vf_offset_position_addr_byte3                               => 12751,
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte0                                     => 12756,
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte1                                     => 12757,
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte2                                     => 12758,
			pf3_sriov_cap_sup_page_sizes_reg_addr_byte3                                     => 12759,
			pf3_sriov_cap_version                                                           => 1,
			pf3_sriov_cap_vf_bar0_reg_addr_byte0                                            => 12764,
			pf3_sriov_cap_vf_bar1_reg_addr_byte0                                            => 12768,
			pf3_sriov_cap_vf_bar2_reg_addr_byte0                                            => 12772,
			pf3_sriov_cap_vf_bar3_reg_addr_byte0                                            => 12776,
			pf3_sriov_cap_vf_bar4_reg_addr_byte0                                            => 12780,
			pf3_sriov_cap_vf_bar5_reg_addr_byte0                                            => 12784,
			pf3_sriov_cap_vf_device_id_reg_addr_byte2                                       => 12754,
			pf3_sriov_cap_vf_device_id_reg_addr_byte3                                       => 12755,
			pf3_sriov_initial_vfs_ari_cs2                                                   => 0,
			pf3_sriov_initial_vfs_nonari                                                    => 0,
			pf3_sriov_next_offset                                                           => 0,
			pf3_sriov_vf_bar0_prefetch                                                      => "false",
			pf3_sriov_vf_bar0_start                                                         => 0,
			pf3_sriov_vf_bar0_type                                                          => "pf3_sriov_vf_bar0_mem32",
			pf3_sriov_vf_bar1_dummy_mask_7_1                                                => 127,
			pf3_sriov_vf_bar1_enabled                                                       => "disable",
			pf3_sriov_vf_bar1_prefetch                                                      => "false",
			pf3_sriov_vf_bar1_start                                                         => 0,
			pf3_sriov_vf_bar1_type                                                          => "pf3_sriov_vf_bar1_mem32",
			pf3_sriov_vf_bar2_prefetch                                                      => "false",
			pf3_sriov_vf_bar2_start                                                         => 0,
			pf3_sriov_vf_bar2_type                                                          => "pf3_sriov_vf_bar2_mem32",
			pf3_sriov_vf_bar3_dummy_mask_7_1                                                => 127,
			pf3_sriov_vf_bar3_enabled                                                       => "disable",
			pf3_sriov_vf_bar3_prefetch                                                      => "false",
			pf3_sriov_vf_bar3_start                                                         => 0,
			pf3_sriov_vf_bar3_type                                                          => "pf3_sriov_vf_bar3_mem32",
			pf3_sriov_vf_bar4_prefetch                                                      => "false",
			pf3_sriov_vf_bar4_start                                                         => 0,
			pf3_sriov_vf_bar4_type                                                          => "pf3_sriov_vf_bar4_mem32",
			pf3_sriov_vf_bar5_dummy_mask_7_1                                                => 127,
			pf3_sriov_vf_bar5_enabled                                                       => "disable",
			pf3_sriov_vf_bar5_prefetch                                                      => "false",
			pf3_sriov_vf_bar5_start                                                         => 0,
			pf3_sriov_vf_bar5_type                                                          => "pf3_sriov_vf_bar5_mem32",
			pf3_sriov_vf_device_id                                                          => 0,
			pf3_sriov_vf_offset_ari_cs2                                                     => 0,
			pf3_sriov_vf_offset_position_nonari                                             => 0,
			pf3_sriov_vf_stride_nonari                                                      => 0,
			pf3_subclass_code                                                               => 0,
			pf3_subsys_dev_id                                                               => 0,
			pf3_subsys_vendor_id                                                            => 0,
			pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte2                                      => 12794,
			pf3_tph_cap_tph_ext_cap_hdr_reg_addr_byte3                                      => 12795,
			pf3_tph_cap_tph_req_cap_reg_addr_byte0                                          => 12796,
			pf3_tph_cap_tph_req_cap_reg_addr_byte1                                          => 12797,
			pf3_tph_cap_tph_req_cap_reg_addr_byte2                                          => 12798,
			pf3_tph_cap_tph_req_cap_reg_addr_byte3                                          => 12799,
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte0                               => 2109948,
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte1                               => 2109949,
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte2                               => 2109950,
			pf3_tph_cap_tph_req_cap_reg_vfcomm_cs2_addr_byte3                               => 2109951,
			pf3_tph_req_cap_int_vec                                                         => "disable",
			pf3_tph_req_cap_int_vec_vfcomm_cs2                                              => "disable",
			pf3_tph_req_cap_reg_rsvdp_11                                                    => 0,
			pf3_tph_req_cap_reg_rsvdp_27                                                    => 0,
			pf3_tph_req_cap_reg_rsvdp_3                                                     => 0,
			pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_11_vfcomm_cs2                              => 0,
			pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_27_vfcomm_cs2                              => 0,
			pf3_tph_req_cap_reg_vfcomm_cs2_rsvdp_3_vfcomm_cs2                               => 0,
			pf3_tph_req_cap_st_table_loc_0                                                  => "pf3_not_in_tph_struct",
			pf3_tph_req_cap_st_table_loc_0_vfcomm_cs2                                       => "pf3_not_in_tph_struct_vf",
			pf3_tph_req_cap_st_table_loc_1                                                  => "pf3_not_in_msix_table",
			pf3_tph_req_cap_st_table_loc_1_vfcomm_cs2                                       => "pf3_not_in_msix_table_vf",
			pf3_tph_req_cap_st_table_size                                                   => 0,
			pf3_tph_req_cap_st_table_size_vfcomm_cs2                                        => 0,
			pf3_tph_req_cap_ver                                                             => 1,
			pf3_tph_req_device_spec                                                         => "disable",
			pf3_tph_req_device_spec_vfcomm_cs2                                              => "disable",
			pf3_tph_req_extended_tph                                                        => "disable",
			pf3_tph_req_extended_tph_vfcomm_cs2                                             => "disable",
			pf3_tph_req_next_ptr                                                            => 0,
			pf3_tph_req_no_st_mode                                                          => "true",
			pf3_tph_req_no_st_mode_vfcomm_cs2                                               => "true",
			pf3_type0_hdr_bar0_mask_reg_addr_byte0                                          => 2109456,
			pf3_type0_hdr_bar0_mask_reg_addr_byte1                                          => 2109457,
			pf3_type0_hdr_bar0_mask_reg_addr_byte2                                          => 2109458,
			pf3_type0_hdr_bar0_mask_reg_addr_byte3                                          => 2109459,
			pf3_type0_hdr_bar0_reg_addr_byte0                                               => 12304,
			pf3_type0_hdr_bar1_enable_reg_addr_byte0                                        => 2109460,
			pf3_type0_hdr_bar1_mask_reg_addr_byte0                                          => 2109460,
			pf3_type0_hdr_bar1_mask_reg_addr_byte1                                          => 2109461,
			pf3_type0_hdr_bar1_mask_reg_addr_byte2                                          => 2109462,
			pf3_type0_hdr_bar1_mask_reg_addr_byte3                                          => 2109463,
			pf3_type0_hdr_bar1_reg_addr_byte0                                               => 12308,
			pf3_type0_hdr_bar2_mask_reg_addr_byte0                                          => 2109464,
			pf3_type0_hdr_bar2_mask_reg_addr_byte1                                          => 2109465,
			pf3_type0_hdr_bar2_mask_reg_addr_byte2                                          => 2109466,
			pf3_type0_hdr_bar2_mask_reg_addr_byte3                                          => 2109467,
			pf3_type0_hdr_bar2_reg_addr_byte0                                               => 12312,
			pf3_type0_hdr_bar3_enable_reg_addr_byte0                                        => 2109468,
			pf3_type0_hdr_bar3_mask_reg_addr_byte0                                          => 2109468,
			pf3_type0_hdr_bar3_mask_reg_addr_byte1                                          => 2109469,
			pf3_type0_hdr_bar3_mask_reg_addr_byte2                                          => 2109470,
			pf3_type0_hdr_bar3_mask_reg_addr_byte3                                          => 2109471,
			pf3_type0_hdr_bar3_reg_addr_byte0                                               => 12316,
			pf3_type0_hdr_bar4_mask_reg_addr_byte0                                          => 2109472,
			pf3_type0_hdr_bar4_mask_reg_addr_byte1                                          => 2109473,
			pf3_type0_hdr_bar4_mask_reg_addr_byte2                                          => 2109474,
			pf3_type0_hdr_bar4_mask_reg_addr_byte3                                          => 2109475,
			pf3_type0_hdr_bar4_reg_addr_byte0                                               => 12320,
			pf3_type0_hdr_bar5_enable_reg_addr_byte0                                        => 2109476,
			pf3_type0_hdr_bar5_mask_reg_addr_byte0                                          => 2109476,
			pf3_type0_hdr_bar5_mask_reg_addr_byte1                                          => 2109477,
			pf3_type0_hdr_bar5_mask_reg_addr_byte2                                          => 2109478,
			pf3_type0_hdr_bar5_mask_reg_addr_byte3                                          => 2109479,
			pf3_type0_hdr_bar5_reg_addr_byte0                                               => 12324,
			pf3_type0_hdr_bist_header_type_latency_cache_line_size_reg_addr_byte2           => 12302,
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte0                                    => 12328,
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte1                                    => 12329,
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte2                                    => 12330,
			pf3_type0_hdr_cardbus_cis_ptr_reg_addr_byte3                                    => 12331,
			pf3_type0_hdr_class_code_revision_id_addr_byte0                                 => 12296,
			pf3_type0_hdr_class_code_revision_id_addr_byte1                                 => 12297,
			pf3_type0_hdr_class_code_revision_id_addr_byte2                                 => 12298,
			pf3_type0_hdr_class_code_revision_id_addr_byte3                                 => 12299,
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte0                                => 12288,
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte1                                => 12289,
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte2                                => 12290,
			pf3_type0_hdr_device_id_vendor_id_reg_addr_byte3                                => 12291,
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte0                                   => 2109488,
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte1                                   => 2109489,
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte2                                   => 2109490,
			pf3_type0_hdr_exp_rom_bar_mask_reg_addr_byte3                                   => 2109491,
			pf3_type0_hdr_exp_rom_base_addr_reg_addr_byte0                                  => 12336,
			pf3_type0_hdr_max_latency_min_grant_interrupt_pin_interrupt_line_reg_addr_byte1 => 12349,
			pf3_type0_hdr_pci_cap_ptr_reg_addr_byte0                                        => 12340,
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte0                   => 12332,
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte1                   => 12333,
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte2                   => 12334,
			pf3_type0_hdr_subsystem_id_subsystem_vendor_id_reg_addr_byte3                   => 12335,
			pf3_vf_bar0_reg_rsvdp_0                                                         => "false",
			pf3_vf_bar1_reg_rsvdp_0                                                         => "false",
			pf3_vf_bar2_reg_rsvdp_0                                                         => "false",
			pf3_vf_bar3_reg_rsvdp_0                                                         => "false",
			pf3_vf_bar4_reg_rsvdp_0                                                         => "false",
			pf3_vf_bar5_reg_rsvdp_0                                                         => "false",
			virtual_pf2_ats_cap_enable                                                      => "disable",
			virtual_pf2_enable                                                              => "disable",
			virtual_pf2_msi_enable                                                          => "disable",
			virtual_pf2_msix_enable                                                         => "disable",
			virtual_pf2_pb_cap_enable                                                       => "disable",
			virtual_pf2_sn_cap_enable                                                       => "disable",
			virtual_pf2_sriov_enable                                                        => "disable",
			virtual_pf2_sriov_num_vf_ari                                                    => 0,
			virtual_pf2_sriov_num_vf_non_ari                                                => 0,
			virtual_pf2_sriov_vf_bar0_enabled                                               => "disable",
			virtual_pf2_sriov_vf_bar1_enabled                                               => "disable",
			virtual_pf2_sriov_vf_bar2_enabled                                               => "disable",
			virtual_pf2_sriov_vf_bar3_enabled                                               => "disable",
			virtual_pf2_sriov_vf_bar4_enabled                                               => "disable",
			virtual_pf2_sriov_vf_bar5_enabled                                               => "disable",
			virtual_pf2_tph_cap_enable                                                      => "disable",
			virtual_pf2_user_vsec_cap_enable                                                => "disable",
			virtual_pf3_ats_cap_enable                                                      => "disable",
			virtual_pf3_enable                                                              => "disable",
			virtual_pf3_msi_enable                                                          => "disable",
			virtual_pf3_msix_enable                                                         => "disable",
			virtual_pf3_pb_cap_enable                                                       => "disable",
			virtual_pf3_sn_cap_enable                                                       => "disable",
			virtual_pf3_sriov_enable                                                        => "disable",
			virtual_pf3_sriov_num_vf_ari                                                    => 0,
			virtual_pf3_sriov_num_vf_non_ari                                                => 0,
			virtual_pf3_sriov_vf_bar0_enabled                                               => "disable",
			virtual_pf3_sriov_vf_bar1_enabled                                               => "disable",
			virtual_pf3_sriov_vf_bar2_enabled                                               => "disable",
			virtual_pf3_sriov_vf_bar3_enabled                                               => "disable",
			virtual_pf3_sriov_vf_bar4_enabled                                               => "disable",
			virtual_pf3_sriov_vf_bar5_enabled                                               => "disable",
			virtual_pf3_tph_cap_enable                                                      => "disable",
			virtual_pf3_user_vsec_cap_enable                                                => "disable"
		)
		port map (
			refclk                        => refclk,                                                                                                                                                                                                                                                             --            refclk.clk
			coreclkout_hip                => coreclkout_hip,                                                                                                                                                                                                                                                     --    coreclkout_hip.clk
			npor                          => npor,                                                                                                                                                                                                                                                               --              npor.npor
			pin_perst                     => pin_perst,                                                                                                                                                                                                                                                          --                  .pin_perst
			app_nreset_status             => app_nreset_status,                                                                                                                                                                                                                                                  -- app_nreset_status.reset_n
			ninit_done                    => ninit_done,                                                                                                                                                                                                                                                         --        ninit_done.ninit_done
			rd_dma_address_o              => rd_dma_address_o,                                                                                                                                                                                                                                                   --     dma_rd_master.address
			rd_dma_write_o                => rd_dma_write_o,                                                                                                                                                                                                                                                     --                  .write
			rd_dma_write_data_o           => rd_dma_write_data_o,                                                                                                                                                                                                                                                --                  .writedata
			rd_dma_wait_request_i         => rd_dma_wait_request_i,                                                                                                                                                                                                                                              --                  .waitrequest
			rd_dma_burst_count_o          => rd_dma_burst_count_o,                                                                                                                                                                                                                                               --                  .burstcount
			rd_dma_byte_enable_o          => rd_dma_byte_enable_o,                                                                                                                                                                                                                                               --                  .byteenable
			rd_dts_chip_select_i          => rd_dts_chip_select_i,                                                                                                                                                                                                                                               --      rd_dts_slave.chipselect
			rd_dts_write_i                => rd_dts_write_i,                                                                                                                                                                                                                                                     --                  .write
			rd_dts_burst_count_i          => rd_dts_burst_count_i,                                                                                                                                                                                                                                               --                  .burstcount
			rd_dts_address_i              => rd_dts_address_i,                                                                                                                                                                                                                                                   --                  .address
			rd_dts_write_data_i           => rd_dts_write_data_i,                                                                                                                                                                                                                                                --                  .writedata
			rd_dts_wait_request_o         => rd_dts_wait_request_o,                                                                                                                                                                                                                                              --                  .waitrequest
			rd_dcm_address_o              => rd_dcm_address_o,                                                                                                                                                                                                                                                   --     rd_dcm_master.address
			rd_dcm_write_o                => rd_dcm_write_o,                                                                                                                                                                                                                                                     --                  .write
			rd_dcm_writedata_o            => rd_dcm_writedata_o,                                                                                                                                                                                                                                                 --                  .writedata
			rd_dcm_read_o                 => rd_dcm_read_o,                                                                                                                                                                                                                                                      --                  .read
			rd_dcm_byte_enable_o          => rd_dcm_byte_enable_o,                                                                                                                                                                                                                                               --                  .byteenable
			rd_dcm_wait_request_i         => rd_dcm_wait_request_i,                                                                                                                                                                                                                                              --                  .waitrequest
			rd_dcm_read_data_i            => rd_dcm_read_data_i,                                                                                                                                                                                                                                                 --                  .readdata
			rd_dcm_read_data_valid_i      => rd_dcm_read_data_valid_i,                                                                                                                                                                                                                                           --                  .readdatavalid
			wr_dma_address_o              => wr_dma_address_o,                                                                                                                                                                                                                                                   --     dma_wr_master.address
			wr_dma_read_o                 => wr_dma_read_o,                                                                                                                                                                                                                                                      --                  .read
			wr_dma_read_data_i            => wr_dma_read_data_i,                                                                                                                                                                                                                                                 --                  .readdata
			wr_dma_wait_request_i         => wr_dma_wait_request_i,                                                                                                                                                                                                                                              --                  .waitrequest
			wr_dma_burst_count_o          => wr_dma_burst_count_o,                                                                                                                                                                                                                                               --                  .burstcount
			wr_dma_read_data_valid_i      => wr_dma_read_data_valid_i,                                                                                                                                                                                                                                           --                  .readdatavalid
			wr_dma_byte_enable_o          => wr_dma_byte_enable_o,                                                                                                                                                                                                                                               --                  .byteenable
			wr_dts_chip_select_i          => wr_dts_chip_select_i,                                                                                                                                                                                                                                               --      wr_dts_slave.chipselect
			wr_dts_write_i                => wr_dts_write_i,                                                                                                                                                                                                                                                     --                  .write
			wr_dts_burst_count_i          => wr_dts_burst_count_i,                                                                                                                                                                                                                                               --                  .burstcount
			wr_dts_address_i              => wr_dts_address_i,                                                                                                                                                                                                                                                   --                  .address
			wr_dts_write_data_i           => wr_dts_write_data_i,                                                                                                                                                                                                                                                --                  .writedata
			wr_dts_wait_request_o         => wr_dts_wait_request_o,                                                                                                                                                                                                                                              --                  .waitrequest
			wr_dcm_address_o              => wr_dcm_address_o,                                                                                                                                                                                                                                                   --     wr_dcm_master.address
			wr_dcm_write_o                => wr_dcm_write_o,                                                                                                                                                                                                                                                     --                  .write
			wr_dcm_writedata_o            => wr_dcm_writedata_o,                                                                                                                                                                                                                                                 --                  .writedata
			wr_dcm_read_o                 => wr_dcm_read_o,                                                                                                                                                                                                                                                      --                  .read
			wr_dcm_byte_enable_o          => wr_dcm_byte_enable_o,                                                                                                                                                                                                                                               --                  .byteenable
			wr_dcm_wait_request_i         => wr_dcm_wait_request_i,                                                                                                                                                                                                                                              --                  .waitrequest
			wr_dcm_read_data_i            => wr_dcm_read_data_i,                                                                                                                                                                                                                                                 --                  .readdata
			wr_dcm_read_data_valid_i      => wr_dcm_read_data_valid_i,                                                                                                                                                                                                                                           --                  .readdatavalid
			txs_address_i                 => txs_address_i,                                                                                                                                                                                                                                                      --               txs.address
			txs_chipselect_i              => txs_chipselect_i,                                                                                                                                                                                                                                                   --                  .chipselect
			txs_byteenable_i              => txs_byteenable_i,                                                                                                                                                                                                                                                   --                  .byteenable
			txs_readdata_o                => txs_readdata_o,                                                                                                                                                                                                                                                     --                  .readdata
			txs_writedata_i               => txs_writedata_i,                                                                                                                                                                                                                                                    --                  .writedata
			txs_read_i                    => txs_read_i,                                                                                                                                                                                                                                                         --                  .read
			txs_write_i                   => txs_write_i,                                                                                                                                                                                                                                                        --                  .write
			txs_readdatavalid_o           => txs_readdatavalid_o,                                                                                                                                                                                                                                                --                  .readdatavalid
			txs_waitrequest_o             => txs_waitrequest_o,                                                                                                                                                                                                                                                  --                  .waitrequest
			rxm_bar2_address_o            => rxm_bar2_address_o,                                                                                                                                                                                                                                                 --          rxm_bar2.address
			rxm_bar2_byteenable_o         => rxm_bar2_byteenable_o,                                                                                                                                                                                                                                              --                  .byteenable
			rxm_bar2_readdata_i           => rxm_bar2_readdata_i,                                                                                                                                                                                                                                                --                  .readdata
			rxm_bar2_writedata_o          => rxm_bar2_writedata_o,                                                                                                                                                                                                                                               --                  .writedata
			rxm_bar2_read_o               => rxm_bar2_read_o,                                                                                                                                                                                                                                                    --                  .read
			rxm_bar2_write_o              => rxm_bar2_write_o,                                                                                                                                                                                                                                                   --                  .write
			rxm_bar2_readdatavalid_i      => rxm_bar2_readdatavalid_i,                                                                                                                                                                                                                                           --                  .readdatavalid
			rxm_bar2_waitrequest_i        => rxm_bar2_waitrequest_i,                                                                                                                                                                                                                                             --                  .waitrequest
			intx_req_i                    => intx_req_i,                                                                                                                                                                                                                                                         --        intx_intfc.intx_req
			msi_intfc_o                   => msi_intfc_o,                                                                                                                                                                                                                                                        --         msi_intfc.msi_intfc
			msi_control_o                 => msi_control_o,                                                                                                                                                                                                                                                      --       msi_control.msi_control
			msix_intfc_o                  => msix_intfc_o,                                                                                                                                                                                                                                                       --        msix_intfc.msix_intfc
			simu_mode_pipe                => simu_mode_pipe,                                                                                                                                                                                                                                                     --          hip_ctrl.simu_mode_pipe
			test_in                       => test_in,                                                                                                                                                                                                                                                            --                  .test_in
			sim_pipe_pclk_in              => sim_pipe_pclk_in,                                                                                                                                                                                                                                                   --          hip_pipe.sim_pipe_pclk_in
			sim_pipe_rate                 => sim_pipe_rate,                                                                                                                                                                                                                                                      --                  .sim_pipe_rate
			sim_ltssmstate                => sim_ltssmstate,                                                                                                                                                                                                                                                     --                  .sim_ltssmstate
			txdata0                       => txdata0,                                                                                                                                                                                                                                                            --                  .txdata0
			txdata1                       => txdata1,                                                                                                                                                                                                                                                            --                  .txdata1
			txdata2                       => txdata2,                                                                                                                                                                                                                                                            --                  .txdata2
			txdata3                       => txdata3,                                                                                                                                                                                                                                                            --                  .txdata3
			txdata4                       => txdata4,                                                                                                                                                                                                                                                            --                  .txdata4
			txdata5                       => txdata5,                                                                                                                                                                                                                                                            --                  .txdata5
			txdata6                       => txdata6,                                                                                                                                                                                                                                                            --                  .txdata6
			txdata7                       => txdata7,                                                                                                                                                                                                                                                            --                  .txdata7
			txdatak0                      => txdatak0,                                                                                                                                                                                                                                                           --                  .txdatak0
			txdatak1                      => txdatak1,                                                                                                                                                                                                                                                           --                  .txdatak1
			txdatak2                      => txdatak2,                                                                                                                                                                                                                                                           --                  .txdatak2
			txdatak3                      => txdatak3,                                                                                                                                                                                                                                                           --                  .txdatak3
			txdatak4                      => txdatak4,                                                                                                                                                                                                                                                           --                  .txdatak4
			txdatak5                      => txdatak5,                                                                                                                                                                                                                                                           --                  .txdatak5
			txdatak6                      => txdatak6,                                                                                                                                                                                                                                                           --                  .txdatak6
			txdatak7                      => txdatak7,                                                                                                                                                                                                                                                           --                  .txdatak7
			txcompl0                      => txcompl0,                                                                                                                                                                                                                                                           --                  .txcompl0
			txcompl1                      => txcompl1,                                                                                                                                                                                                                                                           --                  .txcompl1
			txcompl2                      => txcompl2,                                                                                                                                                                                                                                                           --                  .txcompl2
			txcompl3                      => txcompl3,                                                                                                                                                                                                                                                           --                  .txcompl3
			txcompl4                      => txcompl4,                                                                                                                                                                                                                                                           --                  .txcompl4
			txcompl5                      => txcompl5,                                                                                                                                                                                                                                                           --                  .txcompl5
			txcompl6                      => txcompl6,                                                                                                                                                                                                                                                           --                  .txcompl6
			txcompl7                      => txcompl7,                                                                                                                                                                                                                                                           --                  .txcompl7
			txelecidle0                   => txelecidle0,                                                                                                                                                                                                                                                        --                  .txelecidle0
			txelecidle1                   => txelecidle1,                                                                                                                                                                                                                                                        --                  .txelecidle1
			txelecidle2                   => txelecidle2,                                                                                                                                                                                                                                                        --                  .txelecidle2
			txelecidle3                   => txelecidle3,                                                                                                                                                                                                                                                        --                  .txelecidle3
			txelecidle4                   => txelecidle4,                                                                                                                                                                                                                                                        --                  .txelecidle4
			txelecidle5                   => txelecidle5,                                                                                                                                                                                                                                                        --                  .txelecidle5
			txelecidle6                   => txelecidle6,                                                                                                                                                                                                                                                        --                  .txelecidle6
			txelecidle7                   => txelecidle7,                                                                                                                                                                                                                                                        --                  .txelecidle7
			txdetectrx0                   => txdetectrx0,                                                                                                                                                                                                                                                        --                  .txdetectrx0
			txdetectrx1                   => txdetectrx1,                                                                                                                                                                                                                                                        --                  .txdetectrx1
			txdetectrx2                   => txdetectrx2,                                                                                                                                                                                                                                                        --                  .txdetectrx2
			txdetectrx3                   => txdetectrx3,                                                                                                                                                                                                                                                        --                  .txdetectrx3
			txdetectrx4                   => txdetectrx4,                                                                                                                                                                                                                                                        --                  .txdetectrx4
			txdetectrx5                   => txdetectrx5,                                                                                                                                                                                                                                                        --                  .txdetectrx5
			txdetectrx6                   => txdetectrx6,                                                                                                                                                                                                                                                        --                  .txdetectrx6
			txdetectrx7                   => txdetectrx7,                                                                                                                                                                                                                                                        --                  .txdetectrx7
			powerdown0                    => powerdown0,                                                                                                                                                                                                                                                         --                  .powerdown0
			powerdown1                    => powerdown1,                                                                                                                                                                                                                                                         --                  .powerdown1
			powerdown2                    => powerdown2,                                                                                                                                                                                                                                                         --                  .powerdown2
			powerdown3                    => powerdown3,                                                                                                                                                                                                                                                         --                  .powerdown3
			powerdown4                    => powerdown4,                                                                                                                                                                                                                                                         --                  .powerdown4
			powerdown5                    => powerdown5,                                                                                                                                                                                                                                                         --                  .powerdown5
			powerdown6                    => powerdown6,                                                                                                                                                                                                                                                         --                  .powerdown6
			powerdown7                    => powerdown7,                                                                                                                                                                                                                                                         --                  .powerdown7
			txmargin0                     => txmargin0,                                                                                                                                                                                                                                                          --                  .txmargin0
			txmargin1                     => txmargin1,                                                                                                                                                                                                                                                          --                  .txmargin1
			txmargin2                     => txmargin2,                                                                                                                                                                                                                                                          --                  .txmargin2
			txmargin3                     => txmargin3,                                                                                                                                                                                                                                                          --                  .txmargin3
			txmargin4                     => txmargin4,                                                                                                                                                                                                                                                          --                  .txmargin4
			txmargin5                     => txmargin5,                                                                                                                                                                                                                                                          --                  .txmargin5
			txmargin6                     => txmargin6,                                                                                                                                                                                                                                                          --                  .txmargin6
			txmargin7                     => txmargin7,                                                                                                                                                                                                                                                          --                  .txmargin7
			txdeemph0                     => txdeemph0,                                                                                                                                                                                                                                                          --                  .txdeemph0
			txdeemph1                     => txdeemph1,                                                                                                                                                                                                                                                          --                  .txdeemph1
			txdeemph2                     => txdeemph2,                                                                                                                                                                                                                                                          --                  .txdeemph2
			txdeemph3                     => txdeemph3,                                                                                                                                                                                                                                                          --                  .txdeemph3
			txdeemph4                     => txdeemph4,                                                                                                                                                                                                                                                          --                  .txdeemph4
			txdeemph5                     => txdeemph5,                                                                                                                                                                                                                                                          --                  .txdeemph5
			txdeemph6                     => txdeemph6,                                                                                                                                                                                                                                                          --                  .txdeemph6
			txdeemph7                     => txdeemph7,                                                                                                                                                                                                                                                          --                  .txdeemph7
			txswing0                      => txswing0,                                                                                                                                                                                                                                                           --                  .txswing0
			txswing1                      => txswing1,                                                                                                                                                                                                                                                           --                  .txswing1
			txswing2                      => txswing2,                                                                                                                                                                                                                                                           --                  .txswing2
			txswing3                      => txswing3,                                                                                                                                                                                                                                                           --                  .txswing3
			txswing4                      => txswing4,                                                                                                                                                                                                                                                           --                  .txswing4
			txswing5                      => txswing5,                                                                                                                                                                                                                                                           --                  .txswing5
			txswing6                      => txswing6,                                                                                                                                                                                                                                                           --                  .txswing6
			txswing7                      => txswing7,                                                                                                                                                                                                                                                           --                  .txswing7
			txsynchd0                     => txsynchd0,                                                                                                                                                                                                                                                          --                  .txsynchd0
			txsynchd1                     => txsynchd1,                                                                                                                                                                                                                                                          --                  .txsynchd1
			txsynchd2                     => txsynchd2,                                                                                                                                                                                                                                                          --                  .txsynchd2
			txsynchd3                     => txsynchd3,                                                                                                                                                                                                                                                          --                  .txsynchd3
			txsynchd4                     => txsynchd4,                                                                                                                                                                                                                                                          --                  .txsynchd4
			txsynchd5                     => txsynchd5,                                                                                                                                                                                                                                                          --                  .txsynchd5
			txsynchd6                     => txsynchd6,                                                                                                                                                                                                                                                          --                  .txsynchd6
			txsynchd7                     => txsynchd7,                                                                                                                                                                                                                                                          --                  .txsynchd7
			txblkst0                      => txblkst0,                                                                                                                                                                                                                                                           --                  .txblkst0
			txblkst1                      => txblkst1,                                                                                                                                                                                                                                                           --                  .txblkst1
			txblkst2                      => txblkst2,                                                                                                                                                                                                                                                           --                  .txblkst2
			txblkst3                      => txblkst3,                                                                                                                                                                                                                                                           --                  .txblkst3
			txblkst4                      => txblkst4,                                                                                                                                                                                                                                                           --                  .txblkst4
			txblkst5                      => txblkst5,                                                                                                                                                                                                                                                           --                  .txblkst5
			txblkst6                      => txblkst6,                                                                                                                                                                                                                                                           --                  .txblkst6
			txblkst7                      => txblkst7,                                                                                                                                                                                                                                                           --                  .txblkst7
			txdataskip0                   => txdataskip0,                                                                                                                                                                                                                                                        --                  .txdataskip0
			txdataskip1                   => txdataskip1,                                                                                                                                                                                                                                                        --                  .txdataskip1
			txdataskip2                   => txdataskip2,                                                                                                                                                                                                                                                        --                  .txdataskip2
			txdataskip3                   => txdataskip3,                                                                                                                                                                                                                                                        --                  .txdataskip3
			txdataskip4                   => txdataskip4,                                                                                                                                                                                                                                                        --                  .txdataskip4
			txdataskip5                   => txdataskip5,                                                                                                                                                                                                                                                        --                  .txdataskip5
			txdataskip6                   => txdataskip6,                                                                                                                                                                                                                                                        --                  .txdataskip6
			txdataskip7                   => txdataskip7,                                                                                                                                                                                                                                                        --                  .txdataskip7
			rate0                         => rate0,                                                                                                                                                                                                                                                              --                  .rate0
			rate1                         => rate1,                                                                                                                                                                                                                                                              --                  .rate1
			rate2                         => rate2,                                                                                                                                                                                                                                                              --                  .rate2
			rate3                         => rate3,                                                                                                                                                                                                                                                              --                  .rate3
			rate4                         => rate4,                                                                                                                                                                                                                                                              --                  .rate4
			rate5                         => rate5,                                                                                                                                                                                                                                                              --                  .rate5
			rate6                         => rate6,                                                                                                                                                                                                                                                              --                  .rate6
			rate7                         => rate7,                                                                                                                                                                                                                                                              --                  .rate7
			rxpolarity0                   => rxpolarity0,                                                                                                                                                                                                                                                        --                  .rxpolarity0
			rxpolarity1                   => rxpolarity1,                                                                                                                                                                                                                                                        --                  .rxpolarity1
			rxpolarity2                   => rxpolarity2,                                                                                                                                                                                                                                                        --                  .rxpolarity2
			rxpolarity3                   => rxpolarity3,                                                                                                                                                                                                                                                        --                  .rxpolarity3
			rxpolarity4                   => rxpolarity4,                                                                                                                                                                                                                                                        --                  .rxpolarity4
			rxpolarity5                   => rxpolarity5,                                                                                                                                                                                                                                                        --                  .rxpolarity5
			rxpolarity6                   => rxpolarity6,                                                                                                                                                                                                                                                        --                  .rxpolarity6
			rxpolarity7                   => rxpolarity7,                                                                                                                                                                                                                                                        --                  .rxpolarity7
			currentrxpreset0              => currentrxpreset0,                                                                                                                                                                                                                                                   --                  .currentrxpreset0
			currentrxpreset1              => currentrxpreset1,                                                                                                                                                                                                                                                   --                  .currentrxpreset1
			currentrxpreset2              => currentrxpreset2,                                                                                                                                                                                                                                                   --                  .currentrxpreset2
			currentrxpreset3              => currentrxpreset3,                                                                                                                                                                                                                                                   --                  .currentrxpreset3
			currentrxpreset4              => currentrxpreset4,                                                                                                                                                                                                                                                   --                  .currentrxpreset4
			currentrxpreset5              => currentrxpreset5,                                                                                                                                                                                                                                                   --                  .currentrxpreset5
			currentrxpreset6              => currentrxpreset6,                                                                                                                                                                                                                                                   --                  .currentrxpreset6
			currentrxpreset7              => currentrxpreset7,                                                                                                                                                                                                                                                   --                  .currentrxpreset7
			currentcoeff0                 => currentcoeff0,                                                                                                                                                                                                                                                      --                  .currentcoeff0
			currentcoeff1                 => currentcoeff1,                                                                                                                                                                                                                                                      --                  .currentcoeff1
			currentcoeff2                 => currentcoeff2,                                                                                                                                                                                                                                                      --                  .currentcoeff2
			currentcoeff3                 => currentcoeff3,                                                                                                                                                                                                                                                      --                  .currentcoeff3
			currentcoeff4                 => currentcoeff4,                                                                                                                                                                                                                                                      --                  .currentcoeff4
			currentcoeff5                 => currentcoeff5,                                                                                                                                                                                                                                                      --                  .currentcoeff5
			currentcoeff6                 => currentcoeff6,                                                                                                                                                                                                                                                      --                  .currentcoeff6
			currentcoeff7                 => currentcoeff7,                                                                                                                                                                                                                                                      --                  .currentcoeff7
			rxeqeval0                     => rxeqeval0,                                                                                                                                                                                                                                                          --                  .rxeqeval0
			rxeqeval1                     => rxeqeval1,                                                                                                                                                                                                                                                          --                  .rxeqeval1
			rxeqeval2                     => rxeqeval2,                                                                                                                                                                                                                                                          --                  .rxeqeval2
			rxeqeval3                     => rxeqeval3,                                                                                                                                                                                                                                                          --                  .rxeqeval3
			rxeqeval4                     => rxeqeval4,                                                                                                                                                                                                                                                          --                  .rxeqeval4
			rxeqeval5                     => rxeqeval5,                                                                                                                                                                                                                                                          --                  .rxeqeval5
			rxeqeval6                     => rxeqeval6,                                                                                                                                                                                                                                                          --                  .rxeqeval6
			rxeqeval7                     => rxeqeval7,                                                                                                                                                                                                                                                          --                  .rxeqeval7
			rxeqinprogress0               => rxeqinprogress0,                                                                                                                                                                                                                                                    --                  .rxeqinprogress0
			rxeqinprogress1               => rxeqinprogress1,                                                                                                                                                                                                                                                    --                  .rxeqinprogress1
			rxeqinprogress2               => rxeqinprogress2,                                                                                                                                                                                                                                                    --                  .rxeqinprogress2
			rxeqinprogress3               => rxeqinprogress3,                                                                                                                                                                                                                                                    --                  .rxeqinprogress3
			rxeqinprogress4               => rxeqinprogress4,                                                                                                                                                                                                                                                    --                  .rxeqinprogress4
			rxeqinprogress5               => rxeqinprogress5,                                                                                                                                                                                                                                                    --                  .rxeqinprogress5
			rxeqinprogress6               => rxeqinprogress6,                                                                                                                                                                                                                                                    --                  .rxeqinprogress6
			rxeqinprogress7               => rxeqinprogress7,                                                                                                                                                                                                                                                    --                  .rxeqinprogress7
			invalidreq0                   => invalidreq0,                                                                                                                                                                                                                                                        --                  .invalidreq0
			invalidreq1                   => invalidreq1,                                                                                                                                                                                                                                                        --                  .invalidreq1
			invalidreq2                   => invalidreq2,                                                                                                                                                                                                                                                        --                  .invalidreq2
			invalidreq3                   => invalidreq3,                                                                                                                                                                                                                                                        --                  .invalidreq3
			invalidreq4                   => invalidreq4,                                                                                                                                                                                                                                                        --                  .invalidreq4
			invalidreq5                   => invalidreq5,                                                                                                                                                                                                                                                        --                  .invalidreq5
			invalidreq6                   => invalidreq6,                                                                                                                                                                                                                                                        --                  .invalidreq6
			invalidreq7                   => invalidreq7,                                                                                                                                                                                                                                                        --                  .invalidreq7
			rxdata0                       => rxdata0,                                                                                                                                                                                                                                                            --                  .rxdata0
			rxdata1                       => rxdata1,                                                                                                                                                                                                                                                            --                  .rxdata1
			rxdata2                       => rxdata2,                                                                                                                                                                                                                                                            --                  .rxdata2
			rxdata3                       => rxdata3,                                                                                                                                                                                                                                                            --                  .rxdata3
			rxdata4                       => rxdata4,                                                                                                                                                                                                                                                            --                  .rxdata4
			rxdata5                       => rxdata5,                                                                                                                                                                                                                                                            --                  .rxdata5
			rxdata6                       => rxdata6,                                                                                                                                                                                                                                                            --                  .rxdata6
			rxdata7                       => rxdata7,                                                                                                                                                                                                                                                            --                  .rxdata7
			rxdatak0                      => rxdatak0,                                                                                                                                                                                                                                                           --                  .rxdatak0
			rxdatak1                      => rxdatak1,                                                                                                                                                                                                                                                           --                  .rxdatak1
			rxdatak2                      => rxdatak2,                                                                                                                                                                                                                                                           --                  .rxdatak2
			rxdatak3                      => rxdatak3,                                                                                                                                                                                                                                                           --                  .rxdatak3
			rxdatak4                      => rxdatak4,                                                                                                                                                                                                                                                           --                  .rxdatak4
			rxdatak5                      => rxdatak5,                                                                                                                                                                                                                                                           --                  .rxdatak5
			rxdatak6                      => rxdatak6,                                                                                                                                                                                                                                                           --                  .rxdatak6
			rxdatak7                      => rxdatak7,                                                                                                                                                                                                                                                           --                  .rxdatak7
			phystatus0                    => phystatus0,                                                                                                                                                                                                                                                         --                  .phystatus0
			phystatus1                    => phystatus1,                                                                                                                                                                                                                                                         --                  .phystatus1
			phystatus2                    => phystatus2,                                                                                                                                                                                                                                                         --                  .phystatus2
			phystatus3                    => phystatus3,                                                                                                                                                                                                                                                         --                  .phystatus3
			phystatus4                    => phystatus4,                                                                                                                                                                                                                                                         --                  .phystatus4
			phystatus5                    => phystatus5,                                                                                                                                                                                                                                                         --                  .phystatus5
			phystatus6                    => phystatus6,                                                                                                                                                                                                                                                         --                  .phystatus6
			phystatus7                    => phystatus7,                                                                                                                                                                                                                                                         --                  .phystatus7
			rxvalid0                      => rxvalid0,                                                                                                                                                                                                                                                           --                  .rxvalid0
			rxvalid1                      => rxvalid1,                                                                                                                                                                                                                                                           --                  .rxvalid1
			rxvalid2                      => rxvalid2,                                                                                                                                                                                                                                                           --                  .rxvalid2
			rxvalid3                      => rxvalid3,                                                                                                                                                                                                                                                           --                  .rxvalid3
			rxvalid4                      => rxvalid4,                                                                                                                                                                                                                                                           --                  .rxvalid4
			rxvalid5                      => rxvalid5,                                                                                                                                                                                                                                                           --                  .rxvalid5
			rxvalid6                      => rxvalid6,                                                                                                                                                                                                                                                           --                  .rxvalid6
			rxvalid7                      => rxvalid7,                                                                                                                                                                                                                                                           --                  .rxvalid7
			rxstatus0                     => rxstatus0,                                                                                                                                                                                                                                                          --                  .rxstatus0
			rxstatus1                     => rxstatus1,                                                                                                                                                                                                                                                          --                  .rxstatus1
			rxstatus2                     => rxstatus2,                                                                                                                                                                                                                                                          --                  .rxstatus2
			rxstatus3                     => rxstatus3,                                                                                                                                                                                                                                                          --                  .rxstatus3
			rxstatus4                     => rxstatus4,                                                                                                                                                                                                                                                          --                  .rxstatus4
			rxstatus5                     => rxstatus5,                                                                                                                                                                                                                                                          --                  .rxstatus5
			rxstatus6                     => rxstatus6,                                                                                                                                                                                                                                                          --                  .rxstatus6
			rxstatus7                     => rxstatus7,                                                                                                                                                                                                                                                          --                  .rxstatus7
			rxelecidle0                   => rxelecidle0,                                                                                                                                                                                                                                                        --                  .rxelecidle0
			rxelecidle1                   => rxelecidle1,                                                                                                                                                                                                                                                        --                  .rxelecidle1
			rxelecidle2                   => rxelecidle2,                                                                                                                                                                                                                                                        --                  .rxelecidle2
			rxelecidle3                   => rxelecidle3,                                                                                                                                                                                                                                                        --                  .rxelecidle3
			rxelecidle4                   => rxelecidle4,                                                                                                                                                                                                                                                        --                  .rxelecidle4
			rxelecidle5                   => rxelecidle5,                                                                                                                                                                                                                                                        --                  .rxelecidle5
			rxelecidle6                   => rxelecidle6,                                                                                                                                                                                                                                                        --                  .rxelecidle6
			rxelecidle7                   => rxelecidle7,                                                                                                                                                                                                                                                        --                  .rxelecidle7
			rxsynchd0                     => rxsynchd0,                                                                                                                                                                                                                                                          --                  .rxsynchd0
			rxsynchd1                     => rxsynchd1,                                                                                                                                                                                                                                                          --                  .rxsynchd1
			rxsynchd2                     => rxsynchd2,                                                                                                                                                                                                                                                          --                  .rxsynchd2
			rxsynchd3                     => rxsynchd3,                                                                                                                                                                                                                                                          --                  .rxsynchd3
			rxsynchd4                     => rxsynchd4,                                                                                                                                                                                                                                                          --                  .rxsynchd4
			rxsynchd5                     => rxsynchd5,                                                                                                                                                                                                                                                          --                  .rxsynchd5
			rxsynchd6                     => rxsynchd6,                                                                                                                                                                                                                                                          --                  .rxsynchd6
			rxsynchd7                     => rxsynchd7,                                                                                                                                                                                                                                                          --                  .rxsynchd7
			rxblkst0                      => rxblkst0,                                                                                                                                                                                                                                                           --                  .rxblkst0
			rxblkst1                      => rxblkst1,                                                                                                                                                                                                                                                           --                  .rxblkst1
			rxblkst2                      => rxblkst2,                                                                                                                                                                                                                                                           --                  .rxblkst2
			rxblkst3                      => rxblkst3,                                                                                                                                                                                                                                                           --                  .rxblkst3
			rxblkst4                      => rxblkst4,                                                                                                                                                                                                                                                           --                  .rxblkst4
			rxblkst5                      => rxblkst5,                                                                                                                                                                                                                                                           --                  .rxblkst5
			rxblkst6                      => rxblkst6,                                                                                                                                                                                                                                                           --                  .rxblkst6
			rxblkst7                      => rxblkst7,                                                                                                                                                                                                                                                           --                  .rxblkst7
			rxdataskip0                   => rxdataskip0,                                                                                                                                                                                                                                                        --                  .rxdataskip0
			rxdataskip1                   => rxdataskip1,                                                                                                                                                                                                                                                        --                  .rxdataskip1
			rxdataskip2                   => rxdataskip2,                                                                                                                                                                                                                                                        --                  .rxdataskip2
			rxdataskip3                   => rxdataskip3,                                                                                                                                                                                                                                                        --                  .rxdataskip3
			rxdataskip4                   => rxdataskip4,                                                                                                                                                                                                                                                        --                  .rxdataskip4
			rxdataskip5                   => rxdataskip5,                                                                                                                                                                                                                                                        --                  .rxdataskip5
			rxdataskip6                   => rxdataskip6,                                                                                                                                                                                                                                                        --                  .rxdataskip6
			rxdataskip7                   => rxdataskip7,                                                                                                                                                                                                                                                        --                  .rxdataskip7
			dirfeedback0                  => dirfeedback0,                                                                                                                                                                                                                                                       --                  .dirfeedback0
			dirfeedback1                  => dirfeedback1,                                                                                                                                                                                                                                                       --                  .dirfeedback1
			dirfeedback2                  => dirfeedback2,                                                                                                                                                                                                                                                       --                  .dirfeedback2
			dirfeedback3                  => dirfeedback3,                                                                                                                                                                                                                                                       --                  .dirfeedback3
			dirfeedback4                  => dirfeedback4,                                                                                                                                                                                                                                                       --                  .dirfeedback4
			dirfeedback5                  => dirfeedback5,                                                                                                                                                                                                                                                       --                  .dirfeedback5
			dirfeedback6                  => dirfeedback6,                                                                                                                                                                                                                                                       --                  .dirfeedback6
			dirfeedback7                  => dirfeedback7,                                                                                                                                                                                                                                                       --                  .dirfeedback7
			sim_pipe_mask_tx_pll_lock     => sim_pipe_mask_tx_pll_lock,                                                                                                                                                                                                                                          --                  .sim_pipe_mask_tx_pll_lock
			rx_in0                        => rx_in0,                                                                                                                                                                                                                                                             --        hip_serial.rx_in0
			rx_in1                        => rx_in1,                                                                                                                                                                                                                                                             --                  .rx_in1
			rx_in2                        => rx_in2,                                                                                                                                                                                                                                                             --                  .rx_in2
			rx_in3                        => rx_in3,                                                                                                                                                                                                                                                             --                  .rx_in3
			rx_in4                        => rx_in4,                                                                                                                                                                                                                                                             --                  .rx_in4
			rx_in5                        => rx_in5,                                                                                                                                                                                                                                                             --                  .rx_in5
			rx_in6                        => rx_in6,                                                                                                                                                                                                                                                             --                  .rx_in6
			rx_in7                        => rx_in7,                                                                                                                                                                                                                                                             --                  .rx_in7
			tx_out0                       => tx_out0,                                                                                                                                                                                                                                                            --                  .tx_out0
			tx_out1                       => tx_out1,                                                                                                                                                                                                                                                            --                  .tx_out1
			tx_out2                       => tx_out2,                                                                                                                                                                                                                                                            --                  .tx_out2
			tx_out3                       => tx_out3,                                                                                                                                                                                                                                                            --                  .tx_out3
			tx_out4                       => tx_out4,                                                                                                                                                                                                                                                            --                  .tx_out4
			tx_out5                       => tx_out5,                                                                                                                                                                                                                                                            --                  .tx_out5
			tx_out6                       => tx_out6,                                                                                                                                                                                                                                                            --                  .tx_out6
			tx_out7                       => tx_out7,                                                                                                                                                                                                                                                            --                  .tx_out7
			reset_status                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			pld_warm_rst_rdy              => '1',                                                                                                                                                                                                                                                                --       (terminated)
			link_req_rst_n                => open,                                                                                                                                                                                                                                                               --       (terminated)
			rd_ast_rx_valid_i             => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rd_ast_rx_data_i              => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                 --       (terminated)
			rd_ast_rx_ready_o             => open,                                                                                                                                                                                                                                                               --       (terminated)
			rd_ast_tx_valid_o             => open,                                                                                                                                                                                                                                                               --       (terminated)
			rd_ast_tx_data_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			wr_ast_rx_valid_i             => '0',                                                                                                                                                                                                                                                                --       (terminated)
			wr_ast_rx_data_i              => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                 --       (terminated)
			wr_ast_rx_ready_o             => open,                                                                                                                                                                                                                                                               --       (terminated)
			wr_ast_tx_valid_o             => open,                                                                                                                                                                                                                                                               --       (terminated)
			wr_ast_tx_data_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			hptxs_address_i               => "0000000000000000000000000",                                                                                                                                                                                                                                        --       (terminated)
			hptxs_byteenable_i            => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			hptxs_readdata_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			hptxs_writedata_i             => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", --       (terminated)
			hptxs_read_i                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			hptxs_write_i                 => '0',                                                                                                                                                                                                                                                                --       (terminated)
			hptxs_burstcount_i            => "00000",                                                                                                                                                                                                                                                            --       (terminated)
			hptxs_readdatavalid_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			hptxs_waitrequest_o           => open,                                                                                                                                                                                                                                                               --       (terminated)
			txs_burstcount_i              => "0000000",                                                                                                                                                                                                                                                          --       (terminated)
			rxm_bar0_address_o            => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar0_byteenable_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar0_readdata_i           => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxm_bar0_writedata_o          => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar0_read_o               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar0_write_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar0_burstcount_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar0_readdatavalid_i      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar0_waitrequest_i        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar1_address_o            => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar1_byteenable_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar1_readdata_i           => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxm_bar1_writedata_o          => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar1_read_o               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar1_write_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar1_burstcount_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar1_readdatavalid_i      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar1_waitrequest_i        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar2_burstcount_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_address_o            => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_byteenable_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_readdata_i           => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxm_bar3_writedata_o          => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_read_o               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_write_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_burstcount_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar3_readdatavalid_i      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar3_waitrequest_i        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar4_address_o            => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar4_byteenable_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar4_readdata_i           => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxm_bar4_writedata_o          => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar4_read_o               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar4_write_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar4_burstcount_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar4_readdatavalid_i      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar4_waitrequest_i        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar5_address_o            => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar5_byteenable_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar5_readdata_i           => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxm_bar5_writedata_o          => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar5_read_o               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar5_write_o              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar5_burstcount_o         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxm_bar5_readdatavalid_i      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_bar5_waitrequest_i        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxm_irq_i                     => "0000000000000000",                                                                                                                                                                                                                                                 --       (terminated)
			cra_chipselect_i              => '0',                                                                                                                                                                                                                                                                --       (terminated)
			cra_address_i                 => "000000000000000",                                                                                                                                                                                                                                                  --       (terminated)
			cra_byteenable_i              => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			cra_read_i                    => '0',                                                                                                                                                                                                                                                                --       (terminated)
			cra_readdata_o                => open,                                                                                                                                                                                                                                                               --       (terminated)
			cra_write_i                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			cra_writedata_i               => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			cra_waitrequest_o             => open,                                                                                                                                                                                                                                                               --       (terminated)
			cra_readdatavalid_o           => open,                                                                                                                                                                                                                                                               --       (terminated)
			cra_irq_o                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			int_status                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			int_status_common             => open,                                                                                                                                                                                                                                                               --       (terminated)
			derr_cor_ext_rpl              => open,                                                                                                                                                                                                                                                               --       (terminated)
			derr_rpl                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			derr_cor_ext_rcv              => open,                                                                                                                                                                                                                                                               --       (terminated)
			derr_uncor_ext_rcv            => open,                                                                                                                                                                                                                                                               --       (terminated)
			rx_par_err                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_par_err                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			ltssmstate                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			link_up                       => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentspeed                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			lane_act                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			ceb_ack                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			ceb_din                       => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			ceb_addr                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			ceb_req                       => open,                                                                                                                                                                                                                                                               --       (terminated)
			ceb_dout                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			ceb_wr                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata8                       => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata9                       => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata10                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata11                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata12                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata13                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata14                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdata15                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak8                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak9                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak10                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak11                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak12                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak13                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak14                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdatak15                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl8                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl9                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl10                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl11                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl12                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl13                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl14                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txcompl15                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle8                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle9                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle10                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle11                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle12                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle13                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle14                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txelecidle15                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx8                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx9                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx10                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx11                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx12                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx13                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx14                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdetectrx15                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown8                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown9                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown10                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown11                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown12                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown13                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown14                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			powerdown15                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin8                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin9                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin10                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin11                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin12                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin13                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin14                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txmargin15                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph8                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph9                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph10                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph11                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph12                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph13                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph14                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdeemph15                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing8                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing9                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing10                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing11                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing12                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing13                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing14                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txswing15                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd8                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd9                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd10                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd11                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd12                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd13                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd14                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txsynchd15                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst8                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst9                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst10                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst11                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst12                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst13                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst14                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txblkst15                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip8                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip9                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip10                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip11                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip12                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip13                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip14                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			txdataskip15                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate8                         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate9                         => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate10                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate11                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate12                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate13                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate14                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			rate15                        => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity8                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity9                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity10                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity11                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity12                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity13                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity14                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxpolarity15                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset8              => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset9              => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset10             => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset11             => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset12             => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset13             => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset14             => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentrxpreset15             => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff8                 => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff9                 => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff10                => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff11                => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff12                => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff13                => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff14                => open,                                                                                                                                                                                                                                                               --       (terminated)
			currentcoeff15                => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval8                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval9                     => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval10                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval11                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval12                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval13                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval14                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqeval15                    => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress8               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress9               => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress10              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress11              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress12              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress13              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress14              => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxeqinprogress15              => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq8                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq9                   => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq10                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq11                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq12                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq13                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq14                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			invalidreq15                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			rxdata8                       => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata9                       => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata10                      => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata11                      => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata12                      => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata13                      => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata14                      => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdata15                      => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			rxdatak8                      => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak9                      => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak10                     => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak11                     => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak12                     => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak13                     => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak14                     => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			rxdatak15                     => "0000",                                                                                                                                                                                                                                                             --       (terminated)
			phystatus8                    => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus9                    => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus10                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus11                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus12                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus13                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus14                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			phystatus15                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid8                      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid9                      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid10                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid11                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid12                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid13                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid14                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxvalid15                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxstatus8                     => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus9                     => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus10                    => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus11                    => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus12                    => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus13                    => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus14                    => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxstatus15                    => "000",                                                                                                                                                                                                                                                              --       (terminated)
			rxelecidle8                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle9                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle10                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle11                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle12                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle13                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle14                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxelecidle15                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxsynchd8                     => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd9                     => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd10                    => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd11                    => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd12                    => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd13                    => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd14                    => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxsynchd15                    => "00",                                                                                                                                                                                                                                                               --       (terminated)
			rxblkst8                      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst9                      => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst10                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst11                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst12                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst13                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst14                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxblkst15                     => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip8                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip9                   => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip10                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip11                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip12                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip13                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip14                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rxdataskip15                  => '0',                                                                                                                                                                                                                                                                --       (terminated)
			dirfeedback8                  => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback9                  => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback10                 => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback11                 => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback12                 => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback13                 => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback14                 => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			dirfeedback15                 => "000000",                                                                                                                                                                                                                                                           --       (terminated)
			rx_in8                        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in9                        => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in10                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in11                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in12                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in13                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in14                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			rx_in15                       => '0',                                                                                                                                                                                                                                                                --       (terminated)
			tx_out8                       => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out9                       => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out10                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out11                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out12                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out13                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out14                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			tx_out15                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			hip_reconfig_clk              => '0',                                                                                                                                                                                                                                                                --       (terminated)
			hip_reconfig_rst_n            => '0',                                                                                                                                                                                                                                                                --       (terminated)
			hip_reconfig_address          => "000000000000000000000",                                                                                                                                                                                                                                            --       (terminated)
			hip_reconfig_read             => '0',                                                                                                                                                                                                                                                                --       (terminated)
			hip_reconfig_readdata         => open,                                                                                                                                                                                                                                                               --       (terminated)
			hip_reconfig_readdatavalid    => open,                                                                                                                                                                                                                                                               --       (terminated)
			hip_reconfig_write            => '0',                                                                                                                                                                                                                                                                --       (terminated)
			hip_reconfig_writedata        => "00000000",                                                                                                                                                                                                                                                         --       (terminated)
			hip_reconfig_waitrequest      => open,                                                                                                                                                                                                                                                               --       (terminated)
			xcvr_reconfig_clk             => '0',                                                                                                                                                                                                                                                                --       (terminated)
			xcvr_reconfig_reset           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			xcvr_reconfig_address         => "000000000000000",                                                                                                                                                                                                                                                  --       (terminated)
			xcvr_reconfig_read            => '0',                                                                                                                                                                                                                                                                --       (terminated)
			xcvr_reconfig_readdata        => open,                                                                                                                                                                                                                                                               --       (terminated)
			xcvr_reconfig_write           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			xcvr_reconfig_writedata       => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			xcvr_reconfig_waitrequest     => open,                                                                                                                                                                                                                                                               --       (terminated)
			reconfig_pll0_clk             => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll0_reset           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll0_address         => "00000000000",                                                                                                                                                                                                                                                      --       (terminated)
			reconfig_pll0_read            => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll0_readdata        => open,                                                                                                                                                                                                                                                               --       (terminated)
			reconfig_pll0_write           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll0_writedata       => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			reconfig_pll0_waitrequest     => open,                                                                                                                                                                                                                                                               --       (terminated)
			reconfig_pll1_clk             => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll1_reset           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll1_address         => "00000000000",                                                                                                                                                                                                                                                      --       (terminated)
			reconfig_pll1_read            => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll1_readdata        => open,                                                                                                                                                                                                                                                               --       (terminated)
			reconfig_pll1_write           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			reconfig_pll1_writedata       => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			reconfig_pll1_waitrequest     => open,                                                                                                                                                                                                                                                               --       (terminated)
			aux_test_out                  => open,                                                                                                                                                                                                                                                               --       (terminated)
			test_out                      => open,                                                                                                                                                                                                                                                               --       (terminated)
			pli_avmm_master_clk           => '0',                                                                                                                                                                                                                                                                --       (terminated)
			pli_avmm_master_reset         => '0',                                                                                                                                                                                                                                                                --       (terminated)
			pli_avmm_master_write         => '0',                                                                                                                                                                                                                                                                --       (terminated)
			pli_avmm_master_read          => '0',                                                                                                                                                                                                                                                                --       (terminated)
			pli_avmm_master_address       => "00000000000000000000",                                                                                                                                                                                                                                             --       (terminated)
			pli_avmm_master_writedata     => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --       (terminated)
			pli_avmm_master_waitrequest   => open,                                                                                                                                                                                                                                                               --       (terminated)
			pli_avmm_master_readdatavalid => open,                                                                                                                                                                                                                                                               --       (terminated)
			pli_avmm_master_readdata      => open,                                                                                                                                                                                                                                                               --       (terminated)
			ceb_cdm_convert_data          => "00000000000000000000000000000000"                                                                                                                                                                                                                                  --       (terminated)
		);

end architecture rtl; -- of qsys_top_pcie_s10_hip_avmm_bridge_1
