
adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000df0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000efc  08000efc  00001efc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000f20  08000f20  0000200c  2**0
                  CONTENTS
  4 .ARM          00000000  08000f20  08000f20  0000200c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f20  08000f20  0000200c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f20  08000f20  00001f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000f24  08000f24  00001f24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08000f28  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08000f34  0000200c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08000f34  00002030  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000200c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002351  00000000  00000000  00002035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c43  00000000  00000000  00004386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000380  00000000  00000000  00004fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000027f  00000000  00000000  00005350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015738  00000000  00000000  000055cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004017  00000000  00000000  0001ad07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b91e  00000000  00000000  0001ed1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009a63c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c04  00000000  00000000  0009a680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0009b284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000ee4 	.word	0x08000ee4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000ee4 	.word	0x08000ee4

0800014c <ADC_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint16_t adc_value_register;

void ADC_Init(void) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
    // Enable clocks
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;     // Enable GPIO clock
 8000152:	4b2e      	ldr	r3, [pc, #184]	@ (800020c <ADC_Init+0xc0>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a2d      	ldr	r2, [pc, #180]	@ (800020c <ADC_Init+0xc0>)
 8000158:	f043 0304 	orr.w	r3, r3, #4
 800015c:	6193      	str	r3, [r2, #24]
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;     // Enable ADC1 clock
 800015e:	4b2b      	ldr	r3, [pc, #172]	@ (800020c <ADC_Init+0xc0>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	4a2a      	ldr	r2, [pc, #168]	@ (800020c <ADC_Init+0xc0>)
 8000164:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000168:	6193      	str	r3, [r2, #24]

    // Set ADC prescaler
    RCC->CFGR &= ~RCC_CFGR_ADCPRE;          // Clear prescaler bits
 800016a:	4b28      	ldr	r3, [pc, #160]	@ (800020c <ADC_Init+0xc0>)
 800016c:	685b      	ldr	r3, [r3, #4]
 800016e:	4a27      	ldr	r2, [pc, #156]	@ (800020c <ADC_Init+0xc0>)
 8000170:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000174:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= RCC_CFGR_ADCPRE_DIV2;      // Set ADC prescaler to /2
 8000176:	4b25      	ldr	r3, [pc, #148]	@ (800020c <ADC_Init+0xc0>)
 8000178:	4a24      	ldr	r2, [pc, #144]	@ (800020c <ADC_Init+0xc0>)
 800017a:	685b      	ldr	r3, [r3, #4]
 800017c:	6053      	str	r3, [r2, #4]

    // Configure PA0 as analog input
    GPIOA->CRL &= ~GPIO_CRL_CNF0;           // Clear CNF bits for analog mode
 800017e:	4b24      	ldr	r3, [pc, #144]	@ (8000210 <ADC_Init+0xc4>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	4a23      	ldr	r2, [pc, #140]	@ (8000210 <ADC_Init+0xc4>)
 8000184:	f023 030c 	bic.w	r3, r3, #12
 8000188:	6013      	str	r3, [r2, #0]
    GPIOA->CRL &= ~GPIO_CRL_MODE0;          // Clear MODE bits for input mode
 800018a:	4b21      	ldr	r3, [pc, #132]	@ (8000210 <ADC_Init+0xc4>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	4a20      	ldr	r2, [pc, #128]	@ (8000210 <ADC_Init+0xc4>)
 8000190:	f023 0303 	bic.w	r3, r3, #3
 8000194:	6013      	str	r3, [r2, #0]

    // Power up ADC
    ADC1->CR2 |= ADC_CR2_ADON;
 8000196:	4b1f      	ldr	r3, [pc, #124]	@ (8000214 <ADC_Init+0xc8>)
 8000198:	689b      	ldr	r3, [r3, #8]
 800019a:	4a1e      	ldr	r2, [pc, #120]	@ (8000214 <ADC_Init+0xc8>)
 800019c:	f043 0301 	orr.w	r3, r3, #1
 80001a0:	6093      	str	r3, [r2, #8]
    for(uint16_t i = 0; i < 100; i++) __NOP();
 80001a2:	2300      	movs	r3, #0
 80001a4:	80fb      	strh	r3, [r7, #6]
 80001a6:	e003      	b.n	80001b0 <ADC_Init+0x64>
 80001a8:	bf00      	nop
 80001aa:	88fb      	ldrh	r3, [r7, #6]
 80001ac:	3301      	adds	r3, #1
 80001ae:	80fb      	strh	r3, [r7, #6]
 80001b0:	88fb      	ldrh	r3, [r7, #6]
 80001b2:	2b63      	cmp	r3, #99	@ 0x63
 80001b4:	d9f8      	bls.n	80001a8 <ADC_Init+0x5c>

    // Calibrate ADC
    ADC1->CR2 |= ADC_CR2_CAL;
 80001b6:	4b17      	ldr	r3, [pc, #92]	@ (8000214 <ADC_Init+0xc8>)
 80001b8:	689b      	ldr	r3, [r3, #8]
 80001ba:	4a16      	ldr	r2, [pc, #88]	@ (8000214 <ADC_Init+0xc8>)
 80001bc:	f043 0304 	orr.w	r3, r3, #4
 80001c0:	6093      	str	r3, [r2, #8]
    while(ADC1->CR2 & ADC_CR2_CAL);
 80001c2:	bf00      	nop
 80001c4:	4b13      	ldr	r3, [pc, #76]	@ (8000214 <ADC_Init+0xc8>)
 80001c6:	689b      	ldr	r3, [r3, #8]
 80001c8:	f003 0304 	and.w	r3, r3, #4
 80001cc:	2b00      	cmp	r3, #0
 80001ce:	d1f9      	bne.n	80001c4 <ADC_Init+0x78>

    // Configure for single conversion
    ADC1->CR2 &= ~ADC_CR2_CONT;             // Single conversion mode
 80001d0:	4b10      	ldr	r3, [pc, #64]	@ (8000214 <ADC_Init+0xc8>)
 80001d2:	689b      	ldr	r3, [r3, #8]
 80001d4:	4a0f      	ldr	r2, [pc, #60]	@ (8000214 <ADC_Init+0xc8>)
 80001d6:	f023 0302 	bic.w	r3, r3, #2
 80001da:	6093      	str	r3, [r2, #8]
    ADC1->CR2 &= ~ADC_CR2_EXTTRIG;          // Software trigger
 80001dc:	4b0d      	ldr	r3, [pc, #52]	@ (8000214 <ADC_Init+0xc8>)
 80001de:	689b      	ldr	r3, [r3, #8]
 80001e0:	4a0c      	ldr	r2, [pc, #48]	@ (8000214 <ADC_Init+0xc8>)
 80001e2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80001e6:	6093      	str	r3, [r2, #8]

    // Set sampling time
    ADC1->SMPR2 &= ~ADC_SMPR2_SMP0;
 80001e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000214 <ADC_Init+0xc8>)
 80001ea:	691b      	ldr	r3, [r3, #16]
 80001ec:	4a09      	ldr	r2, [pc, #36]	@ (8000214 <ADC_Init+0xc8>)
 80001ee:	f023 0307 	bic.w	r3, r3, #7
 80001f2:	6113      	str	r3, [r2, #16]
    ADC1->SMPR2 |= (0b100 << 0);            // Set to 41.5 cycles
 80001f4:	4b07      	ldr	r3, [pc, #28]	@ (8000214 <ADC_Init+0xc8>)
 80001f6:	691b      	ldr	r3, [r3, #16]
 80001f8:	4a06      	ldr	r2, [pc, #24]	@ (8000214 <ADC_Init+0xc8>)
 80001fa:	f043 0304 	orr.w	r3, r3, #4
 80001fe:	6113      	str	r3, [r2, #16]
}
 8000200:	bf00      	nop
 8000202:	370c      	adds	r7, #12
 8000204:	46bd      	mov	sp, r7
 8000206:	bc80      	pop	{r7}
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	40021000 	.word	0x40021000
 8000210:	40010800 	.word	0x40010800
 8000214:	40012400 	.word	0x40012400

08000218 <ADC_Read>:

uint16_t ADC_Read(void) {
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
    ADC1->SQR3 = 0;                         // Select channel 0
 800021c:	4b0f      	ldr	r3, [pc, #60]	@ (800025c <ADC_Read+0x44>)
 800021e:	2200      	movs	r2, #0
 8000220:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->CR2 |= ADC_CR2_SWSTART;          // Start conversion
 8000222:	4b0e      	ldr	r3, [pc, #56]	@ (800025c <ADC_Read+0x44>)
 8000224:	689b      	ldr	r3, [r3, #8]
 8000226:	4a0d      	ldr	r2, [pc, #52]	@ (800025c <ADC_Read+0x44>)
 8000228:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800022c:	6093      	str	r3, [r2, #8]

    while(!(ADC1->SR & ADC_SR_EOC));       // Wait for conversion
 800022e:	bf00      	nop
 8000230:	4b0a      	ldr	r3, [pc, #40]	@ (800025c <ADC_Read+0x44>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	f003 0302 	and.w	r3, r3, #2
 8000238:	2b00      	cmp	r3, #0
 800023a:	d0f9      	beq.n	8000230 <ADC_Read+0x18>

    adc_value_register = (ADC1->DR & 0x0FFF);
 800023c:	4b07      	ldr	r3, [pc, #28]	@ (800025c <ADC_Read+0x44>)
 800023e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000240:	b29b      	uxth	r3, r3
 8000242:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000246:	b29a      	uxth	r2, r3
 8000248:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <ADC_Read+0x48>)
 800024a:	801a      	strh	r2, [r3, #0]

    return adc_value_register;
 800024c:	4b04      	ldr	r3, [pc, #16]	@ (8000260 <ADC_Read+0x48>)
 800024e:	881b      	ldrh	r3, [r3, #0]
 8000250:	b29b      	uxth	r3, r3
}
 8000252:	4618      	mov	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	bc80      	pop	{r7}
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	40012400 	.word	0x40012400
 8000260:	20000028 	.word	0x20000028

08000264 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000268:	f000 f8c8 	bl	80003fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800026c:	f000 f80a 	bl	8000284 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  ADC_Init();
 8000270:	f7ff ff6c 	bl	800014c <ADC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	ADC_Read();
 8000274:	f7ff ffd0 	bl	8000218 <ADC_Read>
	HAL_Delay(1000);
 8000278:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800027c:	f000 f920 	bl	80004c0 <HAL_Delay>
	ADC_Read();
 8000280:	bf00      	nop
 8000282:	e7f7      	b.n	8000274 <main+0x10>

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b090      	sub	sp, #64	@ 0x40
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	f107 0318 	add.w	r3, r7, #24
 800028e:	2228      	movs	r2, #40	@ 0x28
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f000 fdfa 	bl	8000e8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]
 80002a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a6:	2302      	movs	r3, #2
 80002a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002aa:	2301      	movs	r3, #1
 80002ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ae:	2310      	movs	r3, #16
 80002b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002b2:	2300      	movs	r3, #0
 80002b4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b6:	f107 0318 	add.w	r3, r7, #24
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 fa08 	bl	80006d0 <HAL_RCC_OscConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002c6:	f000 f818 	bl	80002fa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	230f      	movs	r3, #15
 80002cc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d2:	2300      	movs	r3, #0
 80002d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002d6:	2300      	movs	r3, #0
 80002d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002da:	2300      	movs	r3, #0
 80002dc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2100      	movs	r1, #0
 80002e2:	4618      	mov	r0, r3
 80002e4:	f000 fc76 	bl	8000bd4 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002ee:	f000 f804 	bl	80002fa <Error_Handler>
  }
}
 80002f2:	bf00      	nop
 80002f4:	3740      	adds	r7, #64	@ 0x40
 80002f6:	46bd      	mov	sp, r7
 80002f8:	bd80      	pop	{r7, pc}

080002fa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002fa:	b480      	push	{r7}
 80002fc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002fe:	b672      	cpsid	i
}
 8000300:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000302:	bf00      	nop
 8000304:	e7fd      	b.n	8000302 <Error_Handler+0x8>
	...

08000308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800030e:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <HAL_MspInit+0x40>)
 8000310:	699b      	ldr	r3, [r3, #24]
 8000312:	4a0d      	ldr	r2, [pc, #52]	@ (8000348 <HAL_MspInit+0x40>)
 8000314:	f043 0301 	orr.w	r3, r3, #1
 8000318:	6193      	str	r3, [r2, #24]
 800031a:	4b0b      	ldr	r3, [pc, #44]	@ (8000348 <HAL_MspInit+0x40>)
 800031c:	699b      	ldr	r3, [r3, #24]
 800031e:	f003 0301 	and.w	r3, r3, #1
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000326:	4b08      	ldr	r3, [pc, #32]	@ (8000348 <HAL_MspInit+0x40>)
 8000328:	69db      	ldr	r3, [r3, #28]
 800032a:	4a07      	ldr	r2, [pc, #28]	@ (8000348 <HAL_MspInit+0x40>)
 800032c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000330:	61d3      	str	r3, [r2, #28]
 8000332:	4b05      	ldr	r3, [pc, #20]	@ (8000348 <HAL_MspInit+0x40>)
 8000334:	69db      	ldr	r3, [r3, #28]
 8000336:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800033a:	603b      	str	r3, [r7, #0]
 800033c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800033e:	bf00      	nop
 8000340:	370c      	adds	r7, #12
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr
 8000348:	40021000 	.word	0x40021000

0800034c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000350:	bf00      	nop
 8000352:	e7fd      	b.n	8000350 <NMI_Handler+0x4>

08000354 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000354:	b480      	push	{r7}
 8000356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000358:	bf00      	nop
 800035a:	e7fd      	b.n	8000358 <HardFault_Handler+0x4>

0800035c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000360:	bf00      	nop
 8000362:	e7fd      	b.n	8000360 <MemManage_Handler+0x4>

08000364 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000364:	b480      	push	{r7}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000368:	bf00      	nop
 800036a:	e7fd      	b.n	8000368 <BusFault_Handler+0x4>

0800036c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000370:	bf00      	nop
 8000372:	e7fd      	b.n	8000370 <UsageFault_Handler+0x4>

08000374 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr

08000380 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000384:	bf00      	nop
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr

08000398 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800039c:	f000 f874 	bl	8000488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003a0:	bf00      	nop
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bc80      	pop	{r7}
 80003ae:	4770      	bx	lr

080003b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80003b0:	f7ff fff8 	bl	80003a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003b4:	480b      	ldr	r0, [pc, #44]	@ (80003e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80003b6:	490c      	ldr	r1, [pc, #48]	@ (80003e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80003b8:	4a0c      	ldr	r2, [pc, #48]	@ (80003ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80003ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003bc:	e002      	b.n	80003c4 <LoopCopyDataInit>

080003be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003c2:	3304      	adds	r3, #4

080003c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003c8:	d3f9      	bcc.n	80003be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ca:	4a09      	ldr	r2, [pc, #36]	@ (80003f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80003cc:	4c09      	ldr	r4, [pc, #36]	@ (80003f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80003ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003d0:	e001      	b.n	80003d6 <LoopFillZerobss>

080003d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003d4:	3204      	adds	r2, #4

080003d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003d8:	d3fb      	bcc.n	80003d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80003da:	f000 fd5f 	bl	8000e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003de:	f7ff ff41 	bl	8000264 <main>
  bx lr
 80003e2:	4770      	bx	lr
  ldr r0, =_sdata
 80003e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80003ec:	08000f28 	.word	0x08000f28
  ldr r2, =_sbss
 80003f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80003f4:	20000030 	.word	0x20000030

080003f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003f8:	e7fe      	b.n	80003f8 <ADC1_2_IRQHandler>
	...

080003fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000400:	4b08      	ldr	r3, [pc, #32]	@ (8000424 <HAL_Init+0x28>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a07      	ldr	r2, [pc, #28]	@ (8000424 <HAL_Init+0x28>)
 8000406:	f043 0310 	orr.w	r3, r3, #16
 800040a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800040c:	2003      	movs	r0, #3
 800040e:	f000 f92b 	bl	8000668 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000412:	200f      	movs	r0, #15
 8000414:	f000 f808 	bl	8000428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000418:	f7ff ff76 	bl	8000308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800041c:	2300      	movs	r3, #0
}
 800041e:	4618      	mov	r0, r3
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	40022000 	.word	0x40022000

08000428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000430:	4b12      	ldr	r3, [pc, #72]	@ (800047c <HAL_InitTick+0x54>)
 8000432:	681a      	ldr	r2, [r3, #0]
 8000434:	4b12      	ldr	r3, [pc, #72]	@ (8000480 <HAL_InitTick+0x58>)
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	4619      	mov	r1, r3
 800043a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800043e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000442:	fbb2 f3f3 	udiv	r3, r2, r3
 8000446:	4618      	mov	r0, r3
 8000448:	f000 f935 	bl	80006b6 <HAL_SYSTICK_Config>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000452:	2301      	movs	r3, #1
 8000454:	e00e      	b.n	8000474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	2b0f      	cmp	r3, #15
 800045a:	d80a      	bhi.n	8000472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800045c:	2200      	movs	r2, #0
 800045e:	6879      	ldr	r1, [r7, #4]
 8000460:	f04f 30ff 	mov.w	r0, #4294967295
 8000464:	f000 f90b 	bl	800067e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000468:	4a06      	ldr	r2, [pc, #24]	@ (8000484 <HAL_InitTick+0x5c>)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800046e:	2300      	movs	r3, #0
 8000470:	e000      	b.n	8000474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000472:	2301      	movs	r3, #1
}
 8000474:	4618      	mov	r0, r3
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	20000000 	.word	0x20000000
 8000480:	20000008 	.word	0x20000008
 8000484:	20000004 	.word	0x20000004

08000488 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800048c:	4b05      	ldr	r3, [pc, #20]	@ (80004a4 <HAL_IncTick+0x1c>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	461a      	mov	r2, r3
 8000492:	4b05      	ldr	r3, [pc, #20]	@ (80004a8 <HAL_IncTick+0x20>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4413      	add	r3, r2
 8000498:	4a03      	ldr	r2, [pc, #12]	@ (80004a8 <HAL_IncTick+0x20>)
 800049a:	6013      	str	r3, [r2, #0]
}
 800049c:	bf00      	nop
 800049e:	46bd      	mov	sp, r7
 80004a0:	bc80      	pop	{r7}
 80004a2:	4770      	bx	lr
 80004a4:	20000008 	.word	0x20000008
 80004a8:	2000002c 	.word	0x2000002c

080004ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
  return uwTick;
 80004b0:	4b02      	ldr	r3, [pc, #8]	@ (80004bc <HAL_GetTick+0x10>)
 80004b2:	681b      	ldr	r3, [r3, #0]
}
 80004b4:	4618      	mov	r0, r3
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bc80      	pop	{r7}
 80004ba:	4770      	bx	lr
 80004bc:	2000002c 	.word	0x2000002c

080004c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80004c8:	f7ff fff0 	bl	80004ac <HAL_GetTick>
 80004cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80004d2:	68fb      	ldr	r3, [r7, #12]
 80004d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004d8:	d005      	beq.n	80004e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80004da:	4b0a      	ldr	r3, [pc, #40]	@ (8000504 <HAL_Delay+0x44>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	461a      	mov	r2, r3
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	4413      	add	r3, r2
 80004e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80004e6:	bf00      	nop
 80004e8:	f7ff ffe0 	bl	80004ac <HAL_GetTick>
 80004ec:	4602      	mov	r2, r0
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	1ad3      	subs	r3, r2, r3
 80004f2:	68fa      	ldr	r2, [r7, #12]
 80004f4:	429a      	cmp	r2, r3
 80004f6:	d8f7      	bhi.n	80004e8 <HAL_Delay+0x28>
  {
  }
}
 80004f8:	bf00      	nop
 80004fa:	bf00      	nop
 80004fc:	3710      	adds	r7, #16
 80004fe:	46bd      	mov	sp, r7
 8000500:	bd80      	pop	{r7, pc}
 8000502:	bf00      	nop
 8000504:	20000008 	.word	0x20000008

08000508 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	f003 0307 	and.w	r3, r3, #7
 8000516:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000518:	4b0c      	ldr	r3, [pc, #48]	@ (800054c <__NVIC_SetPriorityGrouping+0x44>)
 800051a:	68db      	ldr	r3, [r3, #12]
 800051c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800051e:	68ba      	ldr	r2, [r7, #8]
 8000520:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000524:	4013      	ands	r3, r2
 8000526:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000530:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000534:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000538:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800053a:	4a04      	ldr	r2, [pc, #16]	@ (800054c <__NVIC_SetPriorityGrouping+0x44>)
 800053c:	68bb      	ldr	r3, [r7, #8]
 800053e:	60d3      	str	r3, [r2, #12]
}
 8000540:	bf00      	nop
 8000542:	3714      	adds	r7, #20
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop
 800054c:	e000ed00 	.word	0xe000ed00

08000550 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000550:	b480      	push	{r7}
 8000552:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000554:	4b04      	ldr	r3, [pc, #16]	@ (8000568 <__NVIC_GetPriorityGrouping+0x18>)
 8000556:	68db      	ldr	r3, [r3, #12]
 8000558:	0a1b      	lsrs	r3, r3, #8
 800055a:	f003 0307 	and.w	r3, r3, #7
}
 800055e:	4618      	mov	r0, r3
 8000560:	46bd      	mov	sp, r7
 8000562:	bc80      	pop	{r7}
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	e000ed00 	.word	0xe000ed00

0800056c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	4603      	mov	r3, r0
 8000574:	6039      	str	r1, [r7, #0]
 8000576:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000578:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800057c:	2b00      	cmp	r3, #0
 800057e:	db0a      	blt.n	8000596 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	b2da      	uxtb	r2, r3
 8000584:	490c      	ldr	r1, [pc, #48]	@ (80005b8 <__NVIC_SetPriority+0x4c>)
 8000586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800058a:	0112      	lsls	r2, r2, #4
 800058c:	b2d2      	uxtb	r2, r2
 800058e:	440b      	add	r3, r1
 8000590:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000594:	e00a      	b.n	80005ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	b2da      	uxtb	r2, r3
 800059a:	4908      	ldr	r1, [pc, #32]	@ (80005bc <__NVIC_SetPriority+0x50>)
 800059c:	79fb      	ldrb	r3, [r7, #7]
 800059e:	f003 030f 	and.w	r3, r3, #15
 80005a2:	3b04      	subs	r3, #4
 80005a4:	0112      	lsls	r2, r2, #4
 80005a6:	b2d2      	uxtb	r2, r2
 80005a8:	440b      	add	r3, r1
 80005aa:	761a      	strb	r2, [r3, #24]
}
 80005ac:	bf00      	nop
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	e000e100 	.word	0xe000e100
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b089      	sub	sp, #36	@ 0x24
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	60f8      	str	r0, [r7, #12]
 80005c8:	60b9      	str	r1, [r7, #8]
 80005ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	f003 0307 	and.w	r3, r3, #7
 80005d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005d4:	69fb      	ldr	r3, [r7, #28]
 80005d6:	f1c3 0307 	rsb	r3, r3, #7
 80005da:	2b04      	cmp	r3, #4
 80005dc:	bf28      	it	cs
 80005de:	2304      	movcs	r3, #4
 80005e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005e2:	69fb      	ldr	r3, [r7, #28]
 80005e4:	3304      	adds	r3, #4
 80005e6:	2b06      	cmp	r3, #6
 80005e8:	d902      	bls.n	80005f0 <NVIC_EncodePriority+0x30>
 80005ea:	69fb      	ldr	r3, [r7, #28]
 80005ec:	3b03      	subs	r3, #3
 80005ee:	e000      	b.n	80005f2 <NVIC_EncodePriority+0x32>
 80005f0:	2300      	movs	r3, #0
 80005f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005f4:	f04f 32ff 	mov.w	r2, #4294967295
 80005f8:	69bb      	ldr	r3, [r7, #24]
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	43da      	mvns	r2, r3
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	401a      	ands	r2, r3
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000608:	f04f 31ff 	mov.w	r1, #4294967295
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	fa01 f303 	lsl.w	r3, r1, r3
 8000612:	43d9      	mvns	r1, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000618:	4313      	orrs	r3, r2
         );
}
 800061a:	4618      	mov	r0, r3
 800061c:	3724      	adds	r7, #36	@ 0x24
 800061e:	46bd      	mov	sp, r7
 8000620:	bc80      	pop	{r7}
 8000622:	4770      	bx	lr

08000624 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b082      	sub	sp, #8
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	3b01      	subs	r3, #1
 8000630:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000634:	d301      	bcc.n	800063a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000636:	2301      	movs	r3, #1
 8000638:	e00f      	b.n	800065a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800063a:	4a0a      	ldr	r2, [pc, #40]	@ (8000664 <SysTick_Config+0x40>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3b01      	subs	r3, #1
 8000640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000642:	210f      	movs	r1, #15
 8000644:	f04f 30ff 	mov.w	r0, #4294967295
 8000648:	f7ff ff90 	bl	800056c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <SysTick_Config+0x40>)
 800064e:	2200      	movs	r2, #0
 8000650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000652:	4b04      	ldr	r3, [pc, #16]	@ (8000664 <SysTick_Config+0x40>)
 8000654:	2207      	movs	r2, #7
 8000656:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000658:	2300      	movs	r3, #0
}
 800065a:	4618      	mov	r0, r3
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	e000e010 	.word	0xe000e010

08000668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff ff49 	bl	8000508 <__NVIC_SetPriorityGrouping>
}
 8000676:	bf00      	nop
 8000678:	3708      	adds	r7, #8
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800067e:	b580      	push	{r7, lr}
 8000680:	b086      	sub	sp, #24
 8000682:	af00      	add	r7, sp, #0
 8000684:	4603      	mov	r3, r0
 8000686:	60b9      	str	r1, [r7, #8]
 8000688:	607a      	str	r2, [r7, #4]
 800068a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000690:	f7ff ff5e 	bl	8000550 <__NVIC_GetPriorityGrouping>
 8000694:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	68b9      	ldr	r1, [r7, #8]
 800069a:	6978      	ldr	r0, [r7, #20]
 800069c:	f7ff ff90 	bl	80005c0 <NVIC_EncodePriority>
 80006a0:	4602      	mov	r2, r0
 80006a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006a6:	4611      	mov	r1, r2
 80006a8:	4618      	mov	r0, r3
 80006aa:	f7ff ff5f 	bl	800056c <__NVIC_SetPriority>
}
 80006ae:	bf00      	nop
 80006b0:	3718      	adds	r7, #24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b082      	sub	sp, #8
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80006be:	6878      	ldr	r0, [r7, #4]
 80006c0:	f7ff ffb0 	bl	8000624 <SysTick_Config>
 80006c4:	4603      	mov	r3, r0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
	...

080006d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b086      	sub	sp, #24
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d101      	bne.n	80006e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80006de:	2301      	movs	r3, #1
 80006e0:	e272      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	f000 8087 	beq.w	80007fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80006f0:	4b92      	ldr	r3, [pc, #584]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 80006f2:	685b      	ldr	r3, [r3, #4]
 80006f4:	f003 030c 	and.w	r3, r3, #12
 80006f8:	2b04      	cmp	r3, #4
 80006fa:	d00c      	beq.n	8000716 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80006fc:	4b8f      	ldr	r3, [pc, #572]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 80006fe:	685b      	ldr	r3, [r3, #4]
 8000700:	f003 030c 	and.w	r3, r3, #12
 8000704:	2b08      	cmp	r3, #8
 8000706:	d112      	bne.n	800072e <HAL_RCC_OscConfig+0x5e>
 8000708:	4b8c      	ldr	r3, [pc, #560]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800070a:	685b      	ldr	r3, [r3, #4]
 800070c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000714:	d10b      	bne.n	800072e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000716:	4b89      	ldr	r3, [pc, #548]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800071e:	2b00      	cmp	r3, #0
 8000720:	d06c      	beq.n	80007fc <HAL_RCC_OscConfig+0x12c>
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	685b      	ldr	r3, [r3, #4]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d168      	bne.n	80007fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800072a:	2301      	movs	r3, #1
 800072c:	e24c      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000736:	d106      	bne.n	8000746 <HAL_RCC_OscConfig+0x76>
 8000738:	4b80      	ldr	r3, [pc, #512]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a7f      	ldr	r2, [pc, #508]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800073e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000742:	6013      	str	r3, [r2, #0]
 8000744:	e02e      	b.n	80007a4 <HAL_RCC_OscConfig+0xd4>
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d10c      	bne.n	8000768 <HAL_RCC_OscConfig+0x98>
 800074e:	4b7b      	ldr	r3, [pc, #492]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4a7a      	ldr	r2, [pc, #488]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000754:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	4b78      	ldr	r3, [pc, #480]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a77      	ldr	r2, [pc, #476]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000760:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000764:	6013      	str	r3, [r2, #0]
 8000766:	e01d      	b.n	80007a4 <HAL_RCC_OscConfig+0xd4>
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	685b      	ldr	r3, [r3, #4]
 800076c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000770:	d10c      	bne.n	800078c <HAL_RCC_OscConfig+0xbc>
 8000772:	4b72      	ldr	r3, [pc, #456]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a71      	ldr	r2, [pc, #452]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000778:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800077c:	6013      	str	r3, [r2, #0]
 800077e:	4b6f      	ldr	r3, [pc, #444]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	4a6e      	ldr	r2, [pc, #440]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000788:	6013      	str	r3, [r2, #0]
 800078a:	e00b      	b.n	80007a4 <HAL_RCC_OscConfig+0xd4>
 800078c:	4b6b      	ldr	r3, [pc, #428]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a6a      	ldr	r2, [pc, #424]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000796:	6013      	str	r3, [r2, #0]
 8000798:	4b68      	ldr	r3, [pc, #416]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a67      	ldr	r2, [pc, #412]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800079e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80007a2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d013      	beq.n	80007d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007ac:	f7ff fe7e 	bl	80004ac <HAL_GetTick>
 80007b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007b2:	e008      	b.n	80007c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007b4:	f7ff fe7a 	bl	80004ac <HAL_GetTick>
 80007b8:	4602      	mov	r2, r0
 80007ba:	693b      	ldr	r3, [r7, #16]
 80007bc:	1ad3      	subs	r3, r2, r3
 80007be:	2b64      	cmp	r3, #100	@ 0x64
 80007c0:	d901      	bls.n	80007c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80007c2:	2303      	movs	r3, #3
 80007c4:	e200      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007c6:	4b5d      	ldr	r3, [pc, #372]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d0f0      	beq.n	80007b4 <HAL_RCC_OscConfig+0xe4>
 80007d2:	e014      	b.n	80007fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007d4:	f7ff fe6a 	bl	80004ac <HAL_GetTick>
 80007d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007da:	e008      	b.n	80007ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80007dc:	f7ff fe66 	bl	80004ac <HAL_GetTick>
 80007e0:	4602      	mov	r2, r0
 80007e2:	693b      	ldr	r3, [r7, #16]
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	2b64      	cmp	r3, #100	@ 0x64
 80007e8:	d901      	bls.n	80007ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80007ea:	2303      	movs	r3, #3
 80007ec:	e1ec      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007ee:	4b53      	ldr	r3, [pc, #332]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d1f0      	bne.n	80007dc <HAL_RCC_OscConfig+0x10c>
 80007fa:	e000      	b.n	80007fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	f003 0302 	and.w	r3, r3, #2
 8000806:	2b00      	cmp	r3, #0
 8000808:	d063      	beq.n	80008d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800080a:	4b4c      	ldr	r3, [pc, #304]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	f003 030c 	and.w	r3, r3, #12
 8000812:	2b00      	cmp	r3, #0
 8000814:	d00b      	beq.n	800082e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000816:	4b49      	ldr	r3, [pc, #292]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	f003 030c 	and.w	r3, r3, #12
 800081e:	2b08      	cmp	r3, #8
 8000820:	d11c      	bne.n	800085c <HAL_RCC_OscConfig+0x18c>
 8000822:	4b46      	ldr	r3, [pc, #280]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800082a:	2b00      	cmp	r3, #0
 800082c:	d116      	bne.n	800085c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800082e:	4b43      	ldr	r3, [pc, #268]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	2b00      	cmp	r3, #0
 8000838:	d005      	beq.n	8000846 <HAL_RCC_OscConfig+0x176>
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	691b      	ldr	r3, [r3, #16]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d001      	beq.n	8000846 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000842:	2301      	movs	r3, #1
 8000844:	e1c0      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000846:	4b3d      	ldr	r3, [pc, #244]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	695b      	ldr	r3, [r3, #20]
 8000852:	00db      	lsls	r3, r3, #3
 8000854:	4939      	ldr	r1, [pc, #228]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000856:	4313      	orrs	r3, r2
 8000858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800085a:	e03a      	b.n	80008d2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	691b      	ldr	r3, [r3, #16]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d020      	beq.n	80008a6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000864:	4b36      	ldr	r3, [pc, #216]	@ (8000940 <HAL_RCC_OscConfig+0x270>)
 8000866:	2201      	movs	r2, #1
 8000868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800086a:	f7ff fe1f 	bl	80004ac <HAL_GetTick>
 800086e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000870:	e008      	b.n	8000884 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000872:	f7ff fe1b 	bl	80004ac <HAL_GetTick>
 8000876:	4602      	mov	r2, r0
 8000878:	693b      	ldr	r3, [r7, #16]
 800087a:	1ad3      	subs	r3, r2, r3
 800087c:	2b02      	cmp	r3, #2
 800087e:	d901      	bls.n	8000884 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000880:	2303      	movs	r3, #3
 8000882:	e1a1      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000884:	4b2d      	ldr	r3, [pc, #180]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	f003 0302 	and.w	r3, r3, #2
 800088c:	2b00      	cmp	r3, #0
 800088e:	d0f0      	beq.n	8000872 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000890:	4b2a      	ldr	r3, [pc, #168]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	695b      	ldr	r3, [r3, #20]
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	4927      	ldr	r1, [pc, #156]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 80008a0:	4313      	orrs	r3, r2
 80008a2:	600b      	str	r3, [r1, #0]
 80008a4:	e015      	b.n	80008d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80008a6:	4b26      	ldr	r3, [pc, #152]	@ (8000940 <HAL_RCC_OscConfig+0x270>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ac:	f7ff fdfe 	bl	80004ac <HAL_GetTick>
 80008b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008b2:	e008      	b.n	80008c6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008b4:	f7ff fdfa 	bl	80004ac <HAL_GetTick>
 80008b8:	4602      	mov	r2, r0
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	1ad3      	subs	r3, r2, r3
 80008be:	2b02      	cmp	r3, #2
 80008c0:	d901      	bls.n	80008c6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80008c2:	2303      	movs	r3, #3
 80008c4:	e180      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008c6:	4b1d      	ldr	r3, [pc, #116]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d1f0      	bne.n	80008b4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f003 0308 	and.w	r3, r3, #8
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d03a      	beq.n	8000954 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	699b      	ldr	r3, [r3, #24]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d019      	beq.n	800091a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80008e6:	4b17      	ldr	r3, [pc, #92]	@ (8000944 <HAL_RCC_OscConfig+0x274>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80008ec:	f7ff fdde 	bl	80004ac <HAL_GetTick>
 80008f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008f2:	e008      	b.n	8000906 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80008f4:	f7ff fdda 	bl	80004ac <HAL_GetTick>
 80008f8:	4602      	mov	r2, r0
 80008fa:	693b      	ldr	r3, [r7, #16]
 80008fc:	1ad3      	subs	r3, r2, r3
 80008fe:	2b02      	cmp	r3, #2
 8000900:	d901      	bls.n	8000906 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000902:	2303      	movs	r3, #3
 8000904:	e160      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000906:	4b0d      	ldr	r3, [pc, #52]	@ (800093c <HAL_RCC_OscConfig+0x26c>)
 8000908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800090a:	f003 0302 	and.w	r3, r3, #2
 800090e:	2b00      	cmp	r3, #0
 8000910:	d0f0      	beq.n	80008f4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000912:	2001      	movs	r0, #1
 8000914:	f000 fa9c 	bl	8000e50 <RCC_Delay>
 8000918:	e01c      	b.n	8000954 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800091a:	4b0a      	ldr	r3, [pc, #40]	@ (8000944 <HAL_RCC_OscConfig+0x274>)
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000920:	f7ff fdc4 	bl	80004ac <HAL_GetTick>
 8000924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000926:	e00f      	b.n	8000948 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000928:	f7ff fdc0 	bl	80004ac <HAL_GetTick>
 800092c:	4602      	mov	r2, r0
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	2b02      	cmp	r3, #2
 8000934:	d908      	bls.n	8000948 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000936:	2303      	movs	r3, #3
 8000938:	e146      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
 800093a:	bf00      	nop
 800093c:	40021000 	.word	0x40021000
 8000940:	42420000 	.word	0x42420000
 8000944:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000948:	4b92      	ldr	r3, [pc, #584]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 800094a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800094c:	f003 0302 	and.w	r3, r3, #2
 8000950:	2b00      	cmp	r3, #0
 8000952:	d1e9      	bne.n	8000928 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f003 0304 	and.w	r3, r3, #4
 800095c:	2b00      	cmp	r3, #0
 800095e:	f000 80a6 	beq.w	8000aae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000962:	2300      	movs	r3, #0
 8000964:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000966:	4b8b      	ldr	r3, [pc, #556]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000968:	69db      	ldr	r3, [r3, #28]
 800096a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800096e:	2b00      	cmp	r3, #0
 8000970:	d10d      	bne.n	800098e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000972:	4b88      	ldr	r3, [pc, #544]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000974:	69db      	ldr	r3, [r3, #28]
 8000976:	4a87      	ldr	r2, [pc, #540]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800097c:	61d3      	str	r3, [r2, #28]
 800097e:	4b85      	ldr	r3, [pc, #532]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000980:	69db      	ldr	r3, [r3, #28]
 8000982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800098a:	2301      	movs	r3, #1
 800098c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800098e:	4b82      	ldr	r3, [pc, #520]	@ (8000b98 <HAL_RCC_OscConfig+0x4c8>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000996:	2b00      	cmp	r3, #0
 8000998:	d118      	bne.n	80009cc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800099a:	4b7f      	ldr	r3, [pc, #508]	@ (8000b98 <HAL_RCC_OscConfig+0x4c8>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a7e      	ldr	r2, [pc, #504]	@ (8000b98 <HAL_RCC_OscConfig+0x4c8>)
 80009a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80009a6:	f7ff fd81 	bl	80004ac <HAL_GetTick>
 80009aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009ac:	e008      	b.n	80009c0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80009ae:	f7ff fd7d 	bl	80004ac <HAL_GetTick>
 80009b2:	4602      	mov	r2, r0
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	1ad3      	subs	r3, r2, r3
 80009b8:	2b64      	cmp	r3, #100	@ 0x64
 80009ba:	d901      	bls.n	80009c0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80009bc:	2303      	movs	r3, #3
 80009be:	e103      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80009c0:	4b75      	ldr	r3, [pc, #468]	@ (8000b98 <HAL_RCC_OscConfig+0x4c8>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d0f0      	beq.n	80009ae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	68db      	ldr	r3, [r3, #12]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d106      	bne.n	80009e2 <HAL_RCC_OscConfig+0x312>
 80009d4:	4b6f      	ldr	r3, [pc, #444]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4a6e      	ldr	r2, [pc, #440]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	6213      	str	r3, [r2, #32]
 80009e0:	e02d      	b.n	8000a3e <HAL_RCC_OscConfig+0x36e>
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	68db      	ldr	r3, [r3, #12]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d10c      	bne.n	8000a04 <HAL_RCC_OscConfig+0x334>
 80009ea:	4b6a      	ldr	r3, [pc, #424]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 80009ec:	6a1b      	ldr	r3, [r3, #32]
 80009ee:	4a69      	ldr	r2, [pc, #420]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 80009f0:	f023 0301 	bic.w	r3, r3, #1
 80009f4:	6213      	str	r3, [r2, #32]
 80009f6:	4b67      	ldr	r3, [pc, #412]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 80009f8:	6a1b      	ldr	r3, [r3, #32]
 80009fa:	4a66      	ldr	r2, [pc, #408]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 80009fc:	f023 0304 	bic.w	r3, r3, #4
 8000a00:	6213      	str	r3, [r2, #32]
 8000a02:	e01c      	b.n	8000a3e <HAL_RCC_OscConfig+0x36e>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	2b05      	cmp	r3, #5
 8000a0a:	d10c      	bne.n	8000a26 <HAL_RCC_OscConfig+0x356>
 8000a0c:	4b61      	ldr	r3, [pc, #388]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a0e:	6a1b      	ldr	r3, [r3, #32]
 8000a10:	4a60      	ldr	r2, [pc, #384]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a12:	f043 0304 	orr.w	r3, r3, #4
 8000a16:	6213      	str	r3, [r2, #32]
 8000a18:	4b5e      	ldr	r3, [pc, #376]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a1a:	6a1b      	ldr	r3, [r3, #32]
 8000a1c:	4a5d      	ldr	r2, [pc, #372]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a1e:	f043 0301 	orr.w	r3, r3, #1
 8000a22:	6213      	str	r3, [r2, #32]
 8000a24:	e00b      	b.n	8000a3e <HAL_RCC_OscConfig+0x36e>
 8000a26:	4b5b      	ldr	r3, [pc, #364]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a28:	6a1b      	ldr	r3, [r3, #32]
 8000a2a:	4a5a      	ldr	r2, [pc, #360]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a2c:	f023 0301 	bic.w	r3, r3, #1
 8000a30:	6213      	str	r3, [r2, #32]
 8000a32:	4b58      	ldr	r3, [pc, #352]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a34:	6a1b      	ldr	r3, [r3, #32]
 8000a36:	4a57      	ldr	r2, [pc, #348]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a38:	f023 0304 	bic.w	r3, r3, #4
 8000a3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	68db      	ldr	r3, [r3, #12]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d015      	beq.n	8000a72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a46:	f7ff fd31 	bl	80004ac <HAL_GetTick>
 8000a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a4c:	e00a      	b.n	8000a64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a4e:	f7ff fd2d 	bl	80004ac <HAL_GetTick>
 8000a52:	4602      	mov	r2, r0
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d901      	bls.n	8000a64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000a60:	2303      	movs	r3, #3
 8000a62:	e0b1      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000a64:	4b4b      	ldr	r3, [pc, #300]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a66:	6a1b      	ldr	r3, [r3, #32]
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d0ee      	beq.n	8000a4e <HAL_RCC_OscConfig+0x37e>
 8000a70:	e014      	b.n	8000a9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000a72:	f7ff fd1b 	bl	80004ac <HAL_GetTick>
 8000a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a78:	e00a      	b.n	8000a90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000a7a:	f7ff fd17 	bl	80004ac <HAL_GetTick>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	1ad3      	subs	r3, r2, r3
 8000a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d901      	bls.n	8000a90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e09b      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000a90:	4b40      	ldr	r3, [pc, #256]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	f003 0302 	and.w	r3, r3, #2
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d1ee      	bne.n	8000a7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000a9c:	7dfb      	ldrb	r3, [r7, #23]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d105      	bne.n	8000aae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000aa2:	4b3c      	ldr	r3, [pc, #240]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	4a3b      	ldr	r2, [pc, #236]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000aa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000aac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f000 8087 	beq.w	8000bc6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ab8:	4b36      	ldr	r3, [pc, #216]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 030c 	and.w	r3, r3, #12
 8000ac0:	2b08      	cmp	r3, #8
 8000ac2:	d061      	beq.n	8000b88 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	69db      	ldr	r3, [r3, #28]
 8000ac8:	2b02      	cmp	r3, #2
 8000aca:	d146      	bne.n	8000b5a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000acc:	4b33      	ldr	r3, [pc, #204]	@ (8000b9c <HAL_RCC_OscConfig+0x4cc>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad2:	f7ff fceb 	bl	80004ac <HAL_GetTick>
 8000ad6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ad8:	e008      	b.n	8000aec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ada:	f7ff fce7 	bl	80004ac <HAL_GetTick>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	1ad3      	subs	r3, r2, r3
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d901      	bls.n	8000aec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	e06d      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000aec:	4b29      	ldr	r3, [pc, #164]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d1f0      	bne.n	8000ada <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6a1b      	ldr	r3, [r3, #32]
 8000afc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b00:	d108      	bne.n	8000b14 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b02:	4b24      	ldr	r3, [pc, #144]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	4921      	ldr	r1, [pc, #132]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000b10:	4313      	orrs	r3, r2
 8000b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b14:	4b1f      	ldr	r3, [pc, #124]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6a19      	ldr	r1, [r3, #32]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b24:	430b      	orrs	r3, r1
 8000b26:	491b      	ldr	r1, [pc, #108]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b9c <HAL_RCC_OscConfig+0x4cc>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b32:	f7ff fcbb 	bl	80004ac <HAL_GetTick>
 8000b36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b38:	e008      	b.n	8000b4c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b3a:	f7ff fcb7 	bl	80004ac <HAL_GetTick>
 8000b3e:	4602      	mov	r2, r0
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	2b02      	cmp	r3, #2
 8000b46:	d901      	bls.n	8000b4c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	e03d      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000b4c:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d0f0      	beq.n	8000b3a <HAL_RCC_OscConfig+0x46a>
 8000b58:	e035      	b.n	8000bc6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b5a:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <HAL_RCC_OscConfig+0x4cc>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b60:	f7ff fca4 	bl	80004ac <HAL_GetTick>
 8000b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b66:	e008      	b.n	8000b7a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b68:	f7ff fca0 	bl	80004ac <HAL_GetTick>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	2b02      	cmp	r3, #2
 8000b74:	d901      	bls.n	8000b7a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000b76:	2303      	movs	r3, #3
 8000b78:	e026      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b7a:	4b06      	ldr	r3, [pc, #24]	@ (8000b94 <HAL_RCC_OscConfig+0x4c4>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d1f0      	bne.n	8000b68 <HAL_RCC_OscConfig+0x498>
 8000b86:	e01e      	b.n	8000bc6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	69db      	ldr	r3, [r3, #28]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d107      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	e019      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
 8000b94:	40021000 	.word	0x40021000
 8000b98:	40007000 	.word	0x40007000
 8000b9c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd0 <HAL_RCC_OscConfig+0x500>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	6a1b      	ldr	r3, [r3, #32]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	d106      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	d001      	beq.n	8000bc6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	e000      	b.n	8000bc8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	4618      	mov	r0, r3
 8000bca:	3718      	adds	r7, #24
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	40021000 	.word	0x40021000

08000bd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d101      	bne.n	8000be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	e0d0      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000be8:	4b6a      	ldr	r3, [pc, #424]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f003 0307 	and.w	r3, r3, #7
 8000bf0:	683a      	ldr	r2, [r7, #0]
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	d910      	bls.n	8000c18 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bf6:	4b67      	ldr	r3, [pc, #412]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f023 0207 	bic.w	r2, r3, #7
 8000bfe:	4965      	ldr	r1, [pc, #404]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	4313      	orrs	r3, r2
 8000c04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c06:	4b63      	ldr	r3, [pc, #396]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f003 0307 	and.w	r3, r3, #7
 8000c0e:	683a      	ldr	r2, [r7, #0]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d001      	beq.n	8000c18 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e0b8      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f003 0302 	and.w	r3, r3, #2
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d020      	beq.n	8000c66 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f003 0304 	and.w	r3, r3, #4
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d005      	beq.n	8000c3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c30:	4b59      	ldr	r3, [pc, #356]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	4a58      	ldr	r2, [pc, #352]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c36:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000c3a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	f003 0308 	and.w	r3, r3, #8
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d005      	beq.n	8000c54 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c48:	4b53      	ldr	r3, [pc, #332]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	4a52      	ldr	r2, [pc, #328]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c4e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8000c52:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c54:	4b50      	ldr	r3, [pc, #320]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	494d      	ldr	r1, [pc, #308]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c62:	4313      	orrs	r3, r2
 8000c64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d040      	beq.n	8000cf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	685b      	ldr	r3, [r3, #4]
 8000c76:	2b01      	cmp	r3, #1
 8000c78:	d107      	bne.n	8000c8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c7a:	4b47      	ldr	r3, [pc, #284]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d115      	bne.n	8000cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c86:	2301      	movs	r3, #1
 8000c88:	e07f      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	2b02      	cmp	r3, #2
 8000c90:	d107      	bne.n	8000ca2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000c92:	4b41      	ldr	r3, [pc, #260]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d109      	bne.n	8000cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e073      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca2:	4b3d      	ldr	r3, [pc, #244]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e06b      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cb2:	4b39      	ldr	r3, [pc, #228]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f023 0203 	bic.w	r2, r3, #3
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	4936      	ldr	r1, [pc, #216]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000cc4:	f7ff fbf2 	bl	80004ac <HAL_GetTick>
 8000cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cca:	e00a      	b.n	8000ce2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ccc:	f7ff fbee 	bl	80004ac <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d901      	bls.n	8000ce2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	e053      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000ce2:	4b2d      	ldr	r3, [pc, #180]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	f003 020c 	and.w	r2, r3, #12
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d1eb      	bne.n	8000ccc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000cf4:	4b27      	ldr	r3, [pc, #156]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f003 0307 	and.w	r3, r3, #7
 8000cfc:	683a      	ldr	r2, [r7, #0]
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	d210      	bcs.n	8000d24 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d02:	4b24      	ldr	r3, [pc, #144]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f023 0207 	bic.w	r2, r3, #7
 8000d0a:	4922      	ldr	r1, [pc, #136]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	4313      	orrs	r3, r2
 8000d10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d12:	4b20      	ldr	r3, [pc, #128]	@ (8000d94 <HAL_RCC_ClockConfig+0x1c0>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	683a      	ldr	r2, [r7, #0]
 8000d1c:	429a      	cmp	r2, r3
 8000d1e:	d001      	beq.n	8000d24 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d20:	2301      	movs	r3, #1
 8000d22:	e032      	b.n	8000d8a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0304 	and.w	r3, r3, #4
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d008      	beq.n	8000d42 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d30:	4b19      	ldr	r3, [pc, #100]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	68db      	ldr	r3, [r3, #12]
 8000d3c:	4916      	ldr	r1, [pc, #88]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000d3e:	4313      	orrs	r3, r2
 8000d40:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 0308 	and.w	r3, r3, #8
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d009      	beq.n	8000d62 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000d4e:	4b12      	ldr	r3, [pc, #72]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	691b      	ldr	r3, [r3, #16]
 8000d5a:	00db      	lsls	r3, r3, #3
 8000d5c:	490e      	ldr	r1, [pc, #56]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000d62:	f000 f821 	bl	8000da8 <HAL_RCC_GetSysClockFreq>
 8000d66:	4602      	mov	r2, r0
 8000d68:	4b0b      	ldr	r3, [pc, #44]	@ (8000d98 <HAL_RCC_ClockConfig+0x1c4>)
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	091b      	lsrs	r3, r3, #4
 8000d6e:	f003 030f 	and.w	r3, r3, #15
 8000d72:	490a      	ldr	r1, [pc, #40]	@ (8000d9c <HAL_RCC_ClockConfig+0x1c8>)
 8000d74:	5ccb      	ldrb	r3, [r1, r3]
 8000d76:	fa22 f303 	lsr.w	r3, r2, r3
 8000d7a:	4a09      	ldr	r2, [pc, #36]	@ (8000da0 <HAL_RCC_ClockConfig+0x1cc>)
 8000d7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000d7e:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <HAL_RCC_ClockConfig+0x1d0>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	4618      	mov	r0, r3
 8000d84:	f7ff fb50 	bl	8000428 <HAL_InitTick>

  return HAL_OK;
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	40022000 	.word	0x40022000
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	08000efc 	.word	0x08000efc
 8000da0:	20000000 	.word	0x20000000
 8000da4:	20000004 	.word	0x20000004

08000da8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b087      	sub	sp, #28
 8000dac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000dae:	2300      	movs	r3, #0
 8000db0:	60fb      	str	r3, [r7, #12]
 8000db2:	2300      	movs	r3, #0
 8000db4:	60bb      	str	r3, [r7, #8]
 8000db6:	2300      	movs	r3, #0
 8000db8:	617b      	str	r3, [r7, #20]
 8000dba:	2300      	movs	r3, #0
 8000dbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e3c <HAL_RCC_GetSysClockFreq+0x94>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	f003 030c 	and.w	r3, r3, #12
 8000dce:	2b04      	cmp	r3, #4
 8000dd0:	d002      	beq.n	8000dd8 <HAL_RCC_GetSysClockFreq+0x30>
 8000dd2:	2b08      	cmp	r3, #8
 8000dd4:	d003      	beq.n	8000dde <HAL_RCC_GetSysClockFreq+0x36>
 8000dd6:	e027      	b.n	8000e28 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000dd8:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8000dda:	613b      	str	r3, [r7, #16]
      break;
 8000ddc:	e027      	b.n	8000e2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	0c9b      	lsrs	r3, r3, #18
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	4a17      	ldr	r2, [pc, #92]	@ (8000e44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8000de8:	5cd3      	ldrb	r3, [r2, r3]
 8000dea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d010      	beq.n	8000e18 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000df6:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <HAL_RCC_GetSysClockFreq+0x94>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	0c5b      	lsrs	r3, r3, #17
 8000dfc:	f003 0301 	and.w	r3, r3, #1
 8000e00:	4a11      	ldr	r2, [pc, #68]	@ (8000e48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000e02:	5cd3      	ldrb	r3, [r2, r3]
 8000e04:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a0d      	ldr	r2, [pc, #52]	@ (8000e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8000e0a:	fb03 f202 	mul.w	r2, r3, r2
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e14:	617b      	str	r3, [r7, #20]
 8000e16:	e004      	b.n	8000e22 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	4a0c      	ldr	r2, [pc, #48]	@ (8000e4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8000e1c:	fb02 f303 	mul.w	r3, r2, r3
 8000e20:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	613b      	str	r3, [r7, #16]
      break;
 8000e26:	e002      	b.n	8000e2e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000e28:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <HAL_RCC_GetSysClockFreq+0x98>)
 8000e2a:	613b      	str	r3, [r7, #16]
      break;
 8000e2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000e2e:	693b      	ldr	r3, [r7, #16]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bc80      	pop	{r7}
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	007a1200 	.word	0x007a1200
 8000e44:	08000f0c 	.word	0x08000f0c
 8000e48:	08000f1c 	.word	0x08000f1c
 8000e4c:	003d0900 	.word	0x003d0900

08000e50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e58:	4b0a      	ldr	r3, [pc, #40]	@ (8000e84 <RCC_Delay+0x34>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000e88 <RCC_Delay+0x38>)
 8000e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e62:	0a5b      	lsrs	r3, r3, #9
 8000e64:	687a      	ldr	r2, [r7, #4]
 8000e66:	fb02 f303 	mul.w	r3, r2, r3
 8000e6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000e6c:	bf00      	nop
  }
  while (Delay --);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	1e5a      	subs	r2, r3, #1
 8000e72:	60fa      	str	r2, [r7, #12]
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d1f9      	bne.n	8000e6c <RCC_Delay+0x1c>
}
 8000e78:	bf00      	nop
 8000e7a:	bf00      	nop
 8000e7c:	3714      	adds	r7, #20
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bc80      	pop	{r7}
 8000e82:	4770      	bx	lr
 8000e84:	20000000 	.word	0x20000000
 8000e88:	10624dd3 	.word	0x10624dd3

08000e8c <memset>:
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	4402      	add	r2, r0
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d100      	bne.n	8000e96 <memset+0xa>
 8000e94:	4770      	bx	lr
 8000e96:	f803 1b01 	strb.w	r1, [r3], #1
 8000e9a:	e7f9      	b.n	8000e90 <memset+0x4>

08000e9c <__libc_init_array>:
 8000e9c:	b570      	push	{r4, r5, r6, lr}
 8000e9e:	2600      	movs	r6, #0
 8000ea0:	4d0c      	ldr	r5, [pc, #48]	@ (8000ed4 <__libc_init_array+0x38>)
 8000ea2:	4c0d      	ldr	r4, [pc, #52]	@ (8000ed8 <__libc_init_array+0x3c>)
 8000ea4:	1b64      	subs	r4, r4, r5
 8000ea6:	10a4      	asrs	r4, r4, #2
 8000ea8:	42a6      	cmp	r6, r4
 8000eaa:	d109      	bne.n	8000ec0 <__libc_init_array+0x24>
 8000eac:	f000 f81a 	bl	8000ee4 <_init>
 8000eb0:	2600      	movs	r6, #0
 8000eb2:	4d0a      	ldr	r5, [pc, #40]	@ (8000edc <__libc_init_array+0x40>)
 8000eb4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ee0 <__libc_init_array+0x44>)
 8000eb6:	1b64      	subs	r4, r4, r5
 8000eb8:	10a4      	asrs	r4, r4, #2
 8000eba:	42a6      	cmp	r6, r4
 8000ebc:	d105      	bne.n	8000eca <__libc_init_array+0x2e>
 8000ebe:	bd70      	pop	{r4, r5, r6, pc}
 8000ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ec4:	4798      	blx	r3
 8000ec6:	3601      	adds	r6, #1
 8000ec8:	e7ee      	b.n	8000ea8 <__libc_init_array+0xc>
 8000eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ece:	4798      	blx	r3
 8000ed0:	3601      	adds	r6, #1
 8000ed2:	e7f2      	b.n	8000eba <__libc_init_array+0x1e>
 8000ed4:	08000f20 	.word	0x08000f20
 8000ed8:	08000f20 	.word	0x08000f20
 8000edc:	08000f20 	.word	0x08000f20
 8000ee0:	08000f24 	.word	0x08000f24

08000ee4 <_init>:
 8000ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ee6:	bf00      	nop
 8000ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000eea:	bc08      	pop	{r3}
 8000eec:	469e      	mov	lr, r3
 8000eee:	4770      	bx	lr

08000ef0 <_fini>:
 8000ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ef2:	bf00      	nop
 8000ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ef6:	bc08      	pop	{r3}
 8000ef8:	469e      	mov	lr, r3
 8000efa:	4770      	bx	lr
