digraph "0_qemu_1e7aed70144b4673fc26e73062064b6724795e5f@pointer" {
"1000151" [label="(Call,addr[num_sg] = pa)"];
"1000139" [label="(Call,cpu_physical_memory_map(pa, &len, is_write))"];
"1000159" [label="(Call,pa += len)"];
"1000130" [label="(Call,len = sz)"];
"1000156" [label="(Call,sz -= len)"];
"1000107" [label="(MethodParameterIn,size_t sz)"];
"1000119" [label="(Call,!sz)"];
"1000106" [label="(MethodParameterIn,hwaddr pa)"];
"1000105" [label="(MethodParameterIn,bool is_write)"];
"1000102" [label="(MethodParameterIn,hwaddr *addr)"];
"1000120" [label="(Identifier,sz)"];
"1000141" [label="(Call,&len)"];
"1000102" [label="(MethodParameterIn,hwaddr *addr)"];
"1000151" [label="(Call,addr[num_sg] = pa)"];
"1000160" [label="(Identifier,pa)"];
"1000156" [label="(Call,sz -= len)"];
"1000152" [label="(Call,addr[num_sg])"];
"1000127" [label="(Identifier,sz)"];
"1000118" [label="(ControlStructure,if (!sz))"];
"1000119" [label="(Call,!sz)"];
"1000157" [label="(Identifier,sz)"];
"1000139" [label="(Call,cpu_physical_memory_map(pa, &len, is_write))"];
"1000105" [label="(MethodParameterIn,bool is_write)"];
"1000159" [label="(Call,pa += len)"];
"1000163" [label="(Identifier,num_sg)"];
"1000161" [label="(Identifier,len)"];
"1000107" [label="(MethodParameterIn,size_t sz)"];
"1000143" [label="(Identifier,is_write)"];
"1000136" [label="(Identifier,iov)"];
"1000131" [label="(Identifier,len)"];
"1000132" [label="(Identifier,sz)"];
"1000106" [label="(MethodParameterIn,hwaddr pa)"];
"1000128" [label="(Block,)"];
"1000133" [label="(Call,iov[num_sg].iov_base = cpu_physical_memory_map(pa, &len, is_write))"];
"1000155" [label="(Identifier,pa)"];
"1000158" [label="(Identifier,len)"];
"1000123" [label="(Literal,\"virtio: zero sized buffers are not allowed\")"];
"1000140" [label="(Identifier,pa)"];
"1000168" [label="(MethodReturn,static void)"];
"1000144" [label="(Call,iov[num_sg].iov_len = len)"];
"1000130" [label="(Call,len = sz)"];
"1000151" -> "1000128"  [label="AST: "];
"1000151" -> "1000155"  [label="CFG: "];
"1000152" -> "1000151"  [label="AST: "];
"1000155" -> "1000151"  [label="AST: "];
"1000157" -> "1000151"  [label="CFG: "];
"1000151" -> "1000168"  [label="DDG: addr[num_sg]"];
"1000139" -> "1000151"  [label="DDG: pa"];
"1000106" -> "1000151"  [label="DDG: pa"];
"1000102" -> "1000151"  [label="DDG: addr"];
"1000139" -> "1000133"  [label="AST: "];
"1000139" -> "1000143"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000141" -> "1000139"  [label="AST: "];
"1000143" -> "1000139"  [label="AST: "];
"1000133" -> "1000139"  [label="CFG: "];
"1000139" -> "1000168"  [label="DDG: &len"];
"1000139" -> "1000168"  [label="DDG: is_write"];
"1000139" -> "1000133"  [label="DDG: pa"];
"1000139" -> "1000133"  [label="DDG: &len"];
"1000139" -> "1000133"  [label="DDG: is_write"];
"1000159" -> "1000139"  [label="DDG: pa"];
"1000106" -> "1000139"  [label="DDG: pa"];
"1000105" -> "1000139"  [label="DDG: is_write"];
"1000139" -> "1000159"  [label="DDG: pa"];
"1000159" -> "1000128"  [label="AST: "];
"1000159" -> "1000161"  [label="CFG: "];
"1000160" -> "1000159"  [label="AST: "];
"1000161" -> "1000159"  [label="AST: "];
"1000163" -> "1000159"  [label="CFG: "];
"1000159" -> "1000168"  [label="DDG: len"];
"1000159" -> "1000168"  [label="DDG: pa"];
"1000130" -> "1000159"  [label="DDG: len"];
"1000106" -> "1000159"  [label="DDG: pa"];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000136" -> "1000130"  [label="CFG: "];
"1000156" -> "1000130"  [label="DDG: sz"];
"1000119" -> "1000130"  [label="DDG: sz"];
"1000107" -> "1000130"  [label="DDG: sz"];
"1000130" -> "1000144"  [label="DDG: len"];
"1000130" -> "1000156"  [label="DDG: len"];
"1000156" -> "1000128"  [label="AST: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000158" -> "1000156"  [label="AST: "];
"1000160" -> "1000156"  [label="CFG: "];
"1000156" -> "1000168"  [label="DDG: sz"];
"1000107" -> "1000156"  [label="DDG: sz"];
"1000119" -> "1000156"  [label="DDG: sz"];
"1000107" -> "1000100"  [label="AST: "];
"1000107" -> "1000168"  [label="DDG: sz"];
"1000107" -> "1000119"  [label="DDG: sz"];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000120"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000123" -> "1000119"  [label="CFG: "];
"1000127" -> "1000119"  [label="CFG: "];
"1000119" -> "1000168"  [label="DDG: !sz"];
"1000119" -> "1000168"  [label="DDG: sz"];
"1000106" -> "1000100"  [label="AST: "];
"1000106" -> "1000168"  [label="DDG: pa"];
"1000105" -> "1000100"  [label="AST: "];
"1000105" -> "1000168"  [label="DDG: is_write"];
"1000102" -> "1000100"  [label="AST: "];
"1000102" -> "1000168"  [label="DDG: addr"];
}
