
Cygnini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000190  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ca0  08000190  08000190  00010190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e0  08007e30  08007e30  00017e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008310  08008310  00020048  2**0
                  CONTENTS
  4 .ARM          00000008  08008310  08008310  00018310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008318  08008318  00020048  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008318  08008318  00018318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008320  08008320  00018320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000048  20000000  08008328  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008230  20000048  08008370  00020048  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008278  08008370  00028278  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 12 .debug_info   000256d1  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000049bd  00000000  00000000  00045749  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017d8  00000000  00000000  0004a108  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001610  00000000  00000000  0004b8e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000bc67  00000000  00000000  0004cef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00007d01  00000000  00000000  00058b57  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00060858  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000060f8  00000000  00000000  000608d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000048 	.word	0x20000048
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e18 	.word	0x08007e18

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000004c 	.word	0x2000004c
 80001cc:	08007e18 	.word	0x08007e18

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b97a 	b.w	80004ec <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	468c      	mov	ip, r1
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	9e08      	ldr	r6, [sp, #32]
 800021c:	2b00      	cmp	r3, #0
 800021e:	d151      	bne.n	80002c4 <__udivmoddi4+0xb4>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d96d      	bls.n	8000302 <__udivmoddi4+0xf2>
 8000226:	fab2 fe82 	clz	lr, r2
 800022a:	f1be 0f00 	cmp.w	lr, #0
 800022e:	d00b      	beq.n	8000248 <__udivmoddi4+0x38>
 8000230:	f1ce 0c20 	rsb	ip, lr, #32
 8000234:	fa01 f50e 	lsl.w	r5, r1, lr
 8000238:	fa20 fc0c 	lsr.w	ip, r0, ip
 800023c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000240:	ea4c 0c05 	orr.w	ip, ip, r5
 8000244:	fa00 f40e 	lsl.w	r4, r0, lr
 8000248:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800024c:	0c25      	lsrs	r5, r4, #16
 800024e:	fbbc f8fa 	udiv	r8, ip, sl
 8000252:	fa1f f987 	uxth.w	r9, r7
 8000256:	fb0a cc18 	mls	ip, sl, r8, ip
 800025a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800025e:	fb08 f309 	mul.w	r3, r8, r9
 8000262:	42ab      	cmp	r3, r5
 8000264:	d90a      	bls.n	800027c <__udivmoddi4+0x6c>
 8000266:	19ed      	adds	r5, r5, r7
 8000268:	f108 32ff 	add.w	r2, r8, #4294967295
 800026c:	f080 8123 	bcs.w	80004b6 <__udivmoddi4+0x2a6>
 8000270:	42ab      	cmp	r3, r5
 8000272:	f240 8120 	bls.w	80004b6 <__udivmoddi4+0x2a6>
 8000276:	f1a8 0802 	sub.w	r8, r8, #2
 800027a:	443d      	add	r5, r7
 800027c:	1aed      	subs	r5, r5, r3
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb5 f0fa 	udiv	r0, r5, sl
 8000284:	fb0a 5510 	mls	r5, sl, r0, r5
 8000288:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800028c:	fb00 f909 	mul.w	r9, r0, r9
 8000290:	45a1      	cmp	r9, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x98>
 8000294:	19e4      	adds	r4, r4, r7
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295
 800029a:	f080 810a 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 800029e:	45a1      	cmp	r9, r4
 80002a0:	f240 8107 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	eba4 0409 	sub.w	r4, r4, r9
 80002ac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002b0:	2100      	movs	r1, #0
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	d061      	beq.n	800037a <__udivmoddi4+0x16a>
 80002b6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ba:	2300      	movs	r3, #0
 80002bc:	6034      	str	r4, [r6, #0]
 80002be:	6073      	str	r3, [r6, #4]
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d907      	bls.n	80002d8 <__udivmoddi4+0xc8>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	d054      	beq.n	8000376 <__udivmoddi4+0x166>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e886 0021 	stmia.w	r6, {r0, r5}
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	f040 808e 	bne.w	80003fe <__udivmoddi4+0x1ee>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xdc>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80fa 	bhi.w	80004e0 <__udivmoddi4+0x2d0>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0503 	sbc.w	r5, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	46ac      	mov	ip, r5
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d03f      	beq.n	800037a <__udivmoddi4+0x16a>
 80002fa:	e886 1010 	stmia.w	r6, {r4, ip}
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	b912      	cbnz	r2, 800030a <__udivmoddi4+0xfa>
 8000304:	2701      	movs	r7, #1
 8000306:	fbb7 f7f2 	udiv	r7, r7, r2
 800030a:	fab7 fe87 	clz	lr, r7
 800030e:	f1be 0f00 	cmp.w	lr, #0
 8000312:	d134      	bne.n	800037e <__udivmoddi4+0x16e>
 8000314:	1beb      	subs	r3, r5, r7
 8000316:	0c3a      	lsrs	r2, r7, #16
 8000318:	fa1f fc87 	uxth.w	ip, r7
 800031c:	2101      	movs	r1, #1
 800031e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000322:	0c25      	lsrs	r5, r4, #16
 8000324:	fb02 3318 	mls	r3, r2, r8, r3
 8000328:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800032c:	fb0c f308 	mul.w	r3, ip, r8
 8000330:	42ab      	cmp	r3, r5
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x134>
 8000334:	19ed      	adds	r5, r5, r7
 8000336:	f108 30ff 	add.w	r0, r8, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x132>
 800033c:	42ab      	cmp	r3, r5
 800033e:	f200 80d1 	bhi.w	80004e4 <__udivmoddi4+0x2d4>
 8000342:	4680      	mov	r8, r0
 8000344:	1aed      	subs	r5, r5, r3
 8000346:	b2a3      	uxth	r3, r4
 8000348:	fbb5 f0f2 	udiv	r0, r5, r2
 800034c:	fb02 5510 	mls	r5, r2, r0, r5
 8000350:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000354:	fb0c fc00 	mul.w	ip, ip, r0
 8000358:	45a4      	cmp	ip, r4
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x15c>
 800035c:	19e4      	adds	r4, r4, r7
 800035e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x15a>
 8000364:	45a4      	cmp	ip, r4
 8000366:	f200 80b8 	bhi.w	80004da <__udivmoddi4+0x2ca>
 800036a:	4618      	mov	r0, r3
 800036c:	eba4 040c 	sub.w	r4, r4, ip
 8000370:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000374:	e79d      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000376:	4631      	mov	r1, r6
 8000378:	4630      	mov	r0, r6
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	f1ce 0420 	rsb	r4, lr, #32
 8000382:	fa05 f30e 	lsl.w	r3, r5, lr
 8000386:	fa07 f70e 	lsl.w	r7, r7, lr
 800038a:	fa20 f804 	lsr.w	r8, r0, r4
 800038e:	0c3a      	lsrs	r2, r7, #16
 8000390:	fa25 f404 	lsr.w	r4, r5, r4
 8000394:	ea48 0803 	orr.w	r8, r8, r3
 8000398:	fbb4 f1f2 	udiv	r1, r4, r2
 800039c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003a0:	fb02 4411 	mls	r4, r2, r1, r4
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ac:	fb01 f30c 	mul.w	r3, r1, ip
 80003b0:	42ab      	cmp	r3, r5
 80003b2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1bc>
 80003b8:	19ed      	adds	r5, r5, r7
 80003ba:	f101 30ff 	add.w	r0, r1, #4294967295
 80003be:	f080 808a 	bcs.w	80004d6 <__udivmoddi4+0x2c6>
 80003c2:	42ab      	cmp	r3, r5
 80003c4:	f240 8087 	bls.w	80004d6 <__udivmoddi4+0x2c6>
 80003c8:	3902      	subs	r1, #2
 80003ca:	443d      	add	r5, r7
 80003cc:	1aeb      	subs	r3, r5, r3
 80003ce:	fa1f f588 	uxth.w	r5, r8
 80003d2:	fbb3 f0f2 	udiv	r0, r3, r2
 80003d6:	fb02 3310 	mls	r3, r2, r0, r3
 80003da:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003de:	fb00 f30c 	mul.w	r3, r0, ip
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d907      	bls.n	80003f6 <__udivmoddi4+0x1e6>
 80003e6:	19ed      	adds	r5, r5, r7
 80003e8:	f100 38ff 	add.w	r8, r0, #4294967295
 80003ec:	d26f      	bcs.n	80004ce <__udivmoddi4+0x2be>
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d96d      	bls.n	80004ce <__udivmoddi4+0x2be>
 80003f2:	3802      	subs	r0, #2
 80003f4:	443d      	add	r5, r7
 80003f6:	1aeb      	subs	r3, r5, r3
 80003f8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003fc:	e78f      	b.n	800031e <__udivmoddi4+0x10e>
 80003fe:	f1c1 0720 	rsb	r7, r1, #32
 8000402:	fa22 f807 	lsr.w	r8, r2, r7
 8000406:	408b      	lsls	r3, r1
 8000408:	fa05 f401 	lsl.w	r4, r5, r1
 800040c:	ea48 0303 	orr.w	r3, r8, r3
 8000410:	fa20 fe07 	lsr.w	lr, r0, r7
 8000414:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000418:	40fd      	lsrs	r5, r7
 800041a:	ea4e 0e04 	orr.w	lr, lr, r4
 800041e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000422:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000426:	fb0c 5519 	mls	r5, ip, r9, r5
 800042a:	fa1f f883 	uxth.w	r8, r3
 800042e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000432:	fb09 f408 	mul.w	r4, r9, r8
 8000436:	42ac      	cmp	r4, r5
 8000438:	fa02 f201 	lsl.w	r2, r2, r1
 800043c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x244>
 8000442:	18ed      	adds	r5, r5, r3
 8000444:	f109 30ff 	add.w	r0, r9, #4294967295
 8000448:	d243      	bcs.n	80004d2 <__udivmoddi4+0x2c2>
 800044a:	42ac      	cmp	r4, r5
 800044c:	d941      	bls.n	80004d2 <__udivmoddi4+0x2c2>
 800044e:	f1a9 0902 	sub.w	r9, r9, #2
 8000452:	441d      	add	r5, r3
 8000454:	1b2d      	subs	r5, r5, r4
 8000456:	fa1f fe8e 	uxth.w	lr, lr
 800045a:	fbb5 f0fc 	udiv	r0, r5, ip
 800045e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000462:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000466:	fb00 f808 	mul.w	r8, r0, r8
 800046a:	45a0      	cmp	r8, r4
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x26e>
 800046e:	18e4      	adds	r4, r4, r3
 8000470:	f100 35ff 	add.w	r5, r0, #4294967295
 8000474:	d229      	bcs.n	80004ca <__udivmoddi4+0x2ba>
 8000476:	45a0      	cmp	r8, r4
 8000478:	d927      	bls.n	80004ca <__udivmoddi4+0x2ba>
 800047a:	3802      	subs	r0, #2
 800047c:	441c      	add	r4, r3
 800047e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000482:	eba4 0408 	sub.w	r4, r4, r8
 8000486:	fba0 8902 	umull	r8, r9, r0, r2
 800048a:	454c      	cmp	r4, r9
 800048c:	46c6      	mov	lr, r8
 800048e:	464d      	mov	r5, r9
 8000490:	d315      	bcc.n	80004be <__udivmoddi4+0x2ae>
 8000492:	d012      	beq.n	80004ba <__udivmoddi4+0x2aa>
 8000494:	b156      	cbz	r6, 80004ac <__udivmoddi4+0x29c>
 8000496:	ebba 030e 	subs.w	r3, sl, lr
 800049a:	eb64 0405 	sbc.w	r4, r4, r5
 800049e:	fa04 f707 	lsl.w	r7, r4, r7
 80004a2:	40cb      	lsrs	r3, r1
 80004a4:	431f      	orrs	r7, r3
 80004a6:	40cc      	lsrs	r4, r1
 80004a8:	6037      	str	r7, [r6, #0]
 80004aa:	6074      	str	r4, [r6, #4]
 80004ac:	2100      	movs	r1, #0
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	4618      	mov	r0, r3
 80004b4:	e6f8      	b.n	80002a8 <__udivmoddi4+0x98>
 80004b6:	4690      	mov	r8, r2
 80004b8:	e6e0      	b.n	800027c <__udivmoddi4+0x6c>
 80004ba:	45c2      	cmp	sl, r8
 80004bc:	d2ea      	bcs.n	8000494 <__udivmoddi4+0x284>
 80004be:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c2:	eb69 0503 	sbc.w	r5, r9, r3
 80004c6:	3801      	subs	r0, #1
 80004c8:	e7e4      	b.n	8000494 <__udivmoddi4+0x284>
 80004ca:	4628      	mov	r0, r5
 80004cc:	e7d7      	b.n	800047e <__udivmoddi4+0x26e>
 80004ce:	4640      	mov	r0, r8
 80004d0:	e791      	b.n	80003f6 <__udivmoddi4+0x1e6>
 80004d2:	4681      	mov	r9, r0
 80004d4:	e7be      	b.n	8000454 <__udivmoddi4+0x244>
 80004d6:	4601      	mov	r1, r0
 80004d8:	e778      	b.n	80003cc <__udivmoddi4+0x1bc>
 80004da:	3802      	subs	r0, #2
 80004dc:	443c      	add	r4, r7
 80004de:	e745      	b.n	800036c <__udivmoddi4+0x15c>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e708      	b.n	80002f6 <__udivmoddi4+0xe6>
 80004e4:	f1a8 0802 	sub.w	r8, r8, #2
 80004e8:	443d      	add	r5, r7
 80004ea:	e72b      	b.n	8000344 <__udivmoddi4+0x134>

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <c12832_hal_spi_init>:

SPI_HandleTypeDef hspi2;



void c12832_hal_spi_init(){
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b088      	sub	sp, #32
 80004f4:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f6:	f107 030c 	add.w	r3, r7, #12
 80004fa:	2200      	movs	r2, #0
 80004fc:	601a      	str	r2, [r3, #0]
 80004fe:	605a      	str	r2, [r3, #4]
 8000500:	609a      	str	r2, [r3, #8]
 8000502:	60da      	str	r2, [r3, #12]
 8000504:	611a      	str	r2, [r3, #16]


    /* USER CODE END SPI2_MspInit 0 */
	/* Peripheral clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000506:	4a31      	ldr	r2, [pc, #196]	; (80005cc <c12832_hal_spi_init+0xdc>)
 8000508:	4b30      	ldr	r3, [pc, #192]	; (80005cc <c12832_hal_spi_init+0xdc>)
 800050a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800050c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000510:	6593      	str	r3, [r2, #88]	; 0x58
 8000512:	4b2e      	ldr	r3, [pc, #184]	; (80005cc <c12832_hal_spi_init+0xdc>)
 8000514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000516:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800051a:	60bb      	str	r3, [r7, #8]
 800051c:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800051e:	4a2b      	ldr	r2, [pc, #172]	; (80005cc <c12832_hal_spi_init+0xdc>)
 8000520:	4b2a      	ldr	r3, [pc, #168]	; (80005cc <c12832_hal_spi_init+0xdc>)
 8000522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000524:	f043 0302 	orr.w	r3, r3, #2
 8000528:	64d3      	str	r3, [r2, #76]	; 0x4c
 800052a:	4b28      	ldr	r3, [pc, #160]	; (80005cc <c12832_hal_spi_init+0xdc>)
 800052c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800052e:	f003 0302 	and.w	r3, r3, #2
 8000532:	607b      	str	r3, [r7, #4]
 8000534:	687b      	ldr	r3, [r7, #4]
	/**SPI2 GPIO Configuration
	PB13     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000536:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800053a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800053c:	2302      	movs	r3, #2
 800053e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000544:	2303      	movs	r3, #3
 8000546:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000548:	2305      	movs	r3, #5
 800054a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	4619      	mov	r1, r3
 8000552:	481f      	ldr	r0, [pc, #124]	; (80005d0 <c12832_hal_spi_init+0xe0>)
 8000554:	f001 fb44 	bl	8001be0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */


	  hspi2.Instance = SPI2;
 8000558:	4b1e      	ldr	r3, [pc, #120]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 800055a:	4a1f      	ldr	r2, [pc, #124]	; (80005d8 <c12832_hal_spi_init+0xe8>)
 800055c:	601a      	str	r2, [r3, #0]
	  hspi2.Init.Mode = SPI_MODE_MASTER;
 800055e:	4b1d      	ldr	r3, [pc, #116]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 8000560:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000564:	605a      	str	r2, [r3, #4]
	  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000566:	4b1b      	ldr	r3, [pc, #108]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 8000568:	2200      	movs	r2, #0
 800056a:	609a      	str	r2, [r3, #8]
	  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800056c:	4b19      	ldr	r3, [pc, #100]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 800056e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000572:	60da      	str	r2, [r3, #12]
	  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000574:	4b17      	ldr	r3, [pc, #92]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
	  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800057a:	4b16      	ldr	r3, [pc, #88]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 800057c:	2200      	movs	r2, #0
 800057e:	615a      	str	r2, [r3, #20]
	  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000580:	4b14      	ldr	r3, [pc, #80]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 8000582:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000586:	619a      	str	r2, [r3, #24]
	  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000588:	4b12      	ldr	r3, [pc, #72]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 800058a:	2228      	movs	r2, #40	; 0x28
 800058c:	61da      	str	r2, [r3, #28]
	  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800058e:	4b11      	ldr	r3, [pc, #68]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 8000590:	2200      	movs	r2, #0
 8000592:	621a      	str	r2, [r3, #32]
	  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000594:	4b0f      	ldr	r3, [pc, #60]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 8000596:	2200      	movs	r2, #0
 8000598:	625a      	str	r2, [r3, #36]	; 0x24
	  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800059a:	4b0e      	ldr	r3, [pc, #56]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 800059c:	2200      	movs	r2, #0
 800059e:	629a      	str	r2, [r3, #40]	; 0x28
	  hspi2.Init.CRCPolynomial = 7;
 80005a0:	4b0c      	ldr	r3, [pc, #48]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 80005a2:	2207      	movs	r2, #7
 80005a4:	62da      	str	r2, [r3, #44]	; 0x2c
	  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80005a6:	4b0b      	ldr	r3, [pc, #44]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	631a      	str	r2, [r3, #48]	; 0x30
	  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80005ac:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	635a      	str	r2, [r3, #52]	; 0x34
	  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80005b2:	4808      	ldr	r0, [pc, #32]	; (80005d4 <c12832_hal_spi_init+0xe4>)
 80005b4:	f003 fd3c 	bl	8004030 <HAL_SPI_Init>
 80005b8:	4603      	mov	r3, r0
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d001      	beq.n	80005c2 <c12832_hal_spi_init+0xd2>
	  {
	    Error_Handler();
 80005be:	f007 f8b7 	bl	8007730 <Error_Handler>
	  }

}
 80005c2:	bf00      	nop
 80005c4:	3720      	adds	r7, #32
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	40021000 	.word	0x40021000
 80005d0:	48000400 	.word	0x48000400
 80005d4:	20007f20 	.word	0x20007f20
 80005d8:	40003800 	.word	0x40003800

080005dc <c12832_hal_gpio_init>:


void c12832_hal_gpio_init(){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	; 0x28
 80005e0:	af00      	add	r7, sp, #0
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e2:	4a43      	ldr	r2, [pc, #268]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 80005e4:	4b42      	ldr	r3, [pc, #264]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 80005e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005e8:	f043 0304 	orr.w	r3, r3, #4
 80005ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005ee:	4b40      	ldr	r3, [pc, #256]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 80005f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f2:	f003 0304 	and.w	r3, r3, #4
 80005f6:	613b      	str	r3, [r7, #16]
 80005f8:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005fa:	4a3d      	ldr	r2, [pc, #244]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 80005fc:	4b3c      	ldr	r3, [pc, #240]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 80005fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000604:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000606:	4b3a      	ldr	r3, [pc, #232]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000608:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000612:	4a37      	ldr	r2, [pc, #220]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000614:	4b36      	ldr	r3, [pc, #216]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000618:	f043 0301 	orr.w	r3, r3, #1
 800061c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800061e:	4b34      	ldr	r3, [pc, #208]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	60bb      	str	r3, [r7, #8]
 8000628:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 800062a:	4a31      	ldr	r2, [pc, #196]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 800062c:	4b30      	ldr	r3, [pc, #192]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 800062e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000630:	f043 0302 	orr.w	r3, r3, #2
 8000634:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000636:	4b2e      	ldr	r3, [pc, #184]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000638:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800063a:	f003 0302 	and.w	r3, r3, #2
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000642:	4a2b      	ldr	r2, [pc, #172]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000644:	4b2a      	ldr	r3, [pc, #168]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000648:	f043 0308 	orr.w	r3, r3, #8
 800064c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800064e:	4b28      	ldr	r3, [pc, #160]	; (80006f0 <c12832_hal_gpio_init+0x114>)
 8000650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000652:	f003 0308 	and.w	r3, r3, #8
 8000656:	603b      	str	r3, [r7, #0]
 8000658:	683b      	ldr	r3, [r7, #0]


	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	2200      	movs	r2, #0
 8000660:	601a      	str	r2, [r3, #0]
 8000662:	605a      	str	r2, [r3, #4]
 8000664:	609a      	str	r2, [r3, #8]
 8000666:	60da      	str	r2, [r3, #12]
 8000668:	611a      	str	r2, [r3, #16]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOC, DISPLAY_NRESET_Pin|DISPLAY_A0_Pin, GPIO_PIN_RESET);
 800066a:	2200      	movs	r2, #0
 800066c:	2160      	movs	r1, #96	; 0x60
 800066e:	4821      	ldr	r0, [pc, #132]	; (80006f4 <c12832_hal_gpio_init+0x118>)
 8000670:	f001 fc4c 	bl	8001f0c <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(DISPLAY_NSEL_GPIO_Port, DISPLAY_NSEL_Pin, GPIO_PIN_RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800067a:	481f      	ldr	r0, [pc, #124]	; (80006f8 <c12832_hal_gpio_init+0x11c>)
 800067c:	f001 fc46 	bl	8001f0c <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(DISPLAY_BACKLIGHT_GPIO_Port, DISPLAY_BACKLIGHT_Pin, GPIO_PIN_RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000686:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800068a:	f001 fc3f 	bl	8001f0c <HAL_GPIO_WritePin>


	  /*Configure GPIO pins : DISPLAY_NRESET_Pin DISPLAY_A0_Pin */
	  GPIO_InitStruct.Pin = DISPLAY_NRESET_Pin|DISPLAY_A0_Pin;
 800068e:	2360      	movs	r3, #96	; 0x60
 8000690:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000692:	2301      	movs	r3, #1
 8000694:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000696:	2300      	movs	r3, #0
 8000698:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800069a:	2300      	movs	r3, #0
 800069c:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4619      	mov	r1, r3
 80006a4:	4813      	ldr	r0, [pc, #76]	; (80006f4 <c12832_hal_gpio_init+0x118>)
 80006a6:	f001 fa9b 	bl	8001be0 <HAL_GPIO_Init>

	  /*Configure GPIO pin : DISPLAY_NSEL_Pin */
	  GPIO_InitStruct.Pin = DISPLAY_NSEL_Pin;
 80006aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ae:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b0:	2301      	movs	r3, #1
 80006b2:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b8:	2300      	movs	r3, #0
 80006ba:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(DISPLAY_NSEL_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	480d      	ldr	r0, [pc, #52]	; (80006f8 <c12832_hal_gpio_init+0x11c>)
 80006c4:	f001 fa8c 	bl	8001be0 <HAL_GPIO_Init>

	  /*Configure GPIO pin : DISPLAY_BACKLIGHT_Pin */
	  GPIO_InitStruct.Pin = DISPLAY_BACKLIGHT_Pin;
 80006c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006cc:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ce:	2301      	movs	r3, #1
 80006d0:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d2:	2300      	movs	r3, #0
 80006d4:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d6:	2300      	movs	r3, #0
 80006d8:	623b      	str	r3, [r7, #32]
	  HAL_GPIO_Init(DISPLAY_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	4619      	mov	r1, r3
 80006e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006e4:	f001 fa7c 	bl	8001be0 <HAL_GPIO_Init>



}
 80006e8:	bf00      	nop
 80006ea:	3728      	adds	r7, #40	; 0x28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40021000 	.word	0x40021000
 80006f4:	48000800 	.word	0x48000800
 80006f8:	48000400 	.word	0x48000400

080006fc <c12832_hal_spi_write_read>:


int c12832_hal_spi_write_read (uint8_t *tx_data, uint8_t *rx_data, uint16_t lenght) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b084      	sub	sp, #16
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	4613      	mov	r3, r2
 8000708:	80fb      	strh	r3, [r7, #6]

	HAL_SPI_Transmit (&hspi2, tx_data, 1, 200);
 800070a:	23c8      	movs	r3, #200	; 0xc8
 800070c:	2201      	movs	r2, #1
 800070e:	68f9      	ldr	r1, [r7, #12]
 8000710:	4803      	ldr	r0, [pc, #12]	; (8000720 <c12832_hal_spi_write_read+0x24>)
 8000712:	f003 fd15 	bl	8004140 <HAL_SPI_Transmit>
		//DEBUG_MESSAGE_AND_EXIT_FAILURE

	return EXIT_SUCCESS;
 8000716:	2300      	movs	r3, #0

}
 8000718:	4618      	mov	r0, r3
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20007f20 	.word	0x20007f20

08000724 <graphic_lcd_clear_screen>:

#include "graphic_lcd.h"
#include "st7565r.h"
#include "font.h"

int graphic_lcd_clear_screen(void) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
	
	int i, j;
	
	for (i=0; i<LINE_COUNT; i++) {
 800072a:	2300      	movs	r3, #0
 800072c:	607b      	str	r3, [r7, #4]
 800072e:	e019      	b.n	8000764 <graphic_lcd_clear_screen+0x40>
		st7565r_set_page_address(i);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	b2db      	uxtb	r3, r3
 8000734:	4618      	mov	r0, r3
 8000736:	f000 f8cd 	bl	80008d4 <st7565r_set_page_address>
		st7565r_set_column_address(0);
 800073a:	2000      	movs	r0, #0
 800073c:	f000 f8de 	bl	80008fc <st7565r_set_column_address>
		st7565r_set_display_start_line_address(0);
 8000740:	2000      	movs	r0, #0
 8000742:	f000 f8f8 	bl	8000936 <st7565r_set_display_start_line_address>
		for (j=0; j<LINE_PIXEL_LENGHT + FONT_SIZE; j++)
 8000746:	2300      	movs	r3, #0
 8000748:	603b      	str	r3, [r7, #0]
 800074a:	e005      	b.n	8000758 <graphic_lcd_clear_screen+0x34>
			st7565r_write_data(0);
 800074c:	2000      	movs	r0, #0
 800074e:	f000 f881 	bl	8000854 <st7565r_write_data>
		for (j=0; j<LINE_PIXEL_LENGHT + FONT_SIZE; j++)
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	3301      	adds	r3, #1
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]
 800075a:	2b84      	cmp	r3, #132	; 0x84
 800075c:	ddf6      	ble.n	800074c <graphic_lcd_clear_screen+0x28>
	for (i=0; i<LINE_COUNT; i++) {
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	3301      	adds	r3, #1
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2b03      	cmp	r3, #3
 8000768:	dde2      	ble.n	8000730 <graphic_lcd_clear_screen+0xc>
	}
	
	return EXIT_SUCCESS;
 800076a:	2300      	movs	r3, #0
}
 800076c:	4618      	mov	r0, r3
 800076e:	3708      	adds	r7, #8
 8000770:	46bd      	mov	sp, r7
 8000772:	bd80      	pop	{r7, pc}

08000774 <graphic_lcd_write>:

int graphic_lcd_write(int line, int offset, char *text) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b086      	sub	sp, #24
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]

	int i, j;
	
	st7565r_set_page_address(line);
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 f8a5 	bl	80008d4 <st7565r_set_page_address>
	st7565r_set_column_address(offset + FONT_SIZE);
 800078a:	68bb      	ldr	r3, [r7, #8]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	3305      	adds	r3, #5
 8000790:	b2db      	uxtb	r3, r3
 8000792:	4618      	mov	r0, r3
 8000794:	f000 f8b2 	bl	80008fc <st7565r_set_column_address>
	
	for (i=0; i<strlen(text); i++) {
 8000798:	2300      	movs	r3, #0
 800079a:	617b      	str	r3, [r7, #20]
 800079c:	e01e      	b.n	80007dc <graphic_lcd_write+0x68>
	
		for (j=0; j<FONT_SIZE; j++) {
 800079e:	2300      	movs	r3, #0
 80007a0:	613b      	str	r3, [r7, #16]
 80007a2:	e012      	b.n	80007ca <graphic_lcd_write+0x56>
			st7565r_write_data(font_5x8_table[(((text[i] - ASCII_FONT_FIRST) * FONT_SIZE) + j)]);
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	4413      	add	r3, r2
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	f1a3 0220 	sub.w	r2, r3, #32
 80007b0:	4613      	mov	r3, r2
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	441a      	add	r2, r3
 80007b6:	693b      	ldr	r3, [r7, #16]
 80007b8:	4413      	add	r3, r2
 80007ba:	4a0e      	ldr	r2, [pc, #56]	; (80007f4 <graphic_lcd_write+0x80>)
 80007bc:	5cd3      	ldrb	r3, [r2, r3]
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 f848 	bl	8000854 <st7565r_write_data>
		for (j=0; j<FONT_SIZE; j++) {
 80007c4:	693b      	ldr	r3, [r7, #16]
 80007c6:	3301      	adds	r3, #1
 80007c8:	613b      	str	r3, [r7, #16]
 80007ca:	693b      	ldr	r3, [r7, #16]
 80007cc:	2b04      	cmp	r3, #4
 80007ce:	dde9      	ble.n	80007a4 <graphic_lcd_write+0x30>
		}
		st7565r_write_data(0);
 80007d0:	2000      	movs	r0, #0
 80007d2:	f000 f83f 	bl	8000854 <st7565r_write_data>
	for (i=0; i<strlen(text); i++) {
 80007d6:	697b      	ldr	r3, [r7, #20]
 80007d8:	3301      	adds	r3, #1
 80007da:	617b      	str	r3, [r7, #20]
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff fcf7 	bl	80001d0 <strlen>
 80007e2:	4602      	mov	r2, r0
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	429a      	cmp	r2, r3
 80007e8:	d8d9      	bhi.n	800079e <graphic_lcd_write+0x2a>
	}
		
	return EXIT_SUCCESS;
 80007ea:	2300      	movs	r3, #0
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3718      	adds	r7, #24
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	080080fc 	.word	0x080080fc

080007f8 <graphic_lcd_initialize>:

int graphic_lcd_initialize (void) {
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
	
	return st7565r_init ();
 80007fc:	f000 f8de 	bl	80009bc <st7565r_init>
 8000800:	4603      	mov	r3, r0
	
}
 8000802:	4618      	mov	r0, r3
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <st7565r_write_command>:
#include "C12832Port.h"


#define HUNDRED_MILLISECONDS  	(10 / portTICK_PERIOD_MS)

void st7565r_write_command(uint8_t command) {
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
	
		uint8_t tmp;

        DISPLAY_CHIP_SELECT_LOW;
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000818:	480c      	ldr	r0, [pc, #48]	; (800084c <st7565r_write_command+0x44>)
 800081a:	f001 fb77 	bl	8001f0c <HAL_GPIO_WritePin>
        DISPLAY_A0_LOW;
 800081e:	2200      	movs	r2, #0
 8000820:	2140      	movs	r1, #64	; 0x40
 8000822:	480b      	ldr	r0, [pc, #44]	; (8000850 <st7565r_write_command+0x48>)
 8000824:	f001 fb72 	bl	8001f0c <HAL_GPIO_WritePin>
        c12832_hal_spi_write_read (&command, &tmp, 1);
 8000828:	f107 010f 	add.w	r1, r7, #15
 800082c:	1dfb      	adds	r3, r7, #7
 800082e:	2201      	movs	r2, #1
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff ff63 	bl	80006fc <c12832_hal_spi_write_read>
        DISPLAY_CHIP_SELECT_HIGH;
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800083c:	4803      	ldr	r0, [pc, #12]	; (800084c <st7565r_write_command+0x44>)
 800083e:	f001 fb65 	bl	8001f0c <HAL_GPIO_WritePin>
}
 8000842:	bf00      	nop
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	48000400 	.word	0x48000400
 8000850:	48000800 	.word	0x48000800

08000854 <st7565r_write_data>:

void st7565r_write_data(uint8_t data) {
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
	
		uint8_t tmp;

        DISPLAY_CHIP_SELECT_LOW;
 800085e:	2200      	movs	r2, #0
 8000860:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000864:	480e      	ldr	r0, [pc, #56]	; (80008a0 <st7565r_write_data+0x4c>)
 8000866:	f001 fb51 	bl	8001f0c <HAL_GPIO_WritePin>
        DISPLAY_A0_HIGH;
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	; 0x40
 800086e:	480d      	ldr	r0, [pc, #52]	; (80008a4 <st7565r_write_data+0x50>)
 8000870:	f001 fb4c 	bl	8001f0c <HAL_GPIO_WritePin>
        c12832_hal_spi_write_read (&data, &tmp, 1);
 8000874:	f107 010f 	add.w	r1, r7, #15
 8000878:	1dfb      	adds	r3, r7, #7
 800087a:	2201      	movs	r2, #1
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff ff3d 	bl	80006fc <c12832_hal_spi_write_read>
        DISPLAY_A0_LOW;
 8000882:	2200      	movs	r2, #0
 8000884:	2140      	movs	r1, #64	; 0x40
 8000886:	4807      	ldr	r0, [pc, #28]	; (80008a4 <st7565r_write_data+0x50>)
 8000888:	f001 fb40 	bl	8001f0c <HAL_GPIO_WritePin>
        DISPLAY_CHIP_SELECT_HIGH;
 800088c:	2201      	movs	r2, #1
 800088e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000892:	4803      	ldr	r0, [pc, #12]	; (80008a0 <st7565r_write_data+0x4c>)
 8000894:	f001 fb3a 	bl	8001f0c <HAL_GPIO_WritePin>
}
 8000898:	bf00      	nop
 800089a:	3710      	adds	r7, #16
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	48000400 	.word	0x48000400
 80008a4:	48000800 	.word	0x48000800

080008a8 <st7565r_hard_reset>:
 *
 * This functions will reset the LCD controller by setting the reset pin low.
 * \note this funtions should not be confused with the \ref st7565r_soft_reset()
 * function, this command will control the RST pin.
 */
void st7565r_hard_reset(void) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
	
        DISPLAY_RESET_LOW;
 80008ac:	2200      	movs	r2, #0
 80008ae:	2120      	movs	r1, #32
 80008b0:	4807      	ldr	r0, [pc, #28]	; (80008d0 <st7565r_hard_reset+0x28>)
 80008b2:	f001 fb2b 	bl	8001f0c <HAL_GPIO_WritePin>
        vTaskDelay (HUNDRED_MILLISECONDS);
 80008b6:	200a      	movs	r0, #10
 80008b8:	f005 fb7c 	bl	8005fb4 <vTaskDelay>
        DISPLAY_RESET_HIGH;
 80008bc:	2201      	movs	r2, #1
 80008be:	2120      	movs	r1, #32
 80008c0:	4803      	ldr	r0, [pc, #12]	; (80008d0 <st7565r_hard_reset+0x28>)
 80008c2:	f001 fb23 	bl	8001f0c <HAL_GPIO_WritePin>
        vTaskDelay (HUNDRED_MILLISECONDS);
 80008c6:	200a      	movs	r0, #10
 80008c8:	f005 fb74 	bl	8005fb4 <vTaskDelay>
}
 80008cc:	bf00      	nop
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	48000800 	.word	0x48000800

080008d4 <st7565r_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
void st7565r_set_page_address(uint8_t address)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b082      	sub	sp, #8
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	71fb      	strb	r3, [r7, #7]
        // Make sure that the address is 4 bits (only 8 pages)
        address &= 0x0F;
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	f003 030f 	and.w	r3, r3, #15
 80008e4:	71fb      	strb	r3, [r7, #7]
        st7565r_write_command(ST7565R_CMD_PAGE_ADDRESS_SET(address));
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	4618      	mov	r0, r3
 80008f0:	f7ff ff8a 	bl	8000808 <st7565r_write_command>
}
 80008f4:	bf00      	nop
 80008f6:	3708      	adds	r7, #8
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}

080008fc <st7565r_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
void st7565r_set_column_address(uint8_t address)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
        // Make sure the address is 7 bits
        address &= 0x7F;
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800090c:	71fb      	strb	r3, [r7, #7]
        st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_MSB(address >> 4));
 800090e:	79fb      	ldrb	r3, [r7, #7]
 8000910:	091b      	lsrs	r3, r3, #4
 8000912:	b2db      	uxtb	r3, r3
 8000914:	f043 0310 	orr.w	r3, r3, #16
 8000918:	b2db      	uxtb	r3, r3
 800091a:	4618      	mov	r0, r3
 800091c:	f7ff ff74 	bl	8000808 <st7565r_write_command>
        st7565r_write_command(ST7565R_CMD_COLUMN_ADDRESS_SET_LSB(address & 0x0F));
 8000920:	79fb      	ldrb	r3, [r7, #7]
 8000922:	f003 030f 	and.w	r3, r3, #15
 8000926:	b2db      	uxtb	r3, r3
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ff6d 	bl	8000808 <st7565r_write_command>
}
 800092e:	bf00      	nop
 8000930:	3708      	adds	r7, #8
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <st7565r_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the LCD.
 */
void st7565r_set_display_start_line_address(uint8_t address)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	4603      	mov	r3, r0
 800093e:	71fb      	strb	r3, [r7, #7]
        // Make sure address is 6 bits
        address &= 0x3F;
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000946:	71fb      	strb	r3, [r7, #7]
        st7565r_write_command(ST7565R_CMD_START_LINE_SET(address));
 8000948:	79fb      	ldrb	r3, [r7, #7]
 800094a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800094e:	b2db      	uxtb	r3, r3
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff ff59 	bl	8000808 <st7565r_write_command>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}

0800095e <st7565r_display_on>:
 * \brief Turn the LCD display on
 *
 * This function will turn on the LCD.
 */
void st7565r_display_on(void)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	af00      	add	r7, sp, #0
        st7565r_write_command(ST7565R_CMD_DISPLAY_ON);
 8000962:	20af      	movs	r0, #175	; 0xaf
 8000964:	f7ff ff50 	bl	8000808 <st7565r_write_command>
}
 8000968:	bf00      	nop
 800096a:	bd80      	pop	{r7, pc}

0800096c <st7565r_set_contrast>:
 *                 the LCD.
 *
 * \retval contrast the contrast value written to the LCD controller
 */
uint8_t st7565r_set_contrast(uint8_t contrast)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	71fb      	strb	r3, [r7, #7]
        if (contrast < ST7565R_DISPLAY_CONTRAST_MIN) {
 8000976:	79fb      	ldrb	r3, [r7, #7]
 8000978:	2b1d      	cmp	r3, #29
 800097a:	d801      	bhi.n	8000980 <st7565r_set_contrast+0x14>
                contrast = ST7565R_DISPLAY_CONTRAST_MIN;
 800097c:	231e      	movs	r3, #30
 800097e:	71fb      	strb	r3, [r7, #7]
        }
        if (contrast > ST7565R_DISPLAY_CONTRAST_MAX) {
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	2b28      	cmp	r3, #40	; 0x28
 8000984:	d901      	bls.n	800098a <st7565r_set_contrast+0x1e>
                contrast = ST7565R_DISPLAY_CONTRAST_MAX;
 8000986:	2328      	movs	r3, #40	; 0x28
 8000988:	71fb      	strb	r3, [r7, #7]
        }
        st7565r_write_command(ST7565R_CMD_ELECTRONIC_VOLUME_MODE_SET);
 800098a:	2081      	movs	r0, #129	; 0x81
 800098c:	f7ff ff3c 	bl	8000808 <st7565r_write_command>
        st7565r_write_command(ST7565R_CMD_ELECTRONIC_VOLUME(contrast));
 8000990:	79fb      	ldrb	r3, [r7, #7]
 8000992:	43db      	mvns	r3, r3
 8000994:	b2db      	uxtb	r3, r3
 8000996:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800099a:	b2db      	uxtb	r3, r3
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff ff33 	bl	8000808 <st7565r_write_command>
        return contrast;
 80009a2:	79fb      	ldrb	r3, [r7, #7]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3708      	adds	r7, #8
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <st7565r_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the LCD
 *
 */
void st7565r_display_invert_disable(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
        st7565r_write_command(ST7565R_CMD_DISPLAY_NORMAL);
 80009b0:	20a6      	movs	r0, #166	; 0xa6
 80009b2:	f7ff ff29 	bl	8000808 <st7565r_write_command>
}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
	...

080009bc <st7565r_init>:

int st7565r_init(void) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
	
        // Do a hard reset of the LCD display controller
        st7565r_hard_reset();
 80009c0:	f7ff ff72 	bl	80008a8 <st7565r_hard_reset>

        // Set the A0 pin to the default state (command)
        DISPLAY_A0_LOW;
 80009c4:	2200      	movs	r2, #0
 80009c6:	2140      	movs	r1, #64	; 0x40
 80009c8:	4810      	ldr	r0, [pc, #64]	; (8000a0c <st7565r_init+0x50>)
 80009ca:	f001 fa9f 	bl	8001f0c <HAL_GPIO_WritePin>

        // The column address
        st7565r_write_command(ST7565R_CMD_ADC_NORMAL);
 80009ce:	20a0      	movs	r0, #160	; 0xa0
 80009d0:	f7ff ff1a 	bl	8000808 <st7565r_write_command>

        // Non-inverted display
        st7565r_display_invert_disable();
 80009d4:	f7ff ffea 	bl	80009ac <st7565r_display_invert_disable>

        // The common mode scan direction
        st7565r_write_command(ST7565R_CMD_REVERSE_SCAN_DIRECTION);
 80009d8:	20c8      	movs	r0, #200	; 0xc8
 80009da:	f7ff ff15 	bl	8000808 <st7565r_write_command>

        // Set the voltage bias ratio to 1/6
        st7565r_write_command(ST7565R_CMD_LCD_BIAS_1_DIV_6_DUTY33);
 80009de:	20a2      	movs	r0, #162	; 0xa2
 80009e0:	f7ff ff12 	bl	8000808 <st7565r_write_command>

        // Set booster circuit, voltage regulator and voltage follower all to on
        st7565r_write_command(ST7565R_CMD_POWER_CTRL_ALL_ON);
 80009e4:	202f      	movs	r0, #47	; 0x2f
 80009e6:	f7ff ff0f 	bl	8000808 <st7565r_write_command>

        // Set the booster ratio to 2X,3X,4X
        st7565r_write_command(ST7565R_CMD_BOOSTER_RATIO_SET);
 80009ea:	20f8      	movs	r0, #248	; 0xf8
 80009ec:	f7ff ff0c 	bl	8000808 <st7565r_write_command>
        st7565r_write_command(ST7565R_CMD_BOOSTER_RATIO_2X_3X_4X);
 80009f0:	2000      	movs	r0, #0
 80009f2:	f7ff ff09 	bl	8000808 <st7565r_write_command>

        // Set voltage resistor ratio to 1
        st7565r_write_command(ST7565R_CMD_VOLTAGE_RESISTOR_RATIO_1);
 80009f6:	2021      	movs	r0, #33	; 0x21
 80009f8:	f7ff ff06 	bl	8000808 <st7565r_write_command>

        /* Set contrast to min value, no need to check return value as the contrast
        is set to the defined min*/
        st7565r_set_contrast(ST7565R_DISPLAY_CONTRAST_MIN);
 80009fc:	201e      	movs	r0, #30
 80009fe:	f7ff ffb5 	bl	800096c <st7565r_set_contrast>

        // Turn on the display
        st7565r_display_on();
 8000a02:	f7ff ffac 	bl	800095e <st7565r_display_on>
		
		return EXIT_SUCCESS;
 8000a06:	2300      	movs	r3, #0
}
 8000a08:	4618      	mov	r0, r3
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	48000800 	.word	0x48000800

08000a10 <NRF24L01p_ResetConfigValues>:

bool NRF24L01p_drFlag, NRF24L01p_dsFlag, NRF24L01p_mrFlag;



void NRF24L01p_ResetConfigValues(NRF24L01p_RadioConfig_t *_RadioConfig, NRF24L01p_RxPipeConfig_t *_RxPipeConfig){
 8000a10:	b5b0      	push	{r4, r5, r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
    NRF24L01p_port_Initialize();
 8000a1a:	f000 fe49 	bl	80016b0 <NRF24L01p_port_Initialize>
    //ResetConfigValues(_RadioConfig, _RxPipeConfig);


    NRF24L01p_port_write_Pin_CE(0);
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f000 fe8c 	bl	800173c <NRF24L01p_port_write_Pin_CE>
    NRF24L01p_port_write_Pin_CSN(0);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f000 fe9b 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>

    NRF24L01p_port_DelayMs(_NRF24L01P_TIMING_PowerOnReset_ms);
 8000a2a:	2064      	movs	r0, #100	; 0x64
 8000a2c:	f000 ff50 	bl	80018d0 <NRF24L01p_port_DelayMs>

    NRF24L01p_RadioMode(NRF24L01P_MODE_POWER_DOWN);
 8000a30:	2001      	movs	r0, #1
 8000a32:	f000 f8db 	bl	8000bec <NRF24L01p_RadioMode>
    NRF24L01p_RadioMode(NRF24L01P_MODE_RX);
 8000a36:	2003      	movs	r0, #3
 8000a38:	f000 f8d8 	bl	8000bec <NRF24L01p_RadioMode>

    NRF24L01p_clear_data_ready_flag();
 8000a3c:	f000 fce2 	bl	8001404 <NRF24L01p_clear_data_ready_flag>
    NRF24L01p_flush_rx();
 8000a40:	f000 fb49 	bl	80010d6 <NRF24L01p_flush_rx>
    NRF24L01p_flush_tx();
 8000a44:	f000 fb32 	bl	80010ac <NRF24L01p_flush_tx>

    uint8_t status_rst_val = 0x70;//reset status
 8000a48:	2370      	movs	r3, #112	; 0x70
 8000a4a:	72fb      	strb	r3, [r7, #11]
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_STATUS, &status_rst_val,1);
 8000a4c:	f107 030b 	add.w	r3, r7, #11
 8000a50:	2201      	movs	r2, #1
 8000a52:	4619      	mov	r1, r3
 8000a54:	2007      	movs	r0, #7
 8000a56:	f000 fac2 	bl	8000fde <NRF24L01p_write_register_buffer>
    uint8_t config_rst_val = 0x0b;//reset config
 8000a5a:	230b      	movs	r3, #11
 8000a5c:	72bb      	strb	r3, [r7, #10]
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_CONFIG, &config_rst_val,1);
 8000a5e:	f107 030a 	add.w	r3, r7, #10
 8000a62:	2201      	movs	r2, #1
 8000a64:	4619      	mov	r1, r3
 8000a66:	2000      	movs	r0, #0
 8000a68:	f000 fab9 	bl	8000fde <NRF24L01p_write_register_buffer>


    RadioConfig.DataReadyInterruptEnabled = _RadioConfig->DataReadyInterruptEnabled;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	781a      	ldrb	r2, [r3, #0]
 8000a70:	4b5c      	ldr	r3, [pc, #368]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000a72:	701a      	strb	r2, [r3, #0]
    RadioConfig.DataSentInterruptFlagEnabled = _RadioConfig->DataSentInterruptFlagEnabled;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	785a      	ldrb	r2, [r3, #1]
 8000a78:	4b5a      	ldr	r3, [pc, #360]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000a7a:	705a      	strb	r2, [r3, #1]
    RadioConfig.MaxRetryInterruptFlagEnabled = _RadioConfig->MaxRetryInterruptFlagEnabled;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	789a      	ldrb	r2, [r3, #2]
 8000a80:	4b58      	ldr	r3, [pc, #352]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000a82:	709a      	strb	r2, [r3, #2]
    RadioConfig.Crc = _RadioConfig->Crc;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	78da      	ldrb	r2, [r3, #3]
 8000a88:	4b56      	ldr	r3, [pc, #344]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000a8a:	70da      	strb	r2, [r3, #3]
    RadioConfig.AutoReTransmissionCount = _RadioConfig->AutoReTransmissionCount;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	791a      	ldrb	r2, [r3, #4]
 8000a90:	4b54      	ldr	r3, [pc, #336]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000a92:	711a      	strb	r2, [r3, #4]
    RadioConfig.AutoReTransmitDelayX250us = _RadioConfig->AutoReTransmitDelayX250us;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	795a      	ldrb	r2, [r3, #5]
 8000a98:	4b52      	ldr	r3, [pc, #328]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000a9a:	715a      	strb	r2, [r3, #5]
    RadioConfig.frequencyOffset = _RadioConfig->frequencyOffset;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	799a      	ldrb	r2, [r3, #6]
 8000aa0:	4b50      	ldr	r3, [pc, #320]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000aa2:	719a      	strb	r2, [r3, #6]
    RadioConfig.datarate = _RadioConfig->datarate;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	79da      	ldrb	r2, [r3, #7]
 8000aa8:	4b4e      	ldr	r3, [pc, #312]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000aaa:	71da      	strb	r2, [r3, #7]
    RadioConfig.RfPower = _RadioConfig->RfPower;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	7a1a      	ldrb	r2, [r3, #8]
 8000ab0:	4b4c      	ldr	r3, [pc, #304]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000ab2:	721a      	strb	r2, [r3, #8]
    RadioConfig.PllLock = _RadioConfig->PllLock;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	7a5a      	ldrb	r2, [r3, #9]
 8000ab8:	4b4a      	ldr	r3, [pc, #296]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000aba:	725a      	strb	r2, [r3, #9]
    RadioConfig.ContWaveEnabled = _RadioConfig->ContWaveEnabled;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	7a9a      	ldrb	r2, [r3, #10]
 8000ac0:	4b48      	ldr	r3, [pc, #288]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000ac2:	729a      	strb	r2, [r3, #10]
    RadioConfig.FeatureDynamicPayloadEnabled = _RadioConfig->FeatureDynamicPayloadEnabled;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	7ada      	ldrb	r2, [r3, #11]
 8000ac8:	4b46      	ldr	r3, [pc, #280]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000aca:	72da      	strb	r2, [r3, #11]
    RadioConfig.FeaturePayloadWithAckEnabled = _RadioConfig->FeaturePayloadWithAckEnabled;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7b1a      	ldrb	r2, [r3, #12]
 8000ad0:	4b44      	ldr	r3, [pc, #272]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000ad2:	731a      	strb	r2, [r3, #12]
    RadioConfig.FeatureDynamicPayloadWithNoAckEnabled = _RadioConfig->FeatureDynamicPayloadWithNoAckEnabled;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	7b5a      	ldrb	r2, [r3, #13]
 8000ad8:	4b42      	ldr	r3, [pc, #264]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000ada:	735a      	strb	r2, [r3, #13]

	int i;
    for(i=0;i<6;i++){
 8000adc:	2300      	movs	r3, #0
 8000ade:	60fb      	str	r3, [r7, #12]
 8000ae0:	e019      	b.n	8000b16 <NRF24L01p_ResetConfigValues+0x106>
        RxPipeConfig[i] = _RxPipeConfig[i];
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	4613      	mov	r3, r2
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	4413      	add	r3, r2
 8000aea:	00db      	lsls	r3, r3, #3
 8000aec:	461a      	mov	r2, r3
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	1898      	adds	r0, r3, r2
 8000af2:	493d      	ldr	r1, [pc, #244]	; (8000be8 <NRF24L01p_ResetConfigValues+0x1d8>)
 8000af4:	68fa      	ldr	r2, [r7, #12]
 8000af6:	4613      	mov	r3, r2
 8000af8:	005b      	lsls	r3, r3, #1
 8000afa:	4413      	add	r3, r2
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	440b      	add	r3, r1
 8000b00:	461c      	mov	r4, r3
 8000b02:	4605      	mov	r5, r0
 8000b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b08:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000b0c:	e884 0003 	stmia.w	r4, {r0, r1}
    for(i=0;i<6;i++){
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	3301      	adds	r3, #1
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	2b05      	cmp	r3, #5
 8000b1a:	dde2      	ble.n	8000ae2 <NRF24L01p_ResetConfigValues+0xd2>
    }


    NRF24L01p_enable_dynamic_payload(RadioConfig.FeatureDynamicPayloadEnabled);
 8000b1c:	4b31      	ldr	r3, [pc, #196]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000b1e:	7adb      	ldrb	r3, [r3, #11]
 8000b20:	4618      	mov	r0, r3
 8000b22:	f000 fd5c 	bl	80015de <NRF24L01p_enable_dynamic_payload>
    NRF24L01p_enable_payload_with_ack(RadioConfig.FeaturePayloadWithAckEnabled);
 8000b26:	4b2f      	ldr	r3, [pc, #188]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000b28:	7b1b      	ldrb	r3, [r3, #12]
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 fd7a 	bl	8001624 <NRF24L01p_enable_payload_with_ack>
    NRF24L01p_enable_dynamic_payload_with_no_ack(RadioConfig.FeatureDynamicPayloadWithNoAckEnabled);
 8000b30:	4b2c      	ldr	r3, [pc, #176]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000b32:	7b5b      	ldrb	r3, [r3, #13]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 fd98 	bl	800166a <NRF24L01p_enable_dynamic_payload_with_no_ack>
    NRF24L01p_set_auto_retransmission_count(RadioConfig.AutoReTransmissionCount);
 8000b3a:	4b2a      	ldr	r3, [pc, #168]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000b3c:	791b      	ldrb	r3, [r3, #4]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 fbdf 	bl	8001302 <NRF24L01p_set_auto_retransmission_count>
    NRF24L01p_set_auto_retransmission_delay(RadioConfig.AutoReTransmitDelayX250us);
 8000b44:	4b27      	ldr	r3, [pc, #156]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000b46:	795b      	ldrb	r3, [r3, #5]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f000 fbf5 	bl	8001338 <NRF24L01p_set_auto_retransmission_delay>
    NRF24L01p_set_DataRate(RadioConfig.datarate);
 8000b4e:	4b25      	ldr	r3, [pc, #148]	; (8000be4 <NRF24L01p_ResetConfigValues+0x1d4>)
 8000b50:	79db      	ldrb	r3, [r3, #7]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f000 fc0f 	bl	8001376 <NRF24L01p_set_DataRate>

    for(i=0;i<6;i++){
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]
 8000b5c:	e03a      	b.n	8000bd4 <NRF24L01p_ResetConfigValues+0x1c4>
    	NRF24L01p_enable_rx_on_pipe((NRF24L01p_pipe_t)i,RxPipeConfig[i].PipeEnabled );
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	b2d8      	uxtb	r0, r3
 8000b62:	4921      	ldr	r1, [pc, #132]	; (8000be8 <NRF24L01p_ResetConfigValues+0x1d8>)
 8000b64:	68fa      	ldr	r2, [r7, #12]
 8000b66:	4613      	mov	r3, r2
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	4413      	add	r3, r2
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	440b      	add	r3, r1
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	4619      	mov	r1, r3
 8000b74:	f000 fb8b 	bl	800128e <NRF24L01p_enable_rx_on_pipe>
    	NRF24L01p_enable_auto_ack((NRF24L01p_pipe_t)i,RxPipeConfig[i].autoAckEnabled );
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	b2d8      	uxtb	r0, r3
 8000b7c:	491a      	ldr	r1, [pc, #104]	; (8000be8 <NRF24L01p_ResetConfigValues+0x1d8>)
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	4613      	mov	r3, r2
 8000b82:	005b      	lsls	r3, r3, #1
 8000b84:	4413      	add	r3, r2
 8000b86:	00db      	lsls	r3, r3, #3
 8000b88:	440b      	add	r3, r1
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	4619      	mov	r1, r3
 8000b90:	f000 fb43 	bl	800121a <NRF24L01p_enable_auto_ack>
    	NRF24L01p_enable_dynamic_payload_pipe((NRF24L01p_pipe_t)i,RxPipeConfig[i].dynamicPayloadEnabled);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	b2d8      	uxtb	r0, r3
 8000b98:	4913      	ldr	r1, [pc, #76]	; (8000be8 <NRF24L01p_ResetConfigValues+0x1d8>)
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	005b      	lsls	r3, r3, #1
 8000ba0:	4413      	add	r3, r2
 8000ba2:	00db      	lsls	r3, r3, #3
 8000ba4:	440b      	add	r3, r1
 8000ba6:	3311      	adds	r3, #17
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	4619      	mov	r1, r3
 8000bac:	f000 fce3 	bl	8001576 <NRF24L01p_enable_dynamic_payload_pipe>
    	NRF24L01p_set_RX_pipe_address((NRF24L01p_pipe_t)i,RxPipeConfig[i].address);
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	b2d8      	uxtb	r0, r3
 8000bb4:	490c      	ldr	r1, [pc, #48]	; (8000be8 <NRF24L01p_ResetConfigValues+0x1d8>)
 8000bb6:	68fa      	ldr	r2, [r7, #12]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	4413      	add	r3, r2
 8000bbe:	00db      	lsls	r3, r3, #3
 8000bc0:	440b      	add	r3, r1
 8000bc2:	3308      	adds	r3, #8
 8000bc4:	cb18      	ldmia	r3, {r3, r4}
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	4623      	mov	r3, r4
 8000bca:	f000 fc35 	bl	8001438 <NRF24L01p_set_RX_pipe_address>
    for(i=0;i<6;i++){
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2b05      	cmp	r3, #5
 8000bd8:	ddc1      	ble.n	8000b5e <NRF24L01p_ResetConfigValues+0x14e>
    }
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bdb0      	pop	{r4, r5, r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20007f8c 	.word	0x20007f8c
 8000be8:	20007fb0 	.word	0x20007fb0

08000bec <NRF24L01p_RadioMode>:

void NRF24L01p_RadioMode(NRF24L01p_RadioState_t mode){
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	71fb      	strb	r3, [r7, #7]
    switch(mode){
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	2b03      	cmp	r3, #3
 8000bfc:	d84e      	bhi.n	8000c9c <NRF24L01p_RadioMode+0xb0>
 8000bfe:	a201      	add	r2, pc, #4	; (adr r2, 8000c04 <NRF24L01p_RadioMode+0x18>)
 8000c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c04:	08000c15 	.word	0x08000c15
 8000c08:	08000c27 	.word	0x08000c27
 8000c0c:	08000c4b 	.word	0x08000c4b
 8000c10:	08000c71 	.word	0x08000c71
        case NRF24L01P_MODE_POWER_DOWN: {
        	NRF24L01p_power_down();
 8000c14:	f000 fad4 	bl	80011c0 <NRF24L01p_power_down>
            NRF24L01p_port_write_Pin_CE(0);
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f000 fd8f 	bl	800173c <NRF24L01p_port_write_Pin_CE>
            RadioState = NRF24L01P_MODE_POWER_DOWN;
 8000c1e:	4b21      	ldr	r3, [pc, #132]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c20:	2201      	movs	r2, #1
 8000c22:	701a      	strb	r2, [r3, #0]
            break;
 8000c24:	e03a      	b.n	8000c9c <NRF24L01p_RadioMode+0xb0>
        }
        case NRF24L01P_MODE_STANDBY: {
            if(RadioState == NRF24L01P_MODE_POWER_DOWN){
 8000c26:	4b1f      	ldr	r3, [pc, #124]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d106      	bne.n	8000c3c <NRF24L01p_RadioMode+0x50>
            	NRF24L01p_power_up();
 8000c2e:	f000 fab8 	bl	80011a2 <NRF24L01p_power_up>
                    NRF24L01p_port_DelayUs(_NRF24L01P_TIMING_Tpd2stby_us);
 8000c32:	f241 1094 	movw	r0, #4500	; 0x1194
 8000c36:	f000 fe57 	bl	80018e8 <NRF24L01p_port_DelayUs>
 8000c3a:	e002      	b.n	8000c42 <NRF24L01p_RadioMode+0x56>
            }
            else{
                    NRF24L01p_port_write_Pin_CE(0);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 fd7d 	bl	800173c <NRF24L01p_port_write_Pin_CE>
            }
            RadioState = NRF24L01P_MODE_STANDBY;
 8000c42:	4b18      	ldr	r3, [pc, #96]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c44:	2202      	movs	r2, #2
 8000c46:	701a      	strb	r2, [r3, #0]
            break;
 8000c48:	e028      	b.n	8000c9c <NRF24L01p_RadioMode+0xb0>
        }
        case NRF24L01P_MODE_RX: {
            if(RadioState != NRF24L01P_MODE_RX){
 8000c4a:	4b16      	ldr	r3, [pc, #88]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	2b03      	cmp	r3, #3
 8000c50:	d021      	beq.n	8000c96 <NRF24L01p_RadioMode+0xaa>
                NRF24L01p_port_write_Pin_CE(0);
 8000c52:	2000      	movs	r0, #0
 8000c54:	f000 fd72 	bl	800173c <NRF24L01p_port_write_Pin_CE>
                NRF24L01p_rx_mode();
 8000c58:	f000 fac1 	bl	80011de <NRF24L01p_rx_mode>
                NRF24L01p_port_write_Pin_CE(1);
 8000c5c:	2001      	movs	r0, #1
 8000c5e:	f000 fd6d 	bl	800173c <NRF24L01p_port_write_Pin_CE>
                NRF24L01p_port_DelayUs(_NRF24L01P_TIMING_Tstby2a_us);
 8000c62:	2082      	movs	r0, #130	; 0x82
 8000c64:	f000 fe40 	bl	80018e8 <NRF24L01p_port_DelayUs>
                RadioState = NRF24L01P_MODE_RX;
 8000c68:	4b0e      	ldr	r3, [pc, #56]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c6a:	2203      	movs	r2, #3
 8000c6c:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000c6e:	e012      	b.n	8000c96 <NRF24L01p_RadioMode+0xaa>
        }
        case NRF24L01P_MODE_TX: {
            if(RadioState != NRF24L01P_MODE_TX){
 8000c70:	4b0c      	ldr	r3, [pc, #48]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b04      	cmp	r3, #4
 8000c76:	d010      	beq.n	8000c9a <NRF24L01p_RadioMode+0xae>
                NRF24L01p_port_write_Pin_CE(0);
 8000c78:	2000      	movs	r0, #0
 8000c7a:	f000 fd5f 	bl	800173c <NRF24L01p_port_write_Pin_CE>
                NRF24L01p_tx_mode();
 8000c7e:	f000 fabd 	bl	80011fc <NRF24L01p_tx_mode>
                NRF24L01p_port_write_Pin_CE(1);
 8000c82:	2001      	movs	r0, #1
 8000c84:	f000 fd5a 	bl	800173c <NRF24L01p_port_write_Pin_CE>
                NRF24L01p_port_DelayUs(_NRF24L01P_TIMING_Tstby2a_us);
 8000c88:	2082      	movs	r0, #130	; 0x82
 8000c8a:	f000 fe2d 	bl	80018e8 <NRF24L01p_port_DelayUs>
                RadioState = NRF24L01P_MODE_TX;
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <NRF24L01p_RadioMode+0xb8>)
 8000c90:	2204      	movs	r2, #4
 8000c92:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000c94:	e001      	b.n	8000c9a <NRF24L01p_RadioMode+0xae>
            break;
 8000c96:	bf00      	nop
 8000c98:	e000      	b.n	8000c9c <NRF24L01p_RadioMode+0xb0>
            break;
 8000c9a:	bf00      	nop
        }
    }
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20007f88 	.word	0x20007f88

08000ca8 <NRF24L01p_readable>:


bool NRF24L01p_readable(){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    //return (NRF24L01p_get_data_ready_flag() || !NRF24L01p_get_fifo_flag_rx_empty())&& (NRF24L01p_get_rx_payload_pipe() != 7)  ;
	return (!NRF24L01p_get_fifo_flag_rx_empty()) ;
 8000cac:	f000 fc54 	bl	8001558 <NRF24L01p_get_fifo_flag_rx_empty>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	bf14      	ite	ne
 8000cb6:	2301      	movne	r3, #1
 8000cb8:	2300      	moveq	r3, #0
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	f083 0301 	eor.w	r3, r3, #1
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	b2db      	uxtb	r3, r3

}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <NRF24L01p_writePayload>:
bool NRF24L01p_readableOnPipe(NRF24L01p_pipe_t pipe){

}


NRF24L01p_ErrorStatus_t NRF24L01p_writePayload(NRF24L01p_Payload_t *payload){
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	NRF24L01p_ErrorStatus_t error;
	NRF24L01p_set_TX_pipe_address(payload->address);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	cb18      	ldmia	r3, {r3, r4}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	4621      	mov	r1, r4
 8000cdc:	f000 fbf4 	bl	80014c8 <NRF24L01p_set_TX_pipe_address>
    if(payload->UseAck == 1){
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	7d5b      	ldrb	r3, [r3, #21]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00a      	beq.n	8000cfe <NRF24L01p_writePayload+0x32>
    	NRF24L01p_write_tx_payload(payload->data,payload->length);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	68da      	ldr	r2, [r3, #12]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4610      	mov	r0, r2
 8000cf4:	f000 f9bb 	bl	800106e <NRF24L01p_write_tx_payload>
    	error = NRF24L01P_SUCCESS;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	73fb      	strb	r3, [r7, #15]
 8000cfc:	e010      	b.n	8000d20 <NRF24L01p_writePayload+0x54>
    }else{
        if(RadioConfig.FeatureDynamicPayloadWithNoAckEnabled == 1){
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <NRF24L01p_writePayload+0x60>)
 8000d00:	7b5b      	ldrb	r3, [r3, #13]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d00a      	beq.n	8000d1c <NRF24L01p_writePayload+0x50>
        	NRF24L01p_write_tx_payload_noack(payload->data,payload->length);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	68da      	ldr	r2, [r3, #12]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	691b      	ldr	r3, [r3, #16]
 8000d0e:	4619      	mov	r1, r3
 8000d10:	4610      	mov	r0, r2
 8000d12:	f000 fa11 	bl	8001138 <NRF24L01p_write_tx_payload_noack>
        	error = NRF24L01P_SUCCESS;
 8000d16:	2301      	movs	r3, #1
 8000d18:	73fb      	strb	r3, [r7, #15]
 8000d1a:	e001      	b.n	8000d20 <NRF24L01p_writePayload+0x54>
        }
        else{
        	error = NRF24L01P_ERROR;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	73fb      	strb	r3, [r7, #15]
        }
    }
    return error;
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd90      	pop	{r4, r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20007f8c 	.word	0x20007f8c

08000d30 <NRF24L01p_readPayload>:

NRF24L01p_ErrorStatus_t NRF24L01p_writeAckPayload(NRF24L01p_Payload_t *payload){
	NRF24L01p_write_ack_payload(payload->pipe, payload->data, payload->length);
	return NRF24L01P_SUCCESS;
}
NRF24L01p_ErrorStatus_t NRF24L01p_readPayload(NRF24L01p_Payload_t *payload){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
    NRF24L01p_ErrorStatus_t error;
    payload->pipe = NRF24L01p_get_rx_payload_pipe();
 8000d38:	f000 fb73 	bl	8001422 <NRF24L01p_get_rx_payload_pipe>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	461a      	mov	r2, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	721a      	strb	r2, [r3, #8]

    if(payload->pipe>=0 && payload->pipe<=5){
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	7a1b      	ldrb	r3, [r3, #8]
 8000d48:	2b05      	cmp	r3, #5
 8000d4a:	d824      	bhi.n	8000d96 <NRF24L01p_readPayload+0x66>
        if(RadioConfig.FeatureDynamicPayloadEnabled == 1){
 8000d4c:	4b14      	ldr	r3, [pc, #80]	; (8000da0 <NRF24L01p_readPayload+0x70>)
 8000d4e:	7adb      	ldrb	r3, [r3, #11]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d006      	beq.n	8000d62 <NRF24L01p_readPayload+0x32>
            payload->length = NRF24L01p_read_rx_payload_width();
 8000d54:	f000 f9d4 	bl	8001100 <NRF24L01p_read_rx_payload_width>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	611a      	str	r2, [r3, #16]
 8000d60:	e008      	b.n	8000d74 <NRF24L01p_readPayload+0x44>
        }else{
            payload->length = NRF24L01p_get_RX_pipe_width(payload->pipe);
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	7a1b      	ldrb	r3, [r3, #8]
 8000d66:	4618      	mov	r0, r3
 8000d68:	f000 fbe0 	bl	800152c <NRF24L01p_get_RX_pipe_width>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	461a      	mov	r2, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	611a      	str	r2, [r3, #16]
        }


        if(payload->length <= 32){
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	691b      	ldr	r3, [r3, #16]
 8000d78:	2b20      	cmp	r3, #32
 8000d7a:	d80a      	bhi.n	8000d92 <NRF24L01p_readPayload+0x62>
        	NRF24L01p_read_rx_payload(payload->data,payload->length);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	68da      	ldr	r2, [r3, #12]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	691b      	ldr	r3, [r3, #16]
 8000d84:	4619      	mov	r1, r3
 8000d86:	4610      	mov	r0, r2
 8000d88:	f000 f952 	bl	8001030 <NRF24L01p_read_rx_payload>
            error = NRF24L01P_SUCCESS;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	73fb      	strb	r3, [r7, #15]
 8000d90:	e001      	b.n	8000d96 <NRF24L01p_readPayload+0x66>
        }
        else{
            error = NRF24L01P_ERROR;
 8000d92:	2300      	movs	r3, #0
 8000d94:	73fb      	strb	r3, [r7, #15]
        }

    }
    return error;
 8000d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3710      	adds	r7, #16
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20007f8c 	.word	0x20007f8c

08000da4 <NRF24L01p_TransmitPayload>:


NRF24L01p_ErrorStatus_t NRF24L01p_TransmitPayload(NRF24L01p_Payload_t *payload){
 8000da4:	b590      	push	{r4, r7, lr}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
    NRF24L01p_ErrorStatus_t error;
    NRF24L01p_RadioState_t originalState = RadioState;
 8000dac:	4b4f      	ldr	r3, [pc, #316]	; (8000eec <NRF24L01p_TransmitPayload+0x148>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	73bb      	strb	r3, [r7, #14]
    NRF24L01p_RadioMode(NRF24L01P_MODE_STANDBY);
 8000db2:	2002      	movs	r0, #2
 8000db4:	f7ff ff1a 	bl	8000bec <NRF24L01p_RadioMode>




    if(TxPipeAddress != payload->address){
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000dbe:	4b4c      	ldr	r3, [pc, #304]	; (8000ef0 <NRF24L01p_TransmitPayload+0x14c>)
 8000dc0:	cb18      	ldmia	r3, {r3, r4}
 8000dc2:	42a2      	cmp	r2, r4
 8000dc4:	bf08      	it	eq
 8000dc6:	4299      	cmpeq	r1, r3
 8000dc8:	d00a      	beq.n	8000de0 <NRF24L01p_TransmitPayload+0x3c>
    	NRF24L01p_set_TX_pipe_address(payload->address);
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	cb18      	ldmia	r3, {r3, r4}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	4621      	mov	r1, r4
 8000dd2:	f000 fb79 	bl	80014c8 <NRF24L01p_set_TX_pipe_address>
	    TxPipeAddress = payload->address;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	cb18      	ldmia	r3, {r3, r4}
 8000dda:	4a45      	ldr	r2, [pc, #276]	; (8000ef0 <NRF24L01p_TransmitPayload+0x14c>)
 8000ddc:	e882 0018 	stmia.w	r2, {r3, r4}
    }



    if(payload->UseAck){
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	7d5b      	ldrb	r3, [r3, #21]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d069      	beq.n	8000ebc <NRF24L01p_TransmitPayload+0x118>
    	if(RxPipeConfig[PIPE_P0].autoAckEnabled == 0){
 8000de8:	4b42      	ldr	r3, [pc, #264]	; (8000ef4 <NRF24L01p_TransmitPayload+0x150>)
 8000dea:	785b      	ldrb	r3, [r3, #1]
 8000dec:	f083 0301 	eor.w	r3, r3, #1
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d003      	beq.n	8000dfe <NRF24L01p_TransmitPayload+0x5a>
			NRF24L01p_enable_auto_ack(PIPE_P0, 1);
 8000df6:	2101      	movs	r1, #1
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f000 fa0e 	bl	800121a <NRF24L01p_enable_auto_ack>
		}
		if(RxPipeConfig[PIPE_P0].PipeEnabled == 0){
 8000dfe:	4b3d      	ldr	r3, [pc, #244]	; (8000ef4 <NRF24L01p_TransmitPayload+0x150>)
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	f083 0301 	eor.w	r3, r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d003      	beq.n	8000e14 <NRF24L01p_TransmitPayload+0x70>
			NRF24L01p_enable_rx_on_pipe(PIPE_P0, 1);
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	2000      	movs	r0, #0
 8000e10:	f000 fa3d 	bl	800128e <NRF24L01p_enable_rx_on_pipe>
		}
		NRF24L01p_set_RX_pipe_address(PIPE_P0, payload->address);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	cb18      	ldmia	r3, {r3, r4}
 8000e18:	461a      	mov	r2, r3
 8000e1a:	4623      	mov	r3, r4
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f000 fb0b 	bl	8001438 <NRF24L01p_set_RX_pipe_address>


		NRF24L01p_writePayload(payload);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f7ff ff52 	bl	8000ccc <NRF24L01p_writePayload>
		NRF24L01p_clear_data_sent_flag();
 8000e28:	f000 fadd 	bl	80013e6 <NRF24L01p_clear_data_sent_flag>
		NRF24L01p_clear_max_retry_flag();
 8000e2c:	f000 fabe 	bl	80013ac <NRF24L01p_clear_max_retry_flag>
		payload->GotAck = 0;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		while(1){
			NRF24L01p_RadioMode(NRF24L01P_MODE_TX);
 8000e38:	2004      	movs	r0, #4
 8000e3a:	f7ff fed7 	bl	8000bec <NRF24L01p_RadioMode>
			NRF24L01p_RadioMode(NRF24L01P_MODE_STANDBY);
 8000e3e:	2002      	movs	r0, #2
 8000e40:	f7ff fed4 	bl	8000bec <NRF24L01p_RadioMode>


			uint8_t status = NRF24L01p_get_status();
 8000e44:	f000 f997 	bl	8001176 <NRF24L01p_get_status>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	737b      	strb	r3, [r7, #13]


			if( (status & (_NRF24L01P_STATUS_TX_DS))  &&   (status & (_NRF24L01P_STATUS_RX_DR))   ){
 8000e4c:	7b7b      	ldrb	r3, [r7, #13]
 8000e4e:	f003 0320 	and.w	r3, r3, #32
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d012      	beq.n	8000e7c <NRF24L01p_TransmitPayload+0xd8>
 8000e56:	7b7b      	ldrb	r3, [r7, #13]
 8000e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d00d      	beq.n	8000e7c <NRF24L01p_TransmitPayload+0xd8>
					//printf("ACK with PAYLOAD\r\n");
					NRF24L01p_clear_data_sent_flag();
 8000e60:	f000 fac1 	bl	80013e6 <NRF24L01p_clear_data_sent_flag>
					NRF24L01p_clear_data_ready_flag();
 8000e64:	f000 face 	bl	8001404 <NRF24L01p_clear_data_ready_flag>
					error = NRF24L01P_SUCCESS;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	73fb      	strb	r3, [r7, #15]
					NRF24L01p_readPayload(payload);
 8000e6c:	6878      	ldr	r0, [r7, #4]
 8000e6e:	f7ff ff5f 	bl	8000d30 <NRF24L01p_readPayload>
					payload->GotAck = 1;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2201      	movs	r2, #1
 8000e76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					break;
 8000e7a:	e02e      	b.n	8000eda <NRF24L01p_TransmitPayload+0x136>
			}
			else if( (status & (_NRF24L01P_STATUS_TX_DS))  &&   !(status & (_NRF24L01P_STATUS_RX_DR))   ){
 8000e7c:	7b7b      	ldrb	r3, [r7, #13]
 8000e7e:	f003 0320 	and.w	r3, r3, #32
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d010      	beq.n	8000ea8 <NRF24L01p_TransmitPayload+0x104>
 8000e86:	7b7b      	ldrb	r3, [r7, #13]
 8000e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d10b      	bne.n	8000ea8 <NRF24L01p_TransmitPayload+0x104>
				//printf("ACK ONLY\r\n");
				NRF24L01p_clear_data_sent_flag();
 8000e90:	f000 faa9 	bl	80013e6 <NRF24L01p_clear_data_sent_flag>
				error = NRF24L01P_SUCCESS;
 8000e94:	2301      	movs	r3, #1
 8000e96:	73fb      	strb	r3, [r7, #15]
				payload->GotAck = 1;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				payload->length = 0;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
				break;
 8000ea6:	e018      	b.n	8000eda <NRF24L01p_TransmitPayload+0x136>
			}

			else if((status & (_NRF24L01P_STATUS_MAX_RT))){
 8000ea8:	7b7b      	ldrb	r3, [r7, #13]
 8000eaa:	f003 0310 	and.w	r3, r3, #16
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0c2      	beq.n	8000e38 <NRF24L01p_TransmitPayload+0x94>
				NRF24L01p_clear_max_retry_flag();
 8000eb2:	f000 fa7b 	bl	80013ac <NRF24L01p_clear_max_retry_flag>
				error = NRF24L01P_ERROR;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	73fb      	strb	r3, [r7, #15]
				break;
 8000eba:	e00e      	b.n	8000eda <NRF24L01p_TransmitPayload+0x136>
			}
		}
    }else{

		while(1){
			NRF24L01p_RadioMode(NRF24L01P_MODE_TX);
 8000ebc:	2004      	movs	r0, #4
 8000ebe:	f7ff fe95 	bl	8000bec <NRF24L01p_RadioMode>
			NRF24L01p_RadioMode(NRF24L01P_MODE_STANDBY);
 8000ec2:	2002      	movs	r0, #2
 8000ec4:	f7ff fe92 	bl	8000bec <NRF24L01p_RadioMode>

			if(NRF24L01p_get_data_sent_flag()){
 8000ec8:	f000 fa7f 	bl	80013ca <NRF24L01p_get_data_sent_flag>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d0f4      	beq.n	8000ebc <NRF24L01p_TransmitPayload+0x118>
				NRF24L01p_clear_data_sent_flag();
 8000ed2:	f000 fa88 	bl	80013e6 <NRF24L01p_clear_data_sent_flag>
				error = NRF24L01P_SUCCESS;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	73fb      	strb	r3, [r7, #15]

    }



    NRF24L01p_RadioMode(originalState);
 8000eda:	7bbb      	ldrb	r3, [r7, #14]
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fe85 	bl	8000bec <NRF24L01p_RadioMode>
    return error;
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]


}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3714      	adds	r7, #20
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd90      	pop	{r4, r7, pc}
 8000eec:	20007f88 	.word	0x20007f88
 8000ef0:	20007fa0 	.word	0x20007fa0
 8000ef4:	20007fb0 	.word	0x20007fb0

08000ef8 <NRF24L01p_read_register>:

#include "NRF24L01pDriver.h"



uint8_t NRF24L01p_read_register(uint8_t address){
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_port_write_Pin_CSN(0);
 8000f02:	2000      	movs	r0, #0
 8000f04:	f000 fc2c 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = address&_NRF24L01P_REG_ADDRESS_MASK;
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	73fb      	strb	r3, [r7, #15]


    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8000f12:	f107 010f 	add.w	r1, r7, #15
 8000f16:	f107 030f 	add.w	r3, r7, #15
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f000 fcbf 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8000f22:	f107 010f 	add.w	r1, r7, #15
 8000f26:	f107 030f 	add.w	r3, r7, #15
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f000 fcb7 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>

    //port_SPI_Transcieve(&temp, 1);
    //port_SPI_Transcieve(&temp, 1);
    NRF24L01p_port_write_Pin_CSN(1);
 8000f32:	2001      	movs	r0, #1
 8000f34:	f000 fc14 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    return temp;
 8000f38:	7bfb      	ldrb	r3, [r7, #15]

}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <NRF24L01p_read_register_buffer>:
void NRF24L01p_read_register_buffer(uint8_t address, uint8_t *dataout, int len){
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b086      	sub	sp, #24
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	4603      	mov	r3, r0
 8000f4a:	60b9      	str	r1, [r7, #8]
 8000f4c:	607a      	str	r2, [r7, #4]
 8000f4e:	73fb      	strb	r3, [r7, #15]
    NRF24L01p_port_write_Pin_CSN(0);
 8000f50:	2000      	movs	r0, #0
 8000f52:	f000 fc05 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = address&_NRF24L01P_REG_ADDRESS_MASK;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	f003 031f 	and.w	r3, r3, #31
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	75fb      	strb	r3, [r7, #23]
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8000f60:	f107 0117 	add.w	r1, r7, #23
 8000f64:	f107 0317 	add.w	r3, r7, #23
 8000f68:	2201      	movs	r2, #1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 fc98 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(dataout, dataout,len);
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	461a      	mov	r2, r3
 8000f74:	68b9      	ldr	r1, [r7, #8]
 8000f76:	68b8      	ldr	r0, [r7, #8]
 8000f78:	f000 fc92 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    //port_SPI_Transcieve(&temp, 1);
    //port_SPI_Transcieve(dataout, len);
    NRF24L01p_port_write_Pin_CSN(1);
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	f000 fbef 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <NRF24L01p_write_register>:
void NRF24L01p_write_register(uint8_t address, uint8_t datain){
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b084      	sub	sp, #16
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	4603      	mov	r3, r0
 8000f92:	460a      	mov	r2, r1
 8000f94:	71fb      	strb	r3, [r7, #7]
 8000f96:	4613      	mov	r3, r2
 8000f98:	71bb      	strb	r3, [r7, #6]
    NRF24L01p_port_write_Pin_CSN(0);
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f000 fbe0 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (( _NRF24L01P_SPI_CMD_WR_REG | (address&(_NRF24L01P_REG_ADDRESS_MASK))));
 8000fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa4:	f003 031f 	and.w	r3, r3, #31
 8000fa8:	b25b      	sxtb	r3, r3
 8000faa:	f043 0320 	orr.w	r3, r3, #32
 8000fae:	b25b      	sxtb	r3, r3
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	73fb      	strb	r3, [r7, #15]
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8000fb4:	f107 010f 	add.w	r1, r7, #15
 8000fb8:	f107 030f 	add.w	r3, r7, #15
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f000 fc6e 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(&datain, &datain,1);
 8000fc4:	1db9      	adds	r1, r7, #6
 8000fc6:	1dbb      	adds	r3, r7, #6
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f000 fc68 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    //port_SPI_Transcieve(&temp, 1);
    //port_SPI_Transcieve(&datain, 1);
    NRF24L01p_port_write_Pin_CSN(1);
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	f000 fbc5 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <NRF24L01p_write_register_buffer>:
void NRF24L01p_write_register_buffer(uint8_t address, uint8_t *datain, int len){
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	73fb      	strb	r3, [r7, #15]
    NRF24L01p_port_write_Pin_CSN(0);
 8000fec:	2000      	movs	r0, #0
 8000fee:	f000 fbb7 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (( _NRF24L01P_SPI_CMD_WR_REG | (address&(_NRF24L01P_REG_ADDRESS_MASK))));
 8000ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff6:	f003 031f 	and.w	r3, r3, #31
 8000ffa:	b25b      	sxtb	r3, r3
 8000ffc:	f043 0320 	orr.w	r3, r3, #32
 8001000:	b25b      	sxtb	r3, r3
 8001002:	b2db      	uxtb	r3, r3
 8001004:	75fb      	strb	r3, [r7, #23]
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8001006:	f107 0117 	add.w	r1, r7, #23
 800100a:	f107 0317 	add.w	r3, r7, #23
 800100e:	2201      	movs	r2, #1
 8001010:	4618      	mov	r0, r3
 8001012:	f000 fc45 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(datain, datain,len);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	461a      	mov	r2, r3
 800101a:	68b9      	ldr	r1, [r7, #8]
 800101c:	68b8      	ldr	r0, [r7, #8]
 800101e:	f000 fc3f 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    //port_SPI_Transcieve(&temp, 1);
    //port_SPI_Transcieve(datain, len);
    NRF24L01p_port_write_Pin_CSN(1);
 8001022:	2001      	movs	r0, #1
 8001024:	f000 fb9c 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 8001028:	bf00      	nop
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <NRF24L01p_read_rx_payload>:
void NRF24L01p_read_rx_payload(uint8_t *dataout, int pay_len){
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
    NRF24L01p_port_write_Pin_CSN(0);
 800103a:	2000      	movs	r0, #0
 800103c:	f000 fb90 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_RD_RX_PAYLOAD);
 8001040:	2361      	movs	r3, #97	; 0x61
 8001042:	73fb      	strb	r3, [r7, #15]

    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8001044:	f107 010f 	add.w	r1, r7, #15
 8001048:	f107 030f 	add.w	r3, r7, #15
 800104c:	2201      	movs	r2, #1
 800104e:	4618      	mov	r0, r3
 8001050:	f000 fc26 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(dataout,dataout,pay_len);
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	461a      	mov	r2, r3
 8001058:	6879      	ldr	r1, [r7, #4]
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f000 fc20 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>

    //port_SPI_Transcieve(&temp,1);
    //port_SPI_Transcieve(dataout,pay_len);
    NRF24L01p_port_write_Pin_CSN(1);
 8001060:	2001      	movs	r0, #1
 8001062:	f000 fb7d 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <NRF24L01p_write_tx_payload>:
void NRF24L01p_write_tx_payload(uint8_t *datain, int pay_len){
 800106e:	b580      	push	{r7, lr}
 8001070:	b084      	sub	sp, #16
 8001072:	af00      	add	r7, sp, #0
 8001074:	6078      	str	r0, [r7, #4]
 8001076:	6039      	str	r1, [r7, #0]
    NRF24L01p_port_write_Pin_CSN(0);
 8001078:	2000      	movs	r0, #0
 800107a:	f000 fb71 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_WR_TX_PAYLOAD);
 800107e:	23a0      	movs	r3, #160	; 0xa0
 8001080:	73fb      	strb	r3, [r7, #15]

    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8001082:	f107 010f 	add.w	r1, r7, #15
 8001086:	f107 030f 	add.w	r3, r7, #15
 800108a:	2201      	movs	r2, #1
 800108c:	4618      	mov	r0, r3
 800108e:	f000 fc07 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(datain,datain,pay_len);
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	6879      	ldr	r1, [r7, #4]
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 fc01 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>

    //port_SPI_Transcieve(&temp,1);
    //port_SPI_Transcieve(datain,pay_len);
    NRF24L01p_port_write_Pin_CSN(1);
 800109e:	2001      	movs	r0, #1
 80010a0:	f000 fb5e 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <NRF24L01p_flush_tx>:
void NRF24L01p_flush_tx(){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
    NRF24L01p_port_write_Pin_CSN(0);
 80010b2:	2000      	movs	r0, #0
 80010b4:	f000 fb54 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_FLUSH_TX);
 80010b8:	23e1      	movs	r3, #225	; 0xe1
 80010ba:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 80010bc:	1df9      	adds	r1, r7, #7
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	2201      	movs	r2, #1
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 fbec 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    //port_SPI_Transcieve(&temp,1);
    NRF24L01p_port_write_Pin_CSN(1);
 80010c8:	2001      	movs	r0, #1
 80010ca:	f000 fb49 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <NRF24L01p_flush_rx>:
void NRF24L01p_flush_rx(){
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
    NRF24L01p_port_write_Pin_CSN(0);
 80010dc:	2000      	movs	r0, #0
 80010de:	f000 fb3f 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_FLUSH_RX);
 80010e2:	23e2      	movs	r3, #226	; 0xe2
 80010e4:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 80010e6:	1df9      	adds	r1, r7, #7
 80010e8:	1dfb      	adds	r3, r7, #7
 80010ea:	2201      	movs	r2, #1
 80010ec:	4618      	mov	r0, r3
 80010ee:	f000 fbd7 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    //port_SPI_Transcieve(&temp,1);
    NRF24L01p_port_write_Pin_CSN(1);
 80010f2:	2001      	movs	r0, #1
 80010f4:	f000 fb34 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 80010f8:	bf00      	nop
 80010fa:	3708      	adds	r7, #8
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}

08001100 <NRF24L01p_read_rx_payload_width>:
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
    //port_SPI_Transcieve(&temp,1);

    NRF24L01p_port_write_Pin_CSN(1);
}
int NRF24L01p_read_rx_payload_width(){
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
    NRF24L01p_port_write_Pin_CSN(0);
 8001106:	2000      	movs	r0, #0
 8001108:	f000 fb2a 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_R_RX_PL_WID);
 800110c:	2360      	movs	r3, #96	; 0x60
 800110e:	71fb      	strb	r3, [r7, #7]

    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 8001110:	1df9      	adds	r1, r7, #7
 8001112:	1dfb      	adds	r3, r7, #7
 8001114:	2201      	movs	r2, #1
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fbc2 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 800111c:	1df9      	adds	r1, r7, #7
 800111e:	1dfb      	adds	r3, r7, #7
 8001120:	2201      	movs	r2, #1
 8001122:	4618      	mov	r0, r3
 8001124:	f000 fbbc 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>

    //port_SPI_Transcieve(&temp,1);
    //port_SPI_Transcieve(&temp,1);
    NRF24L01p_port_write_Pin_CSN(1);
 8001128:	2001      	movs	r0, #1
 800112a:	f000 fb19 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    return temp;
 800112e:	79fb      	ldrb	r3, [r7, #7]
}
 8001130:	4618      	mov	r0, r3
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <NRF24L01p_write_tx_payload_noack>:
    NRF24L01p_port_SPI_Transcieve(datain, datain, pay_len);
    //port_SPI_Transcieve(&temp,1);
    //port_SPI_Transcieve(datain,pay_len);
    NRF24L01p_port_write_Pin_CSN(1);
}
void NRF24L01p_write_tx_payload_noack(uint8_t *datain, int pay_len){
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	6039      	str	r1, [r7, #0]
    NRF24L01p_port_write_Pin_CSN(0);
 8001142:	2000      	movs	r0, #0
 8001144:	f000 fb0c 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_W_TX_PYLD_NO_ACK);
 8001148:	23b0      	movs	r3, #176	; 0xb0
 800114a:	73fb      	strb	r3, [r7, #15]

    NRF24L01p_port_SPI_Transcieve(&temp, &temp,1);
 800114c:	f107 010f 	add.w	r1, r7, #15
 8001150:	f107 030f 	add.w	r3, r7, #15
 8001154:	2201      	movs	r2, #1
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fba2 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    NRF24L01p_port_SPI_Transcieve(datain, datain, pay_len);
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	461a      	mov	r2, r3
 8001160:	6879      	ldr	r1, [r7, #4]
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f000 fb9c 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>

    //port_SPI_Transcieve(&temp,1);
    //port_SPI_Transcieve(datain,pay_len);
    NRF24L01p_port_write_Pin_CSN(1);
 8001168:	2001      	movs	r0, #1
 800116a:	f000 faf9 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}

08001176 <NRF24L01p_get_status>:
uint8_t NRF24L01p_get_status(){
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
    NRF24L01p_port_write_Pin_CSN(0);
 800117c:	2000      	movs	r0, #0
 800117e:	f000 faef 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    uint8_t temp = (_NRF24L01P_SPI_CMD_NOP );
 8001182:	23ff      	movs	r3, #255	; 0xff
 8001184:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_port_SPI_Transcieve(&temp, &temp, 1);
 8001186:	1df9      	adds	r1, r7, #7
 8001188:	1dfb      	adds	r3, r7, #7
 800118a:	2201      	movs	r2, #1
 800118c:	4618      	mov	r0, r3
 800118e:	f000 fb87 	bl	80018a0 <NRF24L01p_port_SPI_Transcieve>
    //port_SPI_Transcieve(&temp,1);
    NRF24L01p_port_write_Pin_CSN(1);
 8001192:	2001      	movs	r0, #1
 8001194:	f000 fae4 	bl	8001760 <NRF24L01p_port_write_Pin_CSN>
    return temp;
 8001198:	79fb      	ldrb	r3, [r7, #7]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <NRF24L01p_power_up>:





void NRF24L01p_power_up(){
 80011a2:	b580      	push	{r7, lr}
 80011a4:	af00      	add	r7, sp, #0
	NRF24L01p_write_register(_NRF24L01P_REG_CONFIG,NRF24L01p_read_register(_NRF24L01P_REG_CONFIG) | _NRF24L01P_CONFIG_PWR_UP);
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff fea6 	bl	8000ef8 <NRF24L01p_read_register>
 80011ac:	4603      	mov	r3, r0
 80011ae:	f043 0302 	orr.w	r3, r3, #2
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	4619      	mov	r1, r3
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff fee7 	bl	8000f8a <NRF24L01p_write_register>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <NRF24L01p_power_down>:
void NRF24L01p_power_down(){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	NRF24L01p_write_register(_NRF24L01P_REG_CONFIG,NRF24L01p_read_register(_NRF24L01P_REG_CONFIG) & ~_NRF24L01P_CONFIG_PWR_UP);
 80011c4:	2000      	movs	r0, #0
 80011c6:	f7ff fe97 	bl	8000ef8 <NRF24L01p_read_register>
 80011ca:	4603      	mov	r3, r0
 80011cc:	f023 0302 	bic.w	r3, r3, #2
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4619      	mov	r1, r3
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff fed8 	bl	8000f8a <NRF24L01p_write_register>
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}

080011de <NRF24L01p_rx_mode>:
void NRF24L01p_rx_mode(){
 80011de:	b580      	push	{r7, lr}
 80011e0:	af00      	add	r7, sp, #0
	NRF24L01p_write_register(_NRF24L01P_REG_CONFIG,NRF24L01p_read_register(_NRF24L01P_REG_CONFIG) | _NRF24L01P_CONFIG_PRIM_RX);
 80011e2:	2000      	movs	r0, #0
 80011e4:	f7ff fe88 	bl	8000ef8 <NRF24L01p_read_register>
 80011e8:	4603      	mov	r3, r0
 80011ea:	f043 0301 	orr.w	r3, r3, #1
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	4619      	mov	r1, r3
 80011f2:	2000      	movs	r0, #0
 80011f4:	f7ff fec9 	bl	8000f8a <NRF24L01p_write_register>
}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}

080011fc <NRF24L01p_tx_mode>:
void NRF24L01p_tx_mode(){
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	NRF24L01p_write_register(_NRF24L01P_REG_CONFIG,NRF24L01p_read_register(_NRF24L01P_REG_CONFIG) & ~_NRF24L01P_CONFIG_PRIM_RX);
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff fe79 	bl	8000ef8 <NRF24L01p_read_register>
 8001206:	4603      	mov	r3, r0
 8001208:	f023 0301 	bic.w	r3, r3, #1
 800120c:	b2db      	uxtb	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff feba 	bl	8000f8a <NRF24L01p_write_register>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}

0800121a <NRF24L01p_enable_auto_ack>:
    if(sel) NRF24L01p_write_register(_NRF24L01P_REG_CONFIG,NRF24L01p_read_register(_NRF24L01P_REG_CONFIG) | _NRF24L01P_CONFIG_MASK_MAX_RT);
else NRF24L01p_write_register(_NRF24L01P_REG_CONFIG,NRF24L01p_read_register(_NRF24L01P_REG_CONFIG) & ~_NRF24L01P_CONFIG_MASK_MAX_RT);
}


void NRF24L01p_enable_auto_ack(NRF24L01p_pipe_t pipe, bool sel){
 800121a:	b580      	push	{r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	4603      	mov	r3, r0
 8001222:	460a      	mov	r2, r1
 8001224:	71fb      	strb	r3, [r7, #7]
 8001226:	4613      	mov	r3, r2
 8001228:	71bb      	strb	r3, [r7, #6]
    if (sel){
 800122a:	79bb      	ldrb	r3, [r7, #6]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d014      	beq.n	800125a <NRF24L01p_enable_auto_ack+0x40>
        uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_EN_AA);
 8001230:	2001      	movs	r0, #1
 8001232:	f7ff fe61 	bl	8000ef8 <NRF24L01p_read_register>
 8001236:	4603      	mov	r3, r0
 8001238:	73fb      	strb	r3, [r7, #15]
        _nrf24l01p_set_bit(temp,pipe);
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	2201      	movs	r2, #1
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	b25a      	sxtb	r2, r3
 8001244:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001248:	4313      	orrs	r3, r2
 800124a:	b25b      	sxtb	r3, r3
 800124c:	73fb      	strb	r3, [r7, #15]
        NRF24L01p_write_register(_NRF24L01P_REG_EN_AA,temp);
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	4619      	mov	r1, r3
 8001252:	2001      	movs	r0, #1
 8001254:	f7ff fe99 	bl	8000f8a <NRF24L01p_write_register>
        uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_EN_AA);
        _nrf24l01p_clr_bit(temp,pipe);
        NRF24L01p_write_register(_NRF24L01P_REG_EN_AA,temp);
    }

}
 8001258:	e015      	b.n	8001286 <NRF24L01p_enable_auto_ack+0x6c>
        uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_EN_AA);
 800125a:	2001      	movs	r0, #1
 800125c:	f7ff fe4c 	bl	8000ef8 <NRF24L01p_read_register>
 8001260:	4603      	mov	r3, r0
 8001262:	73bb      	strb	r3, [r7, #14]
        _nrf24l01p_clr_bit(temp,pipe);
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	2201      	movs	r2, #1
 8001268:	fa02 f303 	lsl.w	r3, r2, r3
 800126c:	b25b      	sxtb	r3, r3
 800126e:	43db      	mvns	r3, r3
 8001270:	b25a      	sxtb	r2, r3
 8001272:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001276:	4013      	ands	r3, r2
 8001278:	b25b      	sxtb	r3, r3
 800127a:	73bb      	strb	r3, [r7, #14]
        NRF24L01p_write_register(_NRF24L01P_REG_EN_AA,temp);
 800127c:	7bbb      	ldrb	r3, [r7, #14]
 800127e:	4619      	mov	r1, r3
 8001280:	2001      	movs	r0, #1
 8001282:	f7ff fe82 	bl	8000f8a <NRF24L01p_write_register>
}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <NRF24L01p_enable_rx_on_pipe>:



void NRF24L01p_enable_rx_on_pipe(NRF24L01p_pipe_t pipe, bool sel){
 800128e:	b580      	push	{r7, lr}
 8001290:	b084      	sub	sp, #16
 8001292:	af00      	add	r7, sp, #0
 8001294:	4603      	mov	r3, r0
 8001296:	460a      	mov	r2, r1
 8001298:	71fb      	strb	r3, [r7, #7]
 800129a:	4613      	mov	r3, r2
 800129c:	71bb      	strb	r3, [r7, #6]
    if(sel){
 800129e:	79bb      	ldrb	r3, [r7, #6]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d014      	beq.n	80012ce <NRF24L01p_enable_rx_on_pipe+0x40>
        uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_EN_RXADDR);
 80012a4:	2002      	movs	r0, #2
 80012a6:	f7ff fe27 	bl	8000ef8 <NRF24L01p_read_register>
 80012aa:	4603      	mov	r3, r0
 80012ac:	73fb      	strb	r3, [r7, #15]
        _nrf24l01p_set_bit(temp,pipe);
 80012ae:	79fb      	ldrb	r3, [r7, #7]
 80012b0:	2201      	movs	r2, #1
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	b25a      	sxtb	r2, r3
 80012b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012bc:	4313      	orrs	r3, r2
 80012be:	b25b      	sxtb	r3, r3
 80012c0:	73fb      	strb	r3, [r7, #15]
        NRF24L01p_write_register(_NRF24L01P_REG_EN_RXADDR,temp);
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	4619      	mov	r1, r3
 80012c6:	2002      	movs	r0, #2
 80012c8:	f7ff fe5f 	bl	8000f8a <NRF24L01p_write_register>
        uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_EN_RXADDR);
        _nrf24l01p_clr_bit(temp,pipe);
        NRF24L01p_write_register(_NRF24L01P_REG_EN_RXADDR,temp);
    }

}
 80012cc:	e015      	b.n	80012fa <NRF24L01p_enable_rx_on_pipe+0x6c>
        uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_EN_RXADDR);
 80012ce:	2002      	movs	r0, #2
 80012d0:	f7ff fe12 	bl	8000ef8 <NRF24L01p_read_register>
 80012d4:	4603      	mov	r3, r0
 80012d6:	73bb      	strb	r3, [r7, #14]
        _nrf24l01p_clr_bit(temp,pipe);
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2201      	movs	r2, #1
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	b25b      	sxtb	r3, r3
 80012e2:	43db      	mvns	r3, r3
 80012e4:	b25a      	sxtb	r2, r3
 80012e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80012ea:	4013      	ands	r3, r2
 80012ec:	b25b      	sxtb	r3, r3
 80012ee:	73bb      	strb	r3, [r7, #14]
        NRF24L01p_write_register(_NRF24L01P_REG_EN_RXADDR,temp);
 80012f0:	7bbb      	ldrb	r3, [r7, #14]
 80012f2:	4619      	mov	r1, r3
 80012f4:	2002      	movs	r0, #2
 80012f6:	f7ff fe48 	bl	8000f8a <NRF24L01p_write_register>
}
 80012fa:	bf00      	nop
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <NRF24L01p_set_auto_retransmission_count>:
}
NRF24L01p_aw_t NRF24L01p_get_address_width(){
    return (NRF24L01p_aw_t) NRF24L01p_read_register(_NRF24L01P_REG_SETUP_AW);
}

void NRF24L01p_set_auto_retransmission_count(uint8_t count){
 8001302:	b580      	push	{r7, lr}
 8001304:	b084      	sub	sp, #16
 8001306:	af00      	add	r7, sp, #0
 8001308:	4603      	mov	r3, r0
 800130a:	71fb      	strb	r3, [r7, #7]
    uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_SETUP_RETR);
 800130c:	2004      	movs	r0, #4
 800130e:	f7ff fdf3 	bl	8000ef8 <NRF24L01p_read_register>
 8001312:	4603      	mov	r3, r0
 8001314:	73fb      	strb	r3, [r7, #15]
    temp &= ~ 0x0F;
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	f023 030f 	bic.w	r3, r3, #15
 800131c:	73fb      	strb	r3, [r7, #15]
    temp |= (count<<0);
 800131e:	7bfa      	ldrb	r2, [r7, #15]
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	4313      	orrs	r3, r2
 8001324:	73fb      	strb	r3, [r7, #15]
    NRF24L01p_write_register(_NRF24L01P_REG_SETUP_RETR,temp);
 8001326:	7bfb      	ldrb	r3, [r7, #15]
 8001328:	4619      	mov	r1, r3
 800132a:	2004      	movs	r0, #4
 800132c:	f7ff fe2d 	bl	8000f8a <NRF24L01p_write_register>
}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <NRF24L01p_set_auto_retransmission_delay>:
uint8_t NRF24L01p_read_auto_retransmission_count(){
    uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_SETUP_RETR);
    return temp & 0x0F;
}

void NRF24L01p_set_auto_retransmission_delay(uint8_t times250us){
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
    uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_SETUP_RETR);
 8001342:	2004      	movs	r0, #4
 8001344:	f7ff fdd8 	bl	8000ef8 <NRF24L01p_read_register>
 8001348:	4603      	mov	r3, r0
 800134a:	73fb      	strb	r3, [r7, #15]
    temp &= ~(0xF0);
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	73fb      	strb	r3, [r7, #15]
    temp |= (times250us<<4);
 8001354:	79fb      	ldrb	r3, [r7, #7]
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	b25a      	sxtb	r2, r3
 800135a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800135e:	4313      	orrs	r3, r2
 8001360:	b25b      	sxtb	r3, r3
 8001362:	73fb      	strb	r3, [r7, #15]
    NRF24L01p_write_register(_NRF24L01P_REG_SETUP_RETR,temp);
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	4619      	mov	r1, r3
 8001368:	2004      	movs	r0, #4
 800136a:	f7ff fe0e 	bl	8000f8a <NRF24L01p_write_register>
}
 800136e:	bf00      	nop
 8001370:	3710      	adds	r7, #16
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <NRF24L01p_set_DataRate>:
}
uint8_t NRF24L01p_get_frequency_offset(){
    return NRF24L01p_read_register(_NRF24L01P_REG_RF_CH);
}

void NRF24L01p_set_DataRate(NRF24L01p_datarate_t DataRate){
 8001376:	b580      	push	{r7, lr}
 8001378:	b084      	sub	sp, #16
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	71fb      	strb	r3, [r7, #7]
    uint8_t temp = NRF24L01p_read_register(_NRF24L01P_REG_RF_SETUP);
 8001380:	2006      	movs	r0, #6
 8001382:	f7ff fdb9 	bl	8000ef8 <NRF24L01p_read_register>
 8001386:	4603      	mov	r3, r0
 8001388:	73fb      	strb	r3, [r7, #15]
    temp &= ~_NRF24L01P_RF_SETUP_RF_DR_MASK;
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8001390:	73fb      	strb	r3, [r7, #15]
    temp |= DataRate;
 8001392:	7bfa      	ldrb	r2, [r7, #15]
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	4313      	orrs	r3, r2
 8001398:	73fb      	strb	r3, [r7, #15]
    NRF24L01p_write_register(_NRF24L01P_REG_RF_SETUP,temp);
 800139a:	7bfb      	ldrb	r3, [r7, #15]
 800139c:	4619      	mov	r1, r3
 800139e:	2006      	movs	r0, #6
 80013a0:	f7ff fdf3 	bl	8000f8a <NRF24L01p_write_register>
}
 80013a4:	bf00      	nop
 80013a6:	3710      	adds	r7, #16
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <NRF24L01p_clear_max_retry_flag>:
}
bool NRF24L01p_get_max_retry_flag(){
    if(NRF24L01p_get_status()&_NRF24L01P_STATUS_MAX_RT) return 1;
    else return 0;
}
void NRF24L01p_clear_max_retry_flag(){
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
    uint8_t temp = _NRF24L01P_STATUS_MAX_RT;
 80013b2:	2310      	movs	r3, #16
 80013b4:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_STATUS,&temp,sizeof(temp));
 80013b6:	1dfb      	adds	r3, r7, #7
 80013b8:	2201      	movs	r2, #1
 80013ba:	4619      	mov	r1, r3
 80013bc:	2007      	movs	r0, #7
 80013be:	f7ff fe0e 	bl	8000fde <NRF24L01p_write_register_buffer>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <NRF24L01p_get_data_sent_flag>:
bool NRF24L01p_get_data_sent_flag(){
 80013ca:	b580      	push	{r7, lr}
 80013cc:	af00      	add	r7, sp, #0
    if(NRF24L01p_get_status()&_NRF24L01P_STATUS_TX_DS) return 1;
 80013ce:	f7ff fed2 	bl	8001176 <NRF24L01p_get_status>
 80013d2:	4603      	mov	r3, r0
 80013d4:	f003 0320 	and.w	r3, r3, #32
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d001      	beq.n	80013e0 <NRF24L01p_get_data_sent_flag+0x16>
 80013dc:	2301      	movs	r3, #1
 80013de:	e000      	b.n	80013e2 <NRF24L01p_get_data_sent_flag+0x18>
    else return 0;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <NRF24L01p_clear_data_sent_flag>:
void NRF24L01p_clear_data_sent_flag(){
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
    uint8_t temp = _NRF24L01P_STATUS_TX_DS;
 80013ec:	2320      	movs	r3, #32
 80013ee:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_STATUS,&temp,sizeof(temp));
 80013f0:	1dfb      	adds	r3, r7, #7
 80013f2:	2201      	movs	r2, #1
 80013f4:	4619      	mov	r1, r3
 80013f6:	2007      	movs	r0, #7
 80013f8:	f7ff fdf1 	bl	8000fde <NRF24L01p_write_register_buffer>
}
 80013fc:	bf00      	nop
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <NRF24L01p_clear_data_ready_flag>:
bool NRF24L01p_get_data_ready_flag(){
    if(NRF24L01p_get_status()&_NRF24L01P_STATUS_RX_DR) return 1;
    else return 0;
}
void NRF24L01p_clear_data_ready_flag(){
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
    uint8_t temp = _NRF24L01P_STATUS_RX_DR;
 800140a:	2340      	movs	r3, #64	; 0x40
 800140c:	71fb      	strb	r3, [r7, #7]
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_STATUS,&temp,sizeof(temp));
 800140e:	1dfb      	adds	r3, r7, #7
 8001410:	2201      	movs	r2, #1
 8001412:	4619      	mov	r1, r3
 8001414:	2007      	movs	r0, #7
 8001416:	f7ff fde2 	bl	8000fde <NRF24L01p_write_register_buffer>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <NRF24L01p_get_rx_payload_pipe>:
NRF24L01p_pipe_t NRF24L01p_get_rx_payload_pipe(){
 8001422:	b580      	push	{r7, lr}
 8001424:	af00      	add	r7, sp, #0
    return (NRF24L01p_pipe_t) ((NRF24L01p_get_status()&_NRF24L01P_STATUS_RX_P_NO)>>1);
 8001426:	f7ff fea6 	bl	8001176 <NRF24L01p_get_status>
 800142a:	4603      	mov	r3, r0
 800142c:	105b      	asrs	r3, r3, #1
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	b2db      	uxtb	r3, r3
}
 8001434:	4618      	mov	r0, r3
 8001436:	bd80      	pop	{r7, pc}

08001438 <NRF24L01p_set_RX_pipe_address>:
bool NRF24L01p_get_rpd(){
    if(NRF24L01p_read_register(_NRF24L01P_REG_RPD)) return 1;
    else return 0;
}

void NRF24L01p_set_RX_pipe_address(NRF24L01p_pipe_t pipe,NRF24L01p_PipeAddr_t address){
 8001438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143a:	b089      	sub	sp, #36	; 0x24
 800143c:	af00      	add	r7, sp, #0
 800143e:	4601      	mov	r1, r0
 8001440:	e9c7 2300 	strd	r2, r3, [r7]
 8001444:	460b      	mov	r3, r1
 8001446:	73fb      	strb	r3, [r7, #15]
    int max_pipe_addr_width = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	61fb      	str	r3, [r7, #28]
    if((pipe>=0) && (pipe<=1)   ){max_pipe_addr_width = 5;}
 800144c:	7bfb      	ldrb	r3, [r7, #15]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d802      	bhi.n	8001458 <NRF24L01p_set_RX_pipe_address+0x20>
 8001452:	2305      	movs	r3, #5
 8001454:	61fb      	str	r3, [r7, #28]
 8001456:	e007      	b.n	8001468 <NRF24L01p_set_RX_pipe_address+0x30>
    else if ((pipe>=2) && (pipe<=5)   ){max_pipe_addr_width = 1;}
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d904      	bls.n	8001468 <NRF24L01p_set_RX_pipe_address+0x30>
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	2b05      	cmp	r3, #5
 8001462:	d801      	bhi.n	8001468 <NRF24L01p_set_RX_pipe_address+0x30>
 8001464:	2301      	movs	r3, #1
 8001466:	61fb      	str	r3, [r7, #28]
    uint8_t temp[5];
    int i;
    for(i=0;i<max_pipe_addr_width;i++){
 8001468:	2300      	movs	r3, #0
 800146a:	61bb      	str	r3, [r7, #24]
 800146c:	e01b      	b.n	80014a6 <NRF24L01p_set_RX_pipe_address+0x6e>
            temp[i] = (address>>(8*i))&0xFF;
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	00d9      	lsls	r1, r3, #3
 8001472:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001476:	f1c1 0620 	rsb	r6, r1, #32
 800147a:	f1a1 0020 	sub.w	r0, r1, #32
 800147e:	fa22 f401 	lsr.w	r4, r2, r1
 8001482:	fa03 f606 	lsl.w	r6, r3, r6
 8001486:	4334      	orrs	r4, r6
 8001488:	fa23 f000 	lsr.w	r0, r3, r0
 800148c:	4304      	orrs	r4, r0
 800148e:	fa23 f501 	lsr.w	r5, r3, r1
 8001492:	b2e1      	uxtb	r1, r4
 8001494:	f107 0210 	add.w	r2, r7, #16
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	4413      	add	r3, r2
 800149c:	460a      	mov	r2, r1
 800149e:	701a      	strb	r2, [r3, #0]
    for(i=0;i<max_pipe_addr_width;i++){
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	3301      	adds	r3, #1
 80014a4:	61bb      	str	r3, [r7, #24]
 80014a6:	69ba      	ldr	r2, [r7, #24]
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	429a      	cmp	r2, r3
 80014ac:	dbdf      	blt.n	800146e <NRF24L01p_set_RX_pipe_address+0x36>
    }
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_RX_ADDR_P0 + pipe,temp,max_pipe_addr_width);
 80014ae:	7bfb      	ldrb	r3, [r7, #15]
 80014b0:	330a      	adds	r3, #10
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	f107 0110 	add.w	r1, r7, #16
 80014b8:	69fa      	ldr	r2, [r7, #28]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f7ff fd8f 	bl	8000fde <NRF24L01p_write_register_buffer>
}
 80014c0:	bf00      	nop
 80014c2:	3724      	adds	r7, #36	; 0x24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014c8 <NRF24L01p_set_TX_pipe_address>:
    }

    return temp_addr;
}

void NRF24L01p_set_TX_pipe_address(NRF24L01p_PipeAddr_t address){
 80014c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ca:	b087      	sub	sp, #28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	e9c7 0100 	strd	r0, r1, [r7]
    uint8_t temp[5];
    int i;
    for( i=0;i<5;i++){
 80014d2:	2200      	movs	r2, #0
 80014d4:	617a      	str	r2, [r7, #20]
 80014d6:	e01b      	b.n	8001510 <NRF24L01p_set_TX_pipe_address+0x48>
            temp[i] = (address>>(8*i))&0xFF;
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	00d0      	lsls	r0, r2, #3
 80014dc:	e897 0006 	ldmia.w	r7, {r1, r2}
 80014e0:	f1c0 0620 	rsb	r6, r0, #32
 80014e4:	f1a0 0520 	sub.w	r5, r0, #32
 80014e8:	fa21 f300 	lsr.w	r3, r1, r0
 80014ec:	fa02 f606 	lsl.w	r6, r2, r6
 80014f0:	4333      	orrs	r3, r6
 80014f2:	fa22 f505 	lsr.w	r5, r2, r5
 80014f6:	432b      	orrs	r3, r5
 80014f8:	fa22 f400 	lsr.w	r4, r2, r0
 80014fc:	b2d8      	uxtb	r0, r3
 80014fe:	f107 010c 	add.w	r1, r7, #12
 8001502:	697a      	ldr	r2, [r7, #20]
 8001504:	440a      	add	r2, r1
 8001506:	4601      	mov	r1, r0
 8001508:	7011      	strb	r1, [r2, #0]
    for( i=0;i<5;i++){
 800150a:	697a      	ldr	r2, [r7, #20]
 800150c:	3201      	adds	r2, #1
 800150e:	617a      	str	r2, [r7, #20]
 8001510:	697a      	ldr	r2, [r7, #20]
 8001512:	2a04      	cmp	r2, #4
 8001514:	dde0      	ble.n	80014d8 <NRF24L01p_set_TX_pipe_address+0x10>
    }
    NRF24L01p_write_register_buffer(_NRF24L01P_REG_TX_ADDR,temp,5);
 8001516:	f107 030c 	add.w	r3, r7, #12
 800151a:	2205      	movs	r2, #5
 800151c:	4619      	mov	r1, r3
 800151e:	2010      	movs	r0, #16
 8001520:	f7ff fd5d 	bl	8000fde <NRF24L01p_write_register_buffer>
}
 8001524:	bf00      	nop
 8001526:	371c      	adds	r7, #28
 8001528:	46bd      	mov	sp, r7
 800152a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800152c <NRF24L01p_get_RX_pipe_width>:
            *(temp_addr_ptr+i)|= (temp[i]);
    }
    return temp_addr;
}

uint8_t NRF24L01p_get_RX_pipe_width(NRF24L01p_pipe_t pipe){
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
    uint8_t temp;
    NRF24L01p_read_register_buffer((_NRF24L01P_REG_RX_PW_P0+pipe),&temp,sizeof(temp));
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	3311      	adds	r3, #17
 800153a:	b2db      	uxtb	r3, r3
 800153c:	f107 010f 	add.w	r1, r7, #15
 8001540:	2201      	movs	r2, #1
 8001542:	4618      	mov	r0, r3
 8001544:	f7ff fcfd 	bl	8000f42 <NRF24L01p_read_register_buffer>
    return (temp&(0x3F));
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800154e:	b2db      	uxtb	r3, r3
}
 8001550:	4618      	mov	r0, r3
 8001552:	3710      	adds	r7, #16
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <NRF24L01p_get_fifo_flag_rx_empty>:

bool NRF24L01p_get_fifo_flag_rx_empty(){
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
    if(NRF24L01p_read_register(_NRF24L01P_REG_FIFO_STATUS)&_NRF24L01P_FIFO_STATUS_RX_EMPTY ) return 1;
 800155c:	2017      	movs	r0, #23
 800155e:	f7ff fccb 	bl	8000ef8 <NRF24L01p_read_register>
 8001562:	4603      	mov	r3, r0
 8001564:	f003 0301 	and.w	r3, r3, #1
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <NRF24L01p_get_fifo_flag_rx_empty+0x18>
 800156c:	2301      	movs	r3, #1
 800156e:	e000      	b.n	8001572 <NRF24L01p_get_fifo_flag_rx_empty+0x1a>
    else return 0;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	bd80      	pop	{r7, pc}

08001576 <NRF24L01p_enable_dynamic_payload_pipe>:
bool NRF24L01p_get_fifo_flag_tx_reuse(){
    if(NRF24L01p_read_register(_NRF24L01P_REG_FIFO_STATUS)&_NRF24L01P_FIFO_STATUS_RX_REUSE ) return 1;
    else return 0;
}

void NRF24L01p_enable_dynamic_payload_pipe(NRF24L01p_pipe_t pipe, bool sel){
 8001576:	b580      	push	{r7, lr}
 8001578:	b082      	sub	sp, #8
 800157a:	af00      	add	r7, sp, #0
 800157c:	4603      	mov	r3, r0
 800157e:	460a      	mov	r2, r1
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	4613      	mov	r3, r2
 8001584:	71bb      	strb	r3, [r7, #6]
    if(sel) NRF24L01p_write_register(_NRF24L01P_REG_DYNPD,NRF24L01p_read_register(_NRF24L01P_REG_DYNPD) | (1<<pipe));
 8001586:	79bb      	ldrb	r3, [r7, #6]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d011      	beq.n	80015b0 <NRF24L01p_enable_dynamic_payload_pipe+0x3a>
 800158c:	201c      	movs	r0, #28
 800158e:	f7ff fcb3 	bl	8000ef8 <NRF24L01p_read_register>
 8001592:	4603      	mov	r3, r0
 8001594:	b25a      	sxtb	r2, r3
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	2101      	movs	r1, #1
 800159a:	fa01 f303 	lsl.w	r3, r1, r3
 800159e:	b25b      	sxtb	r3, r3
 80015a0:	4313      	orrs	r3, r2
 80015a2:	b25b      	sxtb	r3, r3
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4619      	mov	r1, r3
 80015a8:	201c      	movs	r0, #28
 80015aa:	f7ff fcee 	bl	8000f8a <NRF24L01p_write_register>
    else NRF24L01p_write_register(_NRF24L01P_REG_DYNPD,NRF24L01p_read_register(_NRF24L01P_REG_DYNPD) & ~(1<<pipe));

}
 80015ae:	e012      	b.n	80015d6 <NRF24L01p_enable_dynamic_payload_pipe+0x60>
    else NRF24L01p_write_register(_NRF24L01P_REG_DYNPD,NRF24L01p_read_register(_NRF24L01P_REG_DYNPD) & ~(1<<pipe));
 80015b0:	201c      	movs	r0, #28
 80015b2:	f7ff fca1 	bl	8000ef8 <NRF24L01p_read_register>
 80015b6:	4603      	mov	r3, r0
 80015b8:	b25a      	sxtb	r2, r3
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	2101      	movs	r1, #1
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	b25b      	sxtb	r3, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	b25b      	sxtb	r3, r3
 80015c8:	4013      	ands	r3, r2
 80015ca:	b25b      	sxtb	r3, r3
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	4619      	mov	r1, r3
 80015d0:	201c      	movs	r0, #28
 80015d2:	f7ff fcda 	bl	8000f8a <NRF24L01p_write_register>
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}

080015de <NRF24L01p_enable_dynamic_payload>:



void NRF24L01p_enable_dynamic_payload(bool sel){
 80015de:	b580      	push	{r7, lr}
 80015e0:	b082      	sub	sp, #8
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	4603      	mov	r3, r0
 80015e6:	71fb      	strb	r3, [r7, #7]
    if(sel) NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) | (_NRF24L01_FEATURE_EN_DPL));
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d00b      	beq.n	8001606 <NRF24L01p_enable_dynamic_payload+0x28>
 80015ee:	201d      	movs	r0, #29
 80015f0:	f7ff fc82 	bl	8000ef8 <NRF24L01p_read_register>
 80015f4:	4603      	mov	r3, r0
 80015f6:	f043 0304 	orr.w	r3, r3, #4
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	4619      	mov	r1, r3
 80015fe:	201d      	movs	r0, #29
 8001600:	f7ff fcc3 	bl	8000f8a <NRF24L01p_write_register>
    else NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) & ~_NRF24L01_FEATURE_EN_DPL);

}
 8001604:	e00a      	b.n	800161c <NRF24L01p_enable_dynamic_payload+0x3e>
    else NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) & ~_NRF24L01_FEATURE_EN_DPL);
 8001606:	201d      	movs	r0, #29
 8001608:	f7ff fc76 	bl	8000ef8 <NRF24L01p_read_register>
 800160c:	4603      	mov	r3, r0
 800160e:	f023 0304 	bic.w	r3, r3, #4
 8001612:	b2db      	uxtb	r3, r3
 8001614:	4619      	mov	r1, r3
 8001616:	201d      	movs	r0, #29
 8001618:	f7ff fcb7 	bl	8000f8a <NRF24L01p_write_register>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <NRF24L01p_enable_payload_with_ack>:



void NRF24L01p_enable_payload_with_ack(bool sel){
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	71fb      	strb	r3, [r7, #7]
	if(sel) NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) | (_NRF24L01_FEATURE_EN_ACK_PAY));
 800162e:	79fb      	ldrb	r3, [r7, #7]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d00b      	beq.n	800164c <NRF24L01p_enable_payload_with_ack+0x28>
 8001634:	201d      	movs	r0, #29
 8001636:	f7ff fc5f 	bl	8000ef8 <NRF24L01p_read_register>
 800163a:	4603      	mov	r3, r0
 800163c:	f043 0302 	orr.w	r3, r3, #2
 8001640:	b2db      	uxtb	r3, r3
 8001642:	4619      	mov	r1, r3
 8001644:	201d      	movs	r0, #29
 8001646:	f7ff fca0 	bl	8000f8a <NRF24L01p_write_register>
	    else NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) & ~_NRF24L01_FEATURE_EN_ACK_PAY);

}
 800164a:	e00a      	b.n	8001662 <NRF24L01p_enable_payload_with_ack+0x3e>
	    else NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) & ~_NRF24L01_FEATURE_EN_ACK_PAY);
 800164c:	201d      	movs	r0, #29
 800164e:	f7ff fc53 	bl	8000ef8 <NRF24L01p_read_register>
 8001652:	4603      	mov	r3, r0
 8001654:	f023 0302 	bic.w	r3, r3, #2
 8001658:	b2db      	uxtb	r3, r3
 800165a:	4619      	mov	r1, r3
 800165c:	201d      	movs	r0, #29
 800165e:	f7ff fc94 	bl	8000f8a <NRF24L01p_write_register>
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <NRF24L01p_enable_dynamic_payload_with_no_ack>:



void NRF24L01p_enable_dynamic_payload_with_no_ack(bool sel){
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	4603      	mov	r3, r0
 8001672:	71fb      	strb	r3, [r7, #7]
	if(sel) NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) | (_NRF24L01_FEATURE_EN_DYN_ACK));
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d00b      	beq.n	8001692 <NRF24L01p_enable_dynamic_payload_with_no_ack+0x28>
 800167a:	201d      	movs	r0, #29
 800167c:	f7ff fc3c 	bl	8000ef8 <NRF24L01p_read_register>
 8001680:	4603      	mov	r3, r0
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	4619      	mov	r1, r3
 800168a:	201d      	movs	r0, #29
 800168c:	f7ff fc7d 	bl	8000f8a <NRF24L01p_write_register>
	    else NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) & ~_NRF24L01_FEATURE_EN_DYN_ACK);

}
 8001690:	e00a      	b.n	80016a8 <NRF24L01p_enable_dynamic_payload_with_no_ack+0x3e>
	    else NRF24L01p_write_register(_NRF24L01P_REG_FEATURE,NRF24L01p_read_register(_NRF24L01P_REG_FEATURE) & ~_NRF24L01_FEATURE_EN_DYN_ACK);
 8001692:	201d      	movs	r0, #29
 8001694:	f7ff fc30 	bl	8000ef8 <NRF24L01p_read_register>
 8001698:	4603      	mov	r3, r0
 800169a:	f023 0301 	bic.w	r3, r3, #1
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	4619      	mov	r1, r3
 80016a2:	201d      	movs	r0, #29
 80016a4:	f7ff fc71 	bl	8000f8a <NRF24L01p_write_register>
}
 80016a8:	bf00      	nop
 80016aa:	3708      	adds	r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <NRF24L01p_port_Initialize>:
static GPIO_InitTypeDef nrf24l01p_CSN_pin_Struct = {NRF24L01P_CSN_PIN,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_LOW,};
static GPIO_InitTypeDef nrf24l01p_IRQ_pin_Struct = {NRF24L01P_IRQ_PIN,GPIO_MODE_IT_FALLING,GPIO_NOPULL,GPIO_SPEED_FREQ_LOW,};



void NRF24L01p_port_Initialize(){
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
	NRF24L01p_port_SPI_initialize();
 80016b6:	f000 f865 	bl	8001784 <NRF24L01p_port_SPI_initialize>

	/* Enable GPIOA clock */
	//__HAL_RCC_GPIOA_CLK_ENABLE();
	//__HAL_RCC_GPIOB_CLK_ENABLE();
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80016ba:	4a0c      	ldr	r2, [pc, #48]	; (80016ec <NRF24L01p_port_Initialize+0x3c>)
 80016bc:	4b0b      	ldr	r3, [pc, #44]	; (80016ec <NRF24L01p_port_Initialize+0x3c>)
 80016be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c0:	f043 0304 	orr.w	r3, r3, #4
 80016c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <NRF24L01p_port_Initialize+0x3c>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]


	HAL_SPI_Init(&nrf24l01p_SpiHandle);
 80016d2:	4807      	ldr	r0, [pc, #28]	; (80016f0 <NRF24L01p_port_Initialize+0x40>)
 80016d4:	f002 fcac 	bl	8004030 <HAL_SPI_Init>

	NRF24L01p_port_Pin_CE_Initialize();
 80016d8:	f000 f80c 	bl	80016f4 <NRF24L01p_port_Pin_CE_Initialize>
	NRF24L01p_port_Pin_CSN_Initialize();
 80016dc:	f000 f816 	bl	800170c <NRF24L01p_port_Pin_CSN_Initialize>
	NRF24L01p_port_Pin_IRQ_Initialize();
 80016e0:	f000 f820 	bl	8001724 <NRF24L01p_port_Pin_IRQ_Initialize>
}
 80016e4:	bf00      	nop
 80016e6:	3708      	adds	r7, #8
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	20000064 	.word	0x20000064

080016f4 <NRF24L01p_port_Pin_CE_Initialize>:
void NRF24L01p_port_DeInitialize(){
	HAL_GPIO_Init(NRF24L01P_CE_PORT, &nrf24l01p_CE_pin_Struct);
}
void NRF24L01p_port_Pin_CE_Initialize(){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	HAL_GPIO_Init(NRF24L01P_CE_PORT, &nrf24l01p_CE_pin_Struct);
 80016f8:	4902      	ldr	r1, [pc, #8]	; (8001704 <NRF24L01p_port_Pin_CE_Initialize+0x10>)
 80016fa:	4803      	ldr	r0, [pc, #12]	; (8001708 <NRF24L01p_port_Pin_CE_Initialize+0x14>)
 80016fc:	f000 fa70 	bl	8001be0 <HAL_GPIO_Init>
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}
 8001704:	20000000 	.word	0x20000000
 8001708:	48000800 	.word	0x48000800

0800170c <NRF24L01p_port_Pin_CSN_Initialize>:
void NRF24L01p_port_Pin_CSN_Initialize(){
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_GPIO_Init(NRF24L01P_CSN_PORT, &nrf24l01p_CSN_pin_Struct);
 8001710:	4902      	ldr	r1, [pc, #8]	; (800171c <NRF24L01p_port_Pin_CSN_Initialize+0x10>)
 8001712:	4803      	ldr	r0, [pc, #12]	; (8001720 <NRF24L01p_port_Pin_CSN_Initialize+0x14>)
 8001714:	f000 fa64 	bl	8001be0 <HAL_GPIO_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000014 	.word	0x20000014
 8001720:	48000800 	.word	0x48000800

08001724 <NRF24L01p_port_Pin_IRQ_Initialize>:
void NRF24L01p_port_Pin_IRQ_Initialize(){
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
	HAL_GPIO_Init(NRF24L01P_IRQ_PORT, &nrf24l01p_IRQ_pin_Struct);
 8001728:	4902      	ldr	r1, [pc, #8]	; (8001734 <NRF24L01p_port_Pin_IRQ_Initialize+0x10>)
 800172a:	4803      	ldr	r0, [pc, #12]	; (8001738 <NRF24L01p_port_Pin_IRQ_Initialize+0x14>)
 800172c:	f000 fa58 	bl	8001be0 <HAL_GPIO_Init>

	//HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);//------------------------------------------------
	//HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);//---------------------------------------------------------
}
 8001730:	bf00      	nop
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000028 	.word	0x20000028
 8001738:	48000800 	.word	0x48000800

0800173c <NRF24L01p_port_write_Pin_CE>:
	return HAL_GPIO_ReadPin(NRF24L01P_CE_PORT, NRF24L01P_CE_PIN);
}
bool NRF24L01p_port_read_Pin_CSN(){
	return HAL_GPIO_ReadPin(NRF24L01P_CSN_PORT, NRF24L01P_CSN_PIN);
}
void NRF24L01p_port_write_Pin_CE(bool val){
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(NRF24L01P_CE_PORT, NRF24L01P_CE_PIN, (GPIO_PinState)val);
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	461a      	mov	r2, r3
 800174a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800174e:	4803      	ldr	r0, [pc, #12]	; (800175c <NRF24L01p_port_write_Pin_CE+0x20>)
 8001750:	f000 fbdc 	bl	8001f0c <HAL_GPIO_WritePin>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	48000800 	.word	0x48000800

08001760 <NRF24L01p_port_write_Pin_CSN>:
void NRF24L01p_port_write_Pin_CSN(bool val){
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(NRF24L01P_CSN_PORT, NRF24L01P_CSN_PIN, (GPIO_PinState)val);
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	461a      	mov	r2, r3
 800176e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001772:	4803      	ldr	r0, [pc, #12]	; (8001780 <NRF24L01p_port_write_Pin_CSN+0x20>)
 8001774:	f000 fbca 	bl	8001f0c <HAL_GPIO_WritePin>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	48000800 	.word	0x48000800

08001784 <NRF24L01p_port_SPI_initialize>:
void NRF24L01p_port_SPI_initialize(){
 8001784:	b580      	push	{r7, lr}
 8001786:	b08a      	sub	sp, #40	; 0x28
 8001788:	af00      	add	r7, sp, #0
	// TODO Auto-generated destructor stub
	/*##-1- Configure the SPI peripheral #######################################*/
	/* Set the SPI parameters */
	nrf24l01p_SpiHandle.Instance               = NRF24L01P_SPIx;
 800178a:	4b41      	ldr	r3, [pc, #260]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 800178c:	4a41      	ldr	r2, [pc, #260]	; (8001894 <NRF24L01p_port_SPI_initialize+0x110>)
 800178e:	601a      	str	r2, [r3, #0]
	nrf24l01p_SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001790:	4b3f      	ldr	r3, [pc, #252]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 8001792:	2238      	movs	r2, #56	; 0x38
 8001794:	61da      	str	r2, [r3, #28]
	nrf24l01p_SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 8001796:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 8001798:	2200      	movs	r2, #0
 800179a:	609a      	str	r2, [r3, #8]
	nrf24l01p_SpiHandle.Init.CLKPhase          = SPI_PHASE_1EDGE;
 800179c:	4b3c      	ldr	r3, [pc, #240]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 800179e:	2200      	movs	r2, #0
 80017a0:	615a      	str	r2, [r3, #20]
	nrf24l01p_SpiHandle.Init.CLKPolarity       = SPI_POLARITY_LOW;
 80017a2:	4b3b      	ldr	r3, [pc, #236]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	611a      	str	r2, [r3, #16]
	nrf24l01p_SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 80017a8:	4b39      	ldr	r3, [pc, #228]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017aa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80017ae:	60da      	str	r2, [r3, #12]
	nrf24l01p_SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 80017b0:	4b37      	ldr	r3, [pc, #220]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	621a      	str	r2, [r3, #32]
	nrf24l01p_SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLE;
 80017b6:	4b36      	ldr	r3, [pc, #216]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	625a      	str	r2, [r3, #36]	; 0x24
	nrf24l01p_SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80017bc:	4b34      	ldr	r3, [pc, #208]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	629a      	str	r2, [r3, #40]	; 0x28
	nrf24l01p_SpiHandle.Init.CRCPolynomial     = 7;
 80017c2:	4b33      	ldr	r3, [pc, #204]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017c4:	2207      	movs	r2, #7
 80017c6:	62da      	str	r2, [r3, #44]	; 0x2c
	//nrf24l01p_SpiHandle.Init.CRCLength         = SPI_CRC_LENGTH_8BIT;
	nrf24l01p_SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 80017c8:	4b31      	ldr	r3, [pc, #196]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ce:	619a      	str	r2, [r3, #24]
	//nrf24l01p_SpiHandle.Init.NSSPMode          = SPI_NSS_PULSE_DISABLE;

	nrf24l01p_SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80017d0:	4b2f      	ldr	r3, [pc, #188]	; (8001890 <NRF24L01p_port_SPI_initialize+0x10c>)
 80017d2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017d6:	605a      	str	r2, [r3, #4]

	GPIO_InitTypeDef  GPIO_InitStruct;

	/*##-1- Enable peripherals and GPIO Clocks #################################*/
	/* Enable GPIO TX/RX clock */
	NRF24L01P_SPIx_SCK_GPIO_CLK_ENABLE();
 80017d8:	4a2f      	ldr	r2, [pc, #188]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 80017da:	4b2f      	ldr	r3, [pc, #188]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 80017dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017de:	f043 0304 	orr.w	r3, r3, #4
 80017e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017e4:	4b2c      	ldr	r3, [pc, #176]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 80017e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e8:	f003 0304 	and.w	r3, r3, #4
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	693b      	ldr	r3, [r7, #16]
	NRF24L01P_SPIx_MISO_GPIO_CLK_ENABLE();
 80017f0:	4a29      	ldr	r2, [pc, #164]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 80017f2:	4b29      	ldr	r3, [pc, #164]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 80017f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f6:	f043 0304 	orr.w	r3, r3, #4
 80017fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017fc:	4b26      	ldr	r3, [pc, #152]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 80017fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001800:	f003 0304 	and.w	r3, r3, #4
 8001804:	60fb      	str	r3, [r7, #12]
 8001806:	68fb      	ldr	r3, [r7, #12]
	NRF24L01P_SPIx_MOSI_GPIO_CLK_ENABLE();
 8001808:	4a23      	ldr	r2, [pc, #140]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 800180a:	4b23      	ldr	r3, [pc, #140]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180e:	f043 0304 	orr.w	r3, r3, #4
 8001812:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001814:	4b20      	ldr	r3, [pc, #128]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 8001816:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
	/* Enable SPI clock */
	NRF24L01P_SPIx_CLK_ENABLE();
 8001820:	4a1d      	ldr	r2, [pc, #116]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 8001822:	4b1d      	ldr	r3, [pc, #116]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 8001824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001826:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800182a:	6593      	str	r3, [r2, #88]	; 0x58
 800182c:	4b1a      	ldr	r3, [pc, #104]	; (8001898 <NRF24L01p_port_SPI_initialize+0x114>)
 800182e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001830:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	687b      	ldr	r3, [r7, #4]

	/*##-2- Configure peripheral GPIO ##########################################*/
	/* SPI SCK GPIO pin configuration  */
	GPIO_InitStruct.Pin       = NRF24L01P_SPIx_SCK_PIN;
 8001838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800183c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800183e:	2302      	movs	r3, #2
 8001840:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull      = GPIO_PULLDOWN;
 8001842:	2302      	movs	r3, #2
 8001844:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8001846:	2302      	movs	r3, #2
 8001848:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = NRF24L01P_SPIx_SCK_AF;
 800184a:	2306      	movs	r3, #6
 800184c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(NRF24L01P_SPIx_SCK_GPIO_PORT, &GPIO_InitStruct);
 800184e:	f107 0314 	add.w	r3, r7, #20
 8001852:	4619      	mov	r1, r3
 8001854:	4811      	ldr	r0, [pc, #68]	; (800189c <NRF24L01p_port_SPI_initialize+0x118>)
 8001856:	f000 f9c3 	bl	8001be0 <HAL_GPIO_Init>

	/* SPI MISO GPIO pin configuration  */
	GPIO_InitStruct.Pin = NRF24L01P_SPIx_MISO_PIN;
 800185a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800185e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = NRF24L01P_SPIx_MISO_AF;
 8001860:	2306      	movs	r3, #6
 8001862:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(NRF24L01P_SPIx_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	4619      	mov	r1, r3
 800186a:	480c      	ldr	r0, [pc, #48]	; (800189c <NRF24L01p_port_SPI_initialize+0x118>)
 800186c:	f000 f9b8 	bl	8001be0 <HAL_GPIO_Init>

	/* SPI MOSI GPIO pin configuration  */
	GPIO_InitStruct.Pin = NRF24L01P_SPIx_MOSI_PIN;
 8001870:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001874:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = NRF24L01P_SPIx_MOSI_AF;
 8001876:	2306      	movs	r3, #6
 8001878:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(NRF24L01P_SPIx_MOSI_GPIO_PORT, &GPIO_InitStruct);
 800187a:	f107 0314 	add.w	r3, r7, #20
 800187e:	4619      	mov	r1, r3
 8001880:	4806      	ldr	r0, [pc, #24]	; (800189c <NRF24L01p_port_SPI_initialize+0x118>)
 8001882:	f000 f9ad 	bl	8001be0 <HAL_GPIO_Init>
}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	; 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000064 	.word	0x20000064
 8001894:	40003c00 	.word	0x40003c00
 8001898:	40021000 	.word	0x40021000
 800189c:	48000800 	.word	0x48000800

080018a0 <NRF24L01p_port_SPI_Transcieve>:
int NRF24L01p_port_SPI_Transcieve(uint8_t *dataOut, uint8_t *dataIn, unsigned int size){
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af02      	add	r7, sp, #8
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
	return HAL_SPI_TransmitReceive(&nrf24l01p_SpiHandle, dataOut, dataIn, size,1000);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018b4:	9300      	str	r3, [sp, #0]
 80018b6:	4613      	mov	r3, r2
 80018b8:	68ba      	ldr	r2, [r7, #8]
 80018ba:	68f9      	ldr	r1, [r7, #12]
 80018bc:	4803      	ldr	r0, [pc, #12]	; (80018cc <NRF24L01p_port_SPI_Transcieve+0x2c>)
 80018be:	f002 fd95 	bl	80043ec <HAL_SPI_TransmitReceive>
 80018c2:	4603      	mov	r3, r0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000064 	.word	0x20000064

080018d0 <NRF24L01p_port_DelayMs>:
int NRF24L01p_port_SPI_Receive(uint8_t *data, unsigned int size){
	HAL_SPI_Receive(&nrf24l01p_SpiHandle, data, size, 1000);
}


void NRF24L01p_port_DelayMs(unsigned int ms){
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f000 f85f 	bl	800199c <HAL_Delay>
	//vTaskDelay ((ms / portTICK_PERIOD_MS));

}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <NRF24L01p_port_DelayUs>:
void NRF24L01p_port_DelayUs(unsigned int us){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	unsigned int ms = us/1000;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	4a07      	ldr	r2, [pc, #28]	; (8001910 <NRF24L01p_port_DelayUs+0x28>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	099b      	lsrs	r3, r3, #6
 80018fa:	60fb      	str	r3, [r7, #12]
	HAL_Delay(ms + 1);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	3301      	adds	r3, #1
 8001900:	4618      	mov	r0, r3
 8001902:	f000 f84b 	bl	800199c <HAL_Delay>
	//vTaskDelay (( ms / portTICK_PERIOD_MS));
}
 8001906:	bf00      	nop
 8001908:	3710      	adds	r7, #16
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	10624dd3 	.word	0x10624dd3

08001914 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001918:	2003      	movs	r0, #3
 800191a:	f000 f91f 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800191e:	2000      	movs	r0, #0
 8001920:	f000 f806 	bl	8001930 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001924:	f005 ff36 	bl	8007794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000);
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_InitTick+0x30>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a09      	ldr	r2, [pc, #36]	; (8001964 <HAL_InitTick+0x34>)
 800193e:	fba2 2303 	umull	r2, r3, r2, r3
 8001942:	099b      	lsrs	r3, r3, #6
 8001944:	4618      	mov	r0, r3
 8001946:	f000 f93e 	bl	8001bc6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800194a:	2200      	movs	r2, #0
 800194c:	6879      	ldr	r1, [r7, #4]
 800194e:	f04f 30ff 	mov.w	r0, #4294967295
 8001952:	f000 f90e 	bl	8001b72 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8001956:	2300      	movs	r3, #0
}
 8001958:	4618      	mov	r0, r3
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	20000044 	.word	0x20000044
 8001964:	10624dd3 	.word	0x10624dd3

08001968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick++;
 800196c:	4b04      	ldr	r3, [pc, #16]	; (8001980 <HAL_IncTick+0x18>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	3301      	adds	r3, #1
 8001972:	4a03      	ldr	r2, [pc, #12]	; (8001980 <HAL_IncTick+0x18>)
 8001974:	6013      	str	r3, [r2, #0]
}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	20008040 	.word	0x20008040

08001984 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  return uwTick;
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <HAL_GetTick+0x14>)
 800198a:	681b      	ldr	r3, [r3, #0]
}
 800198c:	4618      	mov	r0, r3
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	20008040 	.word	0x20008040

0800199c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 80019a8:	f7ff ffec 	bl	8001984 <HAL_GetTick>
 80019ac:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 80019ae:	bf00      	nop
 80019b0:	f7ff ffe8 	bl	8001984 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	1ad2      	subs	r2, r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d3f7      	bcc.n	80019b0 <HAL_Delay+0x14>
  {
  }
}
 80019c0:	bf00      	nop
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	f003 0307 	and.w	r3, r3, #7
 80019d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <NVIC_SetPriorityGrouping+0x44>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019de:	68ba      	ldr	r2, [r7, #8]
 80019e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e4:	4013      	ands	r3, r2
 80019e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fa:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <NVIC_SetPriorityGrouping+0x44>)
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	60d3      	str	r3, [r2, #12]
}
 8001a00:	bf00      	nop
 8001a02:	3714      	adds	r7, #20
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a14:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <NVIC_GetPriorityGrouping+0x18>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	0a1b      	lsrs	r3, r3, #8
 8001a1a:	f003 0307 	and.w	r3, r3, #7
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr
 8001a28:	e000ed00 	.word	0xe000ed00

08001a2c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	4603      	mov	r3, r0
 8001a34:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a36:	4909      	ldr	r1, [pc, #36]	; (8001a5c <NVIC_EnableIRQ+0x30>)
 8001a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3c:	095b      	lsrs	r3, r3, #5
 8001a3e:	79fa      	ldrb	r2, [r7, #7]
 8001a40:	f002 021f 	and.w	r2, r2, #31
 8001a44:	2001      	movs	r0, #1
 8001a46:	fa00 f202 	lsl.w	r2, r0, r2
 8001a4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e000e100 	.word	0xe000e100

08001a60 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	4603      	mov	r3, r0
 8001a68:	6039      	str	r1, [r7, #0]
 8001a6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001a6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	da0b      	bge.n	8001a8c <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a74:	490d      	ldr	r1, [pc, #52]	; (8001aac <NVIC_SetPriority+0x4c>)
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	f003 030f 	and.w	r3, r3, #15
 8001a7c:	3b04      	subs	r3, #4
 8001a7e:	683a      	ldr	r2, [r7, #0]
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	0112      	lsls	r2, r2, #4
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	440b      	add	r3, r1
 8001a88:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a8a:	e009      	b.n	8001aa0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8c:	4908      	ldr	r1, [pc, #32]	; (8001ab0 <NVIC_SetPriority+0x50>)
 8001a8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a92:	683a      	ldr	r2, [r7, #0]
 8001a94:	b2d2      	uxtb	r2, r2
 8001a96:	0112      	lsls	r2, r2, #4
 8001a98:	b2d2      	uxtb	r2, r2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000ed00 	.word	0xe000ed00
 8001ab0:	e000e100 	.word	0xe000e100

08001ab4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b089      	sub	sp, #36	; 0x24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac8:	69fb      	ldr	r3, [r7, #28]
 8001aca:	f1c3 0307 	rsb	r3, r3, #7
 8001ace:	2b04      	cmp	r3, #4
 8001ad0:	bf28      	it	cs
 8001ad2:	2304      	movcs	r3, #4
 8001ad4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3304      	adds	r3, #4
 8001ada:	2b06      	cmp	r3, #6
 8001adc:	d902      	bls.n	8001ae4 <NVIC_EncodePriority+0x30>
 8001ade:	69fb      	ldr	r3, [r7, #28]
 8001ae0:	3b03      	subs	r3, #3
 8001ae2:	e000      	b.n	8001ae6 <NVIC_EncodePriority+0x32>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae8:	2201      	movs	r2, #1
 8001aea:	69bb      	ldr	r3, [r7, #24]
 8001aec:	fa02 f303 	lsl.w	r3, r2, r3
 8001af0:	1e5a      	subs	r2, r3, #1
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	401a      	ands	r2, r3
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001afa:	2101      	movs	r1, #1
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	1e59      	subs	r1, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	; 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295
 8001b3c:	f7ff ff90 	bl	8001a60 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	; (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff2f 	bl	80019c8 <NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b84:	f7ff ff44 	bl	8001a10 <NVIC_GetPriorityGrouping>
 8001b88:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b8a:	687a      	ldr	r2, [r7, #4]
 8001b8c:	68b9      	ldr	r1, [r7, #8]
 8001b8e:	6978      	ldr	r0, [r7, #20]
 8001b90:	f7ff ff90 	bl	8001ab4 <NVIC_EncodePriority>
 8001b94:	4602      	mov	r2, r0
 8001b96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff5f 	bl	8001a60 <NVIC_SetPriority>
}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff ff37 	bl	8001a2c <NVIC_EnableIRQ>
}
 8001bbe:	bf00      	nop
 8001bc0:	3708      	adds	r7, #8
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	b082      	sub	sp, #8
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bce:	6878      	ldr	r0, [r7, #4]
 8001bd0:	f7ff ffa2 	bl	8001b18 <SysTick_Config>
 8001bd4:	4603      	mov	r3, r0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3708      	adds	r7, #8
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b087      	sub	sp, #28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001bea:	2300      	movs	r3, #0
 8001bec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001bf6:	e154      	b.n	8001ea2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	4013      	ands	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 8146 	beq.w	8001e9c <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d003      	beq.n	8001c20 <HAL_GPIO_Init+0x40>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b12      	cmp	r3, #18
 8001c1e:	d123      	bne.n	8001c68 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	08da      	lsrs	r2, r3, #3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3208      	adds	r2, #8
 8001c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	220f      	movs	r2, #15
 8001c38:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	4013      	ands	r3, r2
 8001c42:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	691a      	ldr	r2, [r3, #16]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	08da      	lsrs	r2, r3, #3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3208      	adds	r2, #8
 8001c62:	6939      	ldr	r1, [r7, #16]
 8001c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2));
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	2203      	movs	r2, #3
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f003 0203 	and.w	r2, r3, #3
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d00b      	beq.n	8001cbc <HAL_GPIO_Init+0xdc>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d007      	beq.n	8001cbc <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cb0:	2b11      	cmp	r3, #17
 8001cb2:	d003      	beq.n	8001cbc <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b12      	cmp	r3, #18
 8001cba:	d130      	bne.n	8001d1e <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	f003 0201 	and.w	r2, r3, #1
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	68db      	ldr	r3, [r3, #12]
 8001d22:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2));
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	005b      	lsls	r3, r3, #1
 8001d28:	2203      	movs	r2, #3
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	693a      	ldr	r2, [r7, #16]
 8001d32:	4013      	ands	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f000 80a0 	beq.w	8001e9c <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5c:	4a58      	ldr	r2, [pc, #352]	; (8001ec0 <HAL_GPIO_Init+0x2e0>)
 8001d5e:	4b58      	ldr	r3, [pc, #352]	; (8001ec0 <HAL_GPIO_Init+0x2e0>)
 8001d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6613      	str	r3, [r2, #96]	; 0x60
 8001d68:	4b55      	ldr	r3, [pc, #340]	; (8001ec0 <HAL_GPIO_Init+0x2e0>)
 8001d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001d74:	4a53      	ldr	r2, [pc, #332]	; (8001ec4 <HAL_GPIO_Init+0x2e4>)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	089b      	lsrs	r3, r3, #2
 8001d7a:	3302      	adds	r3, #2
 8001d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	220f      	movs	r2, #15
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4013      	ands	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d9e:	d019      	beq.n	8001dd4 <HAL_GPIO_Init+0x1f4>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a49      	ldr	r2, [pc, #292]	; (8001ec8 <HAL_GPIO_Init+0x2e8>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d013      	beq.n	8001dd0 <HAL_GPIO_Init+0x1f0>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a48      	ldr	r2, [pc, #288]	; (8001ecc <HAL_GPIO_Init+0x2ec>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d00d      	beq.n	8001dcc <HAL_GPIO_Init+0x1ec>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a47      	ldr	r2, [pc, #284]	; (8001ed0 <HAL_GPIO_Init+0x2f0>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d007      	beq.n	8001dc8 <HAL_GPIO_Init+0x1e8>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a46      	ldr	r2, [pc, #280]	; (8001ed4 <HAL_GPIO_Init+0x2f4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d101      	bne.n	8001dc4 <HAL_GPIO_Init+0x1e4>
 8001dc0:	2304      	movs	r3, #4
 8001dc2:	e008      	b.n	8001dd6 <HAL_GPIO_Init+0x1f6>
 8001dc4:	2307      	movs	r3, #7
 8001dc6:	e006      	b.n	8001dd6 <HAL_GPIO_Init+0x1f6>
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e004      	b.n	8001dd6 <HAL_GPIO_Init+0x1f6>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e002      	b.n	8001dd6 <HAL_GPIO_Init+0x1f6>
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <HAL_GPIO_Init+0x1f6>
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	f002 0203 	and.w	r2, r2, #3
 8001ddc:	0092      	lsls	r2, r2, #2
 8001dde:	4093      	lsls	r3, r2
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001de6:	4937      	ldr	r1, [pc, #220]	; (8001ec4 <HAL_GPIO_Init+0x2e4>)
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	089b      	lsrs	r3, r3, #2
 8001dec:	3302      	adds	r3, #2
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001df4:	4b38      	ldr	r3, [pc, #224]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4013      	ands	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d003      	beq.n	8001e18 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e18:	4a2f      	ldr	r2, [pc, #188]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001e1e:	4b2e      	ldr	r3, [pc, #184]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	43db      	mvns	r3, r3
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e42:	4a25      	ldr	r2, [pc, #148]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e48:	4b23      	ldr	r3, [pc, #140]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	43db      	mvns	r3, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4013      	ands	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_GPIO_Init+0x28c>
        {
          temp |= iocurrent;
 8001e64:	693a      	ldr	r2, [r7, #16]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e6c:	4a1a      	ldr	r2, [pc, #104]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_Init+0x2b6>
        {
          temp |= iocurrent;
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e96:	4a10      	ldr	r2, [pc, #64]	; (8001ed8 <HAL_GPIO_Init+0x2f8>)
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f47f aea3 	bne.w	8001bf8 <HAL_GPIO_Init+0x18>
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	371c      	adds	r7, #28
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	40010000 	.word	0x40010000
 8001ec8:	48000400 	.word	0x48000400
 8001ecc:	48000800 	.word	0x48000800
 8001ed0:	48000c00 	.word	0x48000c00
 8001ed4:	48001000 	.word	0x48001000
 8001ed8:	40010400 	.word	0x40010400

08001edc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691a      	ldr	r2, [r3, #16]
 8001eec:	887b      	ldrh	r3, [r7, #2]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	73fb      	strb	r3, [r7, #15]
 8001ef8:	e001      	b.n	8001efe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001efa:	2300      	movs	r3, #0
 8001efc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	460b      	mov	r3, r1
 8001f16:	807b      	strh	r3, [r7, #2]
 8001f18:	4613      	mov	r3, r2
 8001f1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f1c:	787b      	ldrb	r3, [r7, #1]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d003      	beq.n	8001f2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f22:	887a      	ldrh	r2, [r7, #2]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f28:	e002      	b.n	8001f30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f2a:	887a      	ldrh	r2, [r7, #2]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f30:	bf00      	nop
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d101      	bne.n	8001f4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e080      	b.n	8002050 <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d106      	bne.n	8001f68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f005 fc40 	bl	80077e8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2224      	movs	r2, #36	; 0x24
 8001f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	6812      	ldr	r2, [r2, #0]
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	f022 0201 	bic.w	r2, r2, #1
 8001f7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6852      	ldr	r2, [r2, #4]
 8001f88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6812      	ldr	r2, [r2, #0]
 8001f96:	6892      	ldr	r2, [r2, #8]
 8001f98:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d107      	bne.n	8001fb6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	6892      	ldr	r2, [r2, #8]
 8001fae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	e006      	b.n	8001fc4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	6892      	ldr	r2, [r2, #8]
 8001fbe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001fc2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	68db      	ldr	r3, [r3, #12]
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d104      	bne.n	8001fd6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001fd4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001fe4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fe8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	687a      	ldr	r2, [r7, #4]
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	68d2      	ldr	r2, [r2, #12]
 8001ff4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ff8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	6911      	ldr	r1, [r2, #16]
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	6952      	ldr	r2, [r2, #20]
 8002006:	4311      	orrs	r1, r2
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6992      	ldr	r2, [r2, #24]
 800200c:	0212      	lsls	r2, r2, #8
 800200e:	430a      	orrs	r2, r1
 8002010:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	69d1      	ldr	r1, [r2, #28]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	6a12      	ldr	r2, [r2, #32]
 800201e:	430a      	orrs	r2, r1
 8002020:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	6812      	ldr	r2, [r2, #0]
 800202a:	6812      	ldr	r2, [r2, #0]
 800202c:	f042 0201 	orr.w	r2, r2, #1
 8002030:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2220      	movs	r2, #32
 800203c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2200      	movs	r2, #0
 8002044:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af02      	add	r7, sp, #8
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	607a      	str	r2, [r7, #4]
 8002062:	461a      	mov	r2, r3
 8002064:	460b      	mov	r3, r1
 8002066:	817b      	strh	r3, [r7, #10]
 8002068:	4613      	mov	r3, r2
 800206a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 800206c:	2300      	movs	r3, #0
 800206e:	617b      	str	r3, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b20      	cmp	r3, #32
 800207a:	f040 80e6 	bne.w	800224a <HAL_I2C_Master_Transmit+0x1f2>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002084:	2b01      	cmp	r3, #1
 8002086:	d101      	bne.n	800208c <HAL_I2C_Master_Transmit+0x34>
 8002088:	2302      	movs	r3, #2
 800208a:	e0df      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	2201      	movs	r2, #1
 8002090:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002094:	f7ff fc76 	bl	8001984 <HAL_GetTick>
 8002098:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	9300      	str	r3, [sp, #0]
 800209e:	2319      	movs	r3, #25
 80020a0:	2201      	movs	r2, #1
 80020a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f000 fada 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_I2C_Master_Transmit+0x5e>
    {
      return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e0ca      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2221      	movs	r2, #33	; 0x21
 80020ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2210      	movs	r2, #16
 80020c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2200      	movs	r2, #0
 80020ca:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	893a      	ldrh	r2, [r7, #8]
 80020d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2200      	movs	r2, #0
 80020dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	2bff      	cmp	r3, #255	; 0xff
 80020e6:	d90f      	bls.n	8002108 <HAL_I2C_Master_Transmit+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	22ff      	movs	r2, #255	; 0xff
 80020ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f2:	b2da      	uxtb	r2, r3
 80020f4:	8979      	ldrh	r1, [r7, #10]
 80020f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 fc1f 	bl	8002944 <I2C_TransferConfig>
 8002106:	e071      	b.n	80021ec <HAL_I2C_Master_Transmit+0x194>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800210c:	b29a      	uxth	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002116:	b2da      	uxtb	r2, r3
 8002118:	8979      	ldrh	r1, [r7, #10]
 800211a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800211e:	9300      	str	r3, [sp, #0]
 8002120:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f000 fc0d 	bl	8002944 <I2C_TransferConfig>
    }

    while(hi2c->XferCount > 0U)
 800212a:	e05f      	b.n	80021ec <HAL_I2C_Master_Transmit+0x194>
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	6a39      	ldr	r1, [r7, #32]
 8002130:	68f8      	ldr	r0, [r7, #12]
 8002132:	f000 facf 	bl	80026d4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d007      	beq.n	800214c <HAL_I2C_Master_Transmit+0xf4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002140:	2b04      	cmp	r3, #4
 8002142:	d101      	bne.n	8002148 <HAL_I2C_Master_Transmit+0xf0>
        {
          return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e081      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
        }
        else
        {
          return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e07f      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
        }
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002154:	1c58      	adds	r0, r3, #1
 8002156:	68f9      	ldr	r1, [r7, #12]
 8002158:	6248      	str	r0, [r1, #36]	; 0x24
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002162:	b29b      	uxth	r3, r3
 8002164:	3b01      	subs	r3, #1
 8002166:	b29a      	uxth	r2, r3
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002170:	3b01      	subs	r3, #1
 8002172:	b29a      	uxth	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	851a      	strh	r2, [r3, #40]	; 0x28

      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217c:	2b00      	cmp	r3, #0
 800217e:	d135      	bne.n	80021ec <HAL_I2C_Master_Transmit+0x194>
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002184:	b29b      	uxth	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d030      	beq.n	80021ec <HAL_I2C_Master_Transmit+0x194>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	2200      	movs	r2, #0
 8002192:	2180      	movs	r1, #128	; 0x80
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f000 fa63 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	d001      	beq.n	80021a4 <HAL_I2C_Master_Transmit+0x14c>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e053      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	2bff      	cmp	r3, #255	; 0xff
 80021ac:	d90e      	bls.n	80021cc <HAL_I2C_Master_Transmit+0x174>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	22ff      	movs	r2, #255	; 0xff
 80021b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	8979      	ldrh	r1, [r7, #10]
 80021bc:	2300      	movs	r3, #0
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 fbbd 	bl	8002944 <I2C_TransferConfig>
 80021ca:	e00f      	b.n	80021ec <HAL_I2C_Master_Transmit+0x194>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021da:	b2da      	uxtb	r2, r3
 80021dc:	8979      	ldrh	r1, [r7, #10]
 80021de:	2300      	movs	r3, #0
 80021e0:	9300      	str	r3, [sp, #0]
 80021e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f000 fbac 	bl	8002944 <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f0:	b29b      	uxth	r3, r3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d19a      	bne.n	800212c <HAL_I2C_Master_Transmit+0xd4>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	6a39      	ldr	r1, [r7, #32]
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f000 faaa 	bl	8002754 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <HAL_I2C_Master_Transmit+0x1be>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	2b04      	cmp	r3, #4
 800220c:	d101      	bne.n	8002212 <HAL_I2C_Master_Transmit+0x1ba>
      {
        return HAL_ERROR;
 800220e:	2301      	movs	r3, #1
 8002210:	e01c      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
      }
      else
      {
        return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e01a      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2220      	movs	r2, #32
 800221c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6859      	ldr	r1, [r3, #4]
 8002228:	4b0a      	ldr	r3, [pc, #40]	; (8002254 <HAL_I2C_Master_Transmit+0x1fc>)
 800222a:	400b      	ands	r3, r1
 800222c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2220      	movs	r2, #32
 8002232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002246:	2300      	movs	r3, #0
 8002248:	e000      	b.n	800224c <HAL_I2C_Master_Transmit+0x1f4>
  }
  else
  {
    return HAL_BUSY;
 800224a:	2302      	movs	r3, #2
  }
}
 800224c:	4618      	mov	r0, r3
 800224e:	3718      	adds	r7, #24
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	fe00e800 	.word	0xfe00e800

08002258 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af02      	add	r7, sp, #8
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	607a      	str	r2, [r7, #4]
 8002262:	461a      	mov	r2, r3
 8002264:	460b      	mov	r3, r1
 8002266:	817b      	strh	r3, [r7, #10]
 8002268:	4613      	mov	r3, r2
 800226a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0U;
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b20      	cmp	r3, #32
 800227a:	f040 80e7 	bne.w	800244c <HAL_I2C_Master_Receive+0x1f4>
  {    
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_I2C_Master_Receive+0x34>
 8002288:	2302      	movs	r3, #2
 800228a:	e0e0      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002294:	f7ff fb76 	bl	8001984 <HAL_GetTick>
 8002298:	6178      	str	r0, [r7, #20]

    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	2319      	movs	r3, #25
 80022a0:	2201      	movs	r2, #1
 80022a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022a6:	68f8      	ldr	r0, [r7, #12]
 80022a8:	f000 f9da 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_I2C_Master_Receive+0x5e>
    {
      return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e0cb      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2222      	movs	r2, #34	; 0x22
 80022ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2210      	movs	r2, #16
 80022c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	893a      	ldrh	r2, [r7, #8]
 80022d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022e2:	b29b      	uxth	r3, r3
 80022e4:	2bff      	cmp	r3, #255	; 0xff
 80022e6:	d90f      	bls.n	8002308 <HAL_I2C_Master_Receive+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	22ff      	movs	r2, #255	; 0xff
 80022ec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	8979      	ldrh	r1, [r7, #10]
 80022f6:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 fb1f 	bl	8002944 <I2C_TransferConfig>
 8002306:	e072      	b.n	80023ee <HAL_I2C_Master_Receive+0x196>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800230c:	b29a      	uxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002316:	b2da      	uxtb	r2, r3
 8002318:	8979      	ldrh	r1, [r7, #10]
 800231a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f000 fb0d 	bl	8002944 <I2C_TransferConfig>
    }

    while(hi2c->XferCount > 0U)
 800232a:	e060      	b.n	80023ee <HAL_I2C_Master_Receive+0x196>
    {
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	6a39      	ldr	r1, [r7, #32]
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f000 fa4b 	bl	80027cc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_I2C_Master_Receive+0xf4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002340:	2b04      	cmp	r3, #4
 8002342:	d101      	bne.n	8002348 <HAL_I2C_Master_Receive+0xf0>
        {
          return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e082      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
        }
        else
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e080      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
        }
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002350:	1c59      	adds	r1, r3, #1
 8002352:	68fa      	ldr	r2, [r7, #12]
 8002354:	6251      	str	r1, [r2, #36]	; 0x24
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002364:	3b01      	subs	r3, #1
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002370:	b29b      	uxth	r3, r3
 8002372:	3b01      	subs	r3, #1
 8002374:	b29a      	uxth	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	855a      	strh	r2, [r3, #42]	; 0x2a

      if((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237e:	2b00      	cmp	r3, #0
 8002380:	d135      	bne.n	80023ee <HAL_I2C_Master_Receive+0x196>
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002386:	b29b      	uxth	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d030      	beq.n	80023ee <HAL_I2C_Master_Receive+0x196>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	6a3b      	ldr	r3, [r7, #32]
 8002392:	2200      	movs	r2, #0
 8002394:	2180      	movs	r1, #128	; 0x80
 8002396:	68f8      	ldr	r0, [r7, #12]
 8002398:	f000 f962 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_I2C_Master_Receive+0x14e>
        {
          return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e053      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
        }

        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	2bff      	cmp	r3, #255	; 0xff
 80023ae:	d90e      	bls.n	80023ce <HAL_I2C_Master_Receive+0x176>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	22ff      	movs	r2, #255	; 0xff
 80023b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ba:	b2da      	uxtb	r2, r3
 80023bc:	8979      	ldrh	r1, [r7, #10]
 80023be:	2300      	movs	r3, #0
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023c6:	68f8      	ldr	r0, [r7, #12]
 80023c8:	f000 fabc 	bl	8002944 <I2C_TransferConfig>
 80023cc:	e00f      	b.n	80023ee <HAL_I2C_Master_Receive+0x196>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d2:	b29a      	uxth	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	8979      	ldrh	r1, [r7, #10]
 80023e0:	2300      	movs	r3, #0
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 faab 	bl	8002944 <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d199      	bne.n	800232c <HAL_I2C_Master_Receive+0xd4>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	6a39      	ldr	r1, [r7, #32]
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f000 f9a9 	bl	8002754 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d007      	beq.n	8002418 <HAL_I2C_Master_Receive+0x1c0>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240c:	2b04      	cmp	r3, #4
 800240e:	d101      	bne.n	8002414 <HAL_I2C_Master_Receive+0x1bc>
      {
        return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e01c      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
      }
      else
      {
        return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e01a      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	2220      	movs	r2, #32
 800241e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6859      	ldr	r1, [r3, #4]
 800242a:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <HAL_I2C_Master_Receive+0x200>)
 800242c:	400b      	ands	r3, r1
 800242e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2220      	movs	r2, #32
 8002434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e000      	b.n	800244e <HAL_I2C_Master_Receive+0x1f6>
  }
  else
  {
    return HAL_BUSY;
 800244c:	2302      	movs	r3, #2
  }
}
 800244e:	4618      	mov	r0, r3
 8002450:	3718      	adds	r7, #24
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	fe00e800 	.word	0xfe00e800

0800245c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af02      	add	r7, sp, #8
 8002462:	60f8      	str	r0, [r7, #12]
 8002464:	607a      	str	r2, [r7, #4]
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	460b      	mov	r3, r1
 800246a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	613b      	str	r3, [r7, #16]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b20      	cmp	r3, #32
 800247e:	f040 80c6 	bne.w	800260e <HAL_I2C_IsDeviceReady+0x1b2>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800248c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002490:	d101      	bne.n	8002496 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8002492:	2302      	movs	r3, #2
 8002494:	e0bc      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800249c:	2b01      	cmp	r3, #1
 800249e:	d101      	bne.n	80024a4 <HAL_I2C_IsDeviceReady+0x48>
 80024a0:	2302      	movs	r3, #2
 80024a2:	e0b5      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2224      	movs	r2, #36	; 0x24
 80024b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode,DevAddress);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d107      	bne.n	80024d6 <HAL_I2C_IsDeviceReady+0x7a>
 80024c6:	897b      	ldrh	r3, [r7, #10]
 80024c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024d0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80024d4:	e004      	b.n	80024e0 <HAL_I2C_IsDeviceReady+0x84>
 80024d6:	897b      	ldrh	r3, [r7, #10]
 80024d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024dc:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80024e0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80024e2:	f7ff fa4f 	bl	8001984 <HAL_GetTick>
 80024e6:	6178      	str	r0, [r7, #20]
      while((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80024e8:	e018      	b.n	800251c <HAL_I2C_IsDeviceReady+0xc0>
      {
      	if(Timeout != HAL_MAX_DELAY)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f0:	d014      	beq.n	800251c <HAL_I2C_IsDeviceReady+0xc0>
      	{
          if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d007      	beq.n	8002508 <HAL_I2C_IsDeviceReady+0xac>
 80024f8:	f7ff fa44 	bl	8001984 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	1ad2      	subs	r2, r2, r3
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	429a      	cmp	r2, r3
 8002506:	d909      	bls.n	800251c <HAL_I2C_IsDeviceReady+0xc0>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2220      	movs	r2, #32
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e079      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
      while((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	699b      	ldr	r3, [r3, #24]
 8002522:	f003 0320 	and.w	r3, r3, #32
 8002526:	2b20      	cmp	r3, #32
 8002528:	d00c      	beq.n	8002544 <HAL_I2C_IsDeviceReady+0xe8>
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	f003 0310 	and.w	r3, r3, #16
 8002534:	2b10      	cmp	r3, #16
 8002536:	d005      	beq.n	8002544 <HAL_I2C_IsDeviceReady+0xe8>
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2ba0      	cmp	r3, #160	; 0xa0
 8002542:	d1d2      	bne.n	80024ea <HAL_I2C_IsDeviceReady+0x8e>
          }
        } 
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f003 0310 	and.w	r3, r3, #16
 800254e:	2b10      	cmp	r3, #16
 8002550:	d01a      	beq.n	8002588 <HAL_I2C_IsDeviceReady+0x12c>
      {
        /* Wait until STOPF flag is reset */ 
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2200      	movs	r2, #0
 800255a:	2120      	movs	r1, #32
 800255c:	68f8      	ldr	r0, [r7, #12]
 800255e:	f000 f87f 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <HAL_I2C_IsDeviceReady+0x110>
        {
          return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	e051      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2220      	movs	r2, #32
 8002572:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	e043      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	2200      	movs	r2, #0
 8002590:	2120      	movs	r1, #32
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f864 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <HAL_I2C_IsDeviceReady+0x146>
        {
          return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e036      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2210      	movs	r2, #16
 80025a8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2220      	movs	r2, #32
 80025b0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	1c5a      	adds	r2, r3, #1
 80025b6:	613a      	str	r2, [r7, #16]
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d118      	bne.n	80025f0 <HAL_I2C_IsDeviceReady+0x194>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	6812      	ldr	r2, [r2, #0]
 80025c6:	6852      	ldr	r2, [r2, #4]
 80025c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025cc:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */ 
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	2200      	movs	r2, #0
 80025d6:	2120      	movs	r1, #32
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 f841 	bl	8002660 <I2C_WaitOnFlagUntilTimeout>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_I2C_IsDeviceReady+0x18c>
        {
          return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e013      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2220      	movs	r2, #32
 80025ee:	61da      	str	r2, [r3, #28]
      }
    }while(I2C_Trials < Trials);
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	f4ff af60 	bcc.w	80024ba <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2220      	movs	r2, #32
 80025fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e000      	b.n	8002610 <HAL_I2C_IsDeviceReady+0x1b4>
  }
  else
  {
    return HAL_BUSY;
 800260e:	2302      	movs	r3, #2
  }
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b02      	cmp	r3, #2
 800262c:	d103      	bne.n	8002636 <I2C_Flush_TXDR+0x1e>
  {
     hi2c->Instance->TXDR = 0x00U;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2200      	movs	r2, #0
 8002634:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b01      	cmp	r3, #1
 8002642:	d007      	beq.n	8002654 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	6992      	ldr	r2, [r2, #24]
 800264e:	f042 0201 	orr.w	r2, r2, #1
 8002652:	619a      	str	r2, [r3, #24]
  }
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	4613      	mov	r3, r2
 800266e:	71fb      	strb	r3, [r7, #7]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002670:	e01c      	b.n	80026ac <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002678:	d018      	beq.n	80026ac <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002680:	f7ff f980 	bl	8001984 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	1ad2      	subs	r2, r2, r3
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	429a      	cmp	r2, r3
 800268e:	d90d      	bls.n	80026ac <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e00f      	b.n	80026cc <I2C_WaitOnFlagUntilTimeout+0x6c>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	401a      	ands	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	461a      	mov	r2, r3
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d0d3      	beq.n	8002672 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026e0:	e02c      	b.n	800273c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f8ce 	bl	8002888 <I2C_IsAcknowledgeFailed>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e02a      	b.n	800274c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026fc:	d01e      	beq.n	800273c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d007      	beq.n	8002714 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002704:	f7ff f93e 	bl	8001984 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	1ad2      	subs	r2, r2, r3
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	429a      	cmp	r2, r3
 8002712:	d913      	bls.n	800273c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002718:	f043 0220 	orr.w	r2, r3, #32
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e007      	b.n	800274c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	2b02      	cmp	r3, #2
 8002748:	d1cb      	bne.n	80026e2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002760:	e028      	b.n	80027b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	68b9      	ldr	r1, [r7, #8]
 8002766:	68f8      	ldr	r0, [r7, #12]
 8002768:	f000 f88e 	bl	8002888 <I2C_IsAcknowledgeFailed>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e026      	b.n	80027c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800277c:	f7ff f902 	bl	8001984 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	1ad2      	subs	r2, r2, r3
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	429a      	cmp	r2, r3
 800278a:	d913      	bls.n	80027b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002790:	f043 0220 	orr.w	r2, r3, #32
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2220      	movs	r2, #32
 800279c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e007      	b.n	80027c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	f003 0320 	and.w	r3, r3, #32
 80027be:	2b20      	cmp	r3, #32
 80027c0:	d1cf      	bne.n	8002762 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3710      	adds	r7, #16
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}

080027cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80027d8:	e048      	b.n	800286c <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	68b9      	ldr	r1, [r7, #8]
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 f852 	bl	8002888 <I2C_IsAcknowledgeFailed>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d001      	beq.n	80027ee <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e046      	b.n	800287c <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    }

    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	699b      	ldr	r3, [r3, #24]
 80027f4:	f003 0320 	and.w	r3, r3, #32
 80027f8:	2b20      	cmp	r3, #32
 80027fa:	d11c      	bne.n	8002836 <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2220      	movs	r2, #32
 8002802:	61da      	str	r2, [r3, #28]

      /* Clear Configuration Register 2 */
      I2C_RESET_CR2(hi2c);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	6859      	ldr	r1, [r3, #4]
 800280e:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>)
 8002810:	400b      	ands	r3, r1
 8002812:	6053      	str	r3, [r2, #4]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2200      	movs	r2, #0
 8002818:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2220      	movs	r2, #32
 800281e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e022      	b.n	800287c <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
    }

    /* Check for the Timeout */
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d007      	beq.n	800284c <I2C_WaitOnRXNEFlagUntilTimeout+0x80>
 800283c:	f7ff f8a2 	bl	8001984 <HAL_GetTick>
 8002840:	4602      	mov	r2, r0
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	1ad2      	subs	r2, r2, r3
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	429a      	cmp	r2, r3
 800284a:	d90f      	bls.n	800286c <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002850:	f043 0220 	orr.w	r2, r3, #32
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2220      	movs	r2, #32
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8002868:	2303      	movs	r3, #3
 800286a:	e007      	b.n	800287c <I2C_WaitOnRXNEFlagUntilTimeout+0xb0>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b04      	cmp	r3, #4
 8002878:	d1af      	bne.n	80027da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	fe00e800 	.word	0xfe00e800

08002888 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	699b      	ldr	r3, [r3, #24]
 800289a:	f003 0310 	and.w	r3, r3, #16
 800289e:	2b10      	cmp	r3, #16
 80028a0:	d148      	bne.n	8002934 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028a2:	e01c      	b.n	80028de <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028aa:	d018      	beq.n	80028de <I2C_IsAcknowledgeFailed+0x56>
      {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d007      	beq.n	80028c2 <I2C_IsAcknowledgeFailed+0x3a>
 80028b2:	f7ff f867 	bl	8001984 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	1ad2      	subs	r2, r2, r3
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d90d      	bls.n	80028de <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2220      	movs	r2, #32
 80028c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 80028da:	2303      	movs	r3, #3
 80028dc:	e02b      	b.n	8002936 <I2C_IsAcknowledgeFailed+0xae>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	699b      	ldr	r3, [r3, #24]
 80028e4:	f003 0320 	and.w	r3, r3, #32
 80028e8:	2b20      	cmp	r3, #32
 80028ea:	d1db      	bne.n	80028a4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2210      	movs	r2, #16
 80028f2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2220      	movs	r2, #32
 80028fa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028fc:	68f8      	ldr	r0, [r7, #12]
 80028fe:	f7ff fe8b 	bl	8002618 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	6859      	ldr	r1, [r3, #4]
 800290c:	4b0c      	ldr	r3, [pc, #48]	; (8002940 <I2C_IsAcknowledgeFailed+0xb8>)
 800290e:	400b      	ands	r3, r1
 8002910:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2204      	movs	r2, #4
 8002916:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2220      	movs	r2, #32
 800291c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e000      	b.n	8002936 <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	fe00e800 	.word	0xfe00e800

08002944 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002944:	b480      	push	{r7}
 8002946:	b087      	sub	sp, #28
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	607b      	str	r3, [r7, #4]
 800294e:	460b      	mov	r3, r1
 8002950:	817b      	strh	r3, [r7, #10]
 8002952:	4613      	mov	r3, r2
 8002954:	727b      	strb	r3, [r7, #9]
  uint32_t tmpreg = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	617b      	str	r3, [r7, #20]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002962:	697a      	ldr	r2, [r7, #20]
 8002964:	4b0d      	ldr	r3, [pc, #52]	; (800299c <I2C_TransferConfig+0x58>)
 8002966:	4013      	ands	r3, r2
 8002968:	617b      	str	r3, [r7, #20]

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 800296a:	897b      	ldrh	r3, [r7, #10]
 800296c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002970:	7a7b      	ldrb	r3, [r7, #9]
 8002972:	041b      	lsls	r3, r3, #16
 8002974:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002978:	431a      	orrs	r2, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	431a      	orrs	r2, r3
 800297e:	6a3b      	ldr	r3, [r7, #32]
 8002980:	4313      	orrs	r3, r2
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	4313      	orrs	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	605a      	str	r2, [r3, #4]
}
 8002990:	bf00      	nop
 8002992:	371c      	adds	r7, #28
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr
 800299c:	fc009800 	.word	0xfc009800

080029a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b20      	cmp	r3, #32
 80029b4:	d138      	bne.n	8002a28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e032      	b.n	8002a2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2224      	movs	r2, #36	; 0x24
 80029d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	6812      	ldr	r2, [r2, #0]
 80029de:	f022 0201 	bic.w	r2, r2, #1
 80029e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	6812      	ldr	r2, [r2, #0]
 80029ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	6811      	ldr	r1, [r2, #0]
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	6812      	ldr	r2, [r2, #0]
 8002a0e:	f042 0201 	orr.w	r2, r2, #1
 8002a12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2220      	movs	r2, #32
 8002a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e000      	b.n	8002a2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a28:	2302      	movs	r3, #2
  }
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a36:	b480      	push	{r7}
 8002a38:	b085      	sub	sp, #20
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
 8002a3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b20      	cmp	r3, #32
 8002a4e:	d139      	bne.n	8002ac4 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d101      	bne.n	8002a5e <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	e033      	b.n	8002ac6 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2224      	movs	r2, #36	; 0x24
 8002a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	6812      	ldr	r2, [r2, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	021b      	lsls	r3, r3, #8
 8002a92:	68fa      	ldr	r2, [r7, #12]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	68fa      	ldr	r2, [r7, #12]
 8002a9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	f042 0201 	orr.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	e000      	b.n	8002ac6 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8002ac4:	2302      	movs	r3, #2
  }
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3714      	adds	r7, #20
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.                
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);    
 8002ad8:	4a05      	ldr	r2, [pc, #20]	; (8002af0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002ada:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ae2:	6013      	str	r3, [r2, #0]
}
 8002ae4:	bf00      	nop
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40007000 	.word	0x40007000

08002af4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002af8:	4b04      	ldr	r3, [pc, #16]	; (8002b0c <HAL_PWREx_GetVoltageRange+0x18>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40007000 	.word	0x40007000

08002b10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.                    
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index = 0;  
 8002b18:	2300      	movs	r3, #0
 8002b1a:	60fb      	str	r3, [r7, #12]

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
  
  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b22:	d12f      	bne.n	8002b84 <HAL_PWREx_ControlVoltageScaling+0x74>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b24:	4b22      	ldr	r3, [pc, #136]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b30:	d037      	beq.n	8002ba2 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b32:	4a1f      	ldr	r2, [pc, #124]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b34:	4b1e      	ldr	r3, [pc, #120]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b40:	6013      	str	r3, [r2, #0]
      
      /* Wait until VOSF is cleared */      
      wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000));
 8002b42:	4b1c      	ldr	r3, [pc, #112]	; (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a1c      	ldr	r2, [pc, #112]	; (8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b48:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4c:	0c9b      	lsrs	r3, r3, #18
 8002b4e:	2232      	movs	r2, #50	; 0x32
 8002b50:	fb02 f303 	mul.w	r3, r2, r3
 8002b54:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8002b56:	e002      	b.n	8002b5e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
      while ((wait_loop_index != 0) && (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)))
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d006      	beq.n	8002b72 <HAL_PWREx_ControlVoltageScaling+0x62>
 8002b64:	4b12      	ldr	r3, [pc, #72]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b70:	d0f2      	beq.n	8002b58 <HAL_PWREx_ControlVoltageScaling+0x48>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b72:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b7e:	d110      	bne.n	8002ba2 <HAL_PWREx_ControlVoltageScaling+0x92>
      {
        return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e00f      	b.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x94>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b90:	d007      	beq.n	8002ba2 <HAL_PWREx_ControlVoltageScaling+0x92>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b92:	4a07      	ldr	r2, [pc, #28]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ba0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  
  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}  
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3714      	adds	r7, #20
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr
 8002bb0:	40007000 	.word	0x40007000
 8002bb4:	20000044 	.word	0x20000044
 8002bb8:	431bde83 	.word	0x431bde83

08002bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b08c      	sub	sp, #48	; 0x30
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f003 0310 	and.w	r3, r3, #16
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f000 80db 	beq.w	8002d8c <HAL_RCC_OscConfig+0x1d0>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8002bd6:	4ba2      	ldr	r3, [pc, #648]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 030c 	and.w	r3, r3, #12
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f040 8084 	bne.w	8002cec <HAL_RCC_OscConfig+0x130>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002be4:	4b9e      	ldr	r3, [pc, #632]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <HAL_RCC_OscConfig+0x40>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_RCC_OscConfig+0x40>
      {
        return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e39b      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a1a      	ldr	r2, [r3, #32]
 8002c00:	4b97      	ldr	r3, [pc, #604]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f003 0308 	and.w	r3, r3, #8
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d004      	beq.n	8002c16 <HAL_RCC_OscConfig+0x5a>
 8002c0c:	4b94      	ldr	r3, [pc, #592]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c14:	e005      	b.n	8002c22 <HAL_RCC_OscConfig+0x66>
 8002c16:	4b92      	ldr	r3, [pc, #584]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c1c:	091b      	lsrs	r3, r3, #4
 8002c1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d923      	bls.n	8002c6e <HAL_RCC_OscConfig+0xb2>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 fdf4 	bl	8003818 <RCC_SetFlashLatencyFromMSIRange>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_RCC_OscConfig+0x7e>
          {
            return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e37c      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c3a:	4a89      	ldr	r2, [pc, #548]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c3c:	4b88      	ldr	r3, [pc, #544]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f043 0308 	orr.w	r3, r3, #8
 8002c44:	6013      	str	r3, [r2, #0]
 8002c46:	4986      	ldr	r1, [pc, #536]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c48:	4b85      	ldr	r3, [pc, #532]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c58:	4981      	ldr	r1, [pc, #516]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c5a:	4b81      	ldr	r3, [pc, #516]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69db      	ldr	r3, [r3, #28]
 8002c66:	021b      	lsls	r3, r3, #8
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	604b      	str	r3, [r1, #4]
 8002c6c:	e022      	b.n	8002cb4 <HAL_RCC_OscConfig+0xf8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c6e:	4a7c      	ldr	r2, [pc, #496]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c70:	4b7b      	ldr	r3, [pc, #492]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f043 0308 	orr.w	r3, r3, #8
 8002c78:	6013      	str	r3, [r2, #0]
 8002c7a:	4979      	ldr	r1, [pc, #484]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c7c:	4b78      	ldr	r3, [pc, #480]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c8c:	4974      	ldr	r1, [pc, #464]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c8e:	4b74      	ldr	r3, [pc, #464]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	021b      	lsls	r3, r3, #8
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a1b      	ldr	r3, [r3, #32]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f000 fdb7 	bl	8003818 <RCC_SetFlashLatencyFromMSIRange>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e33f      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002cb4:	f000 fc66 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8002cb8:	4601      	mov	r1, r0
 8002cba:	4b69      	ldr	r3, [pc, #420]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002cc2:	23f0      	movs	r3, #240	; 0xf0
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	fa93 f3a3 	rbit	r3, r3
 8002ccc:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	fab3 f383 	clz	r3, r3
 8002cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd8:	4a62      	ldr	r2, [pc, #392]	; (8002e64 <HAL_RCC_OscConfig+0x2a8>)
 8002cda:	5cd3      	ldrb	r3, [r2, r3]
 8002cdc:	fa21 f303 	lsr.w	r3, r1, r3
 8002ce0:	4a61      	ldr	r2, [pc, #388]	; (8002e68 <HAL_RCC_OscConfig+0x2ac>)
 8002ce2:	6013      	str	r3, [r2, #0]
        
        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8002ce4:	2000      	movs	r0, #0
 8002ce6:	f7fe fe23 	bl	8001930 <HAL_InitTick>
 8002cea:	e04f      	b.n	8002d8c <HAL_RCC_OscConfig+0x1d0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d032      	beq.n	8002d5a <HAL_RCC_OscConfig+0x19e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cf4:	4a5a      	ldr	r2, [pc, #360]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002cf6:	4b5a      	ldr	r3, [pc, #360]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d00:	f7fe fe40 	bl	8001984 <HAL_GetTick>
 8002d04:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x15e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d08:	f7fe fe3c 	bl	8001984 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e30c      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 8002d1a:	4b51      	ldr	r3, [pc, #324]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0302 	and.w	r3, r3, #2
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x14c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d26:	4a4e      	ldr	r2, [pc, #312]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d28:	4b4d      	ldr	r3, [pc, #308]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f043 0308 	orr.w	r3, r3, #8
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	494b      	ldr	r1, [pc, #300]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d34:	4b4a      	ldr	r3, [pc, #296]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a1b      	ldr	r3, [r3, #32]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d44:	4946      	ldr	r1, [pc, #280]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d46:	4b46      	ldr	r3, [pc, #280]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	021b      	lsls	r3, r3, #8
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
 8002d58:	e018      	b.n	8002d8c <HAL_RCC_OscConfig+0x1d0>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d5a:	4a41      	ldr	r2, [pc, #260]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d5c:	4b40      	ldr	r3, [pc, #256]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d66:	f7fe fe0d 	bl	8001984 <HAL_GetTick>
 8002d6a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002d6c:	e008      	b.n	8002d80 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d6e:	f7fe fe09 	bl	8001984 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d901      	bls.n	8002d80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e2d9      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != RESET)
 8002d80:	4b37      	ldr	r3, [pc, #220]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 0302 	and.w	r3, r3, #2
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d1f0      	bne.n	8002d6e <HAL_RCC_OscConfig+0x1b2>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d07a      	beq.n	8002e8e <HAL_RCC_OscConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8002d98:	4b31      	ldr	r3, [pc, #196]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 030c 	and.w	r3, r3, #12
 8002da0:	2b08      	cmp	r3, #8
 8002da2:	d00b      	beq.n	8002dbc <HAL_RCC_OscConfig+0x200>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002da4:	4b2e      	ldr	r3, [pc, #184]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || 
 8002dac:	2b0c      	cmp	r3, #12
 8002dae:	d111      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x218>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002db0:	4b2b      	ldr	r3, [pc, #172]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	f003 0303 	and.w	r3, r3, #3
 8002db8:	2b03      	cmp	r3, #3
 8002dba:	d10b      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x218>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	4b28      	ldr	r3, [pc, #160]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d061      	beq.n	8002e8c <HAL_RCC_OscConfig+0x2d0>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d15d      	bne.n	8002e8c <HAL_RCC_OscConfig+0x2d0>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e2af      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ddc:	d106      	bne.n	8002dec <HAL_RCC_OscConfig+0x230>
 8002dde:	4a20      	ldr	r2, [pc, #128]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002de0:	4b1f      	ldr	r3, [pc, #124]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de8:	6013      	str	r3, [r2, #0]
 8002dea:	e01d      	b.n	8002e28 <HAL_RCC_OscConfig+0x26c>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002df4:	d10c      	bne.n	8002e10 <HAL_RCC_OscConfig+0x254>
 8002df6:	4a1a      	ldr	r2, [pc, #104]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002df8:	4b19      	ldr	r3, [pc, #100]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e00:	6013      	str	r3, [r2, #0]
 8002e02:	4a17      	ldr	r2, [pc, #92]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e04:	4b16      	ldr	r3, [pc, #88]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e0c:	6013      	str	r3, [r2, #0]
 8002e0e:	e00b      	b.n	8002e28 <HAL_RCC_OscConfig+0x26c>
 8002e10:	4a13      	ldr	r2, [pc, #76]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e12:	4b13      	ldr	r3, [pc, #76]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	4a10      	ldr	r2, [pc, #64]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e1e:	4b10      	ldr	r3, [pc, #64]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d013      	beq.n	8002e58 <HAL_RCC_OscConfig+0x29c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e30:	f7fe fda8 	bl	8001984 <HAL_GetTick>
 8002e34:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x28e>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e38:	f7fe fda4 	bl	8001984 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	; 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x28e>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e274      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 8002e4a:	4b05      	ldr	r3, [pc, #20]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x27c>
 8002e56:	e01a      	b.n	8002e8e <HAL_RCC_OscConfig+0x2d2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e58:	f7fe fd94 	bl	8001984 <HAL_GetTick>
 8002e5c:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002e5e:	e00e      	b.n	8002e7e <HAL_RCC_OscConfig+0x2c2>
 8002e60:	40021000 	.word	0x40021000
 8002e64:	080082c4 	.word	0x080082c4
 8002e68:	20000044 	.word	0x20000044
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e6c:	f7fe fd8a 	bl	8001984 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b64      	cmp	r3, #100	; 0x64
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x2c2>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e25a      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002e7e:	4bb0      	ldr	r3, [pc, #704]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1f0      	bne.n	8002e6c <HAL_RCC_OscConfig+0x2b0>
 8002e8a:	e000      	b.n	8002e8e <HAL_RCC_OscConfig+0x2d2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d07f      	beq.n	8002f9a <HAL_RCC_OscConfig+0x3de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002e9a:	4ba9      	ldr	r3, [pc, #676]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	f003 030c 	and.w	r3, r3, #12
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d00b      	beq.n	8002ebe <HAL_RCC_OscConfig+0x302>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002ea6:	4ba6      	ldr	r3, [pc, #664]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||
 8002eae:	2b0c      	cmp	r3, #12
 8002eb0:	d127      	bne.n	8002f02 <HAL_RCC_OscConfig+0x346>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002eb2:	4ba3      	ldr	r3, [pc, #652]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	f003 0303 	and.w	r3, r3, #3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d121      	bne.n	8002f02 <HAL_RCC_OscConfig+0x346>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ebe:	4ba0      	ldr	r3, [pc, #640]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d005      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x31a>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e22e      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ed6:	489a      	ldr	r0, [pc, #616]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002ed8:	4b99      	ldr	r3, [pc, #612]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6919      	ldr	r1, [r3, #16]
 8002ee4:	f04f 53f8 	mov.w	r3, #520093696	; 0x1f000000
 8002ee8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	fa93 f3a3 	rbit	r3, r3
 8002ef0:	61bb      	str	r3, [r7, #24]
  return(result);
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	fab3 f383 	clz	r3, r3
 8002ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8002efc:	4313      	orrs	r3, r2
 8002efe:	6043      	str	r3, [r0, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f00:	e04b      	b.n	8002f9a <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d02e      	beq.n	8002f68 <HAL_RCC_OscConfig+0x3ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f0a:	4a8d      	ldr	r2, [pc, #564]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f0c:	4b8c      	ldr	r3, [pc, #560]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f16:	f7fe fd35 	bl	8001984 <HAL_GetTick>
 8002f1a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x374>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f1e:	f7fe fd31 	bl	8001984 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x374>
          {
            return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e201      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002f30:	4b83      	ldr	r3, [pc, #524]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d0f0      	beq.n	8002f1e <HAL_RCC_OscConfig+0x362>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f3c:	4880      	ldr	r0, [pc, #512]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f3e:	4b80      	ldr	r3, [pc, #512]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6919      	ldr	r1, [r3, #16]
 8002f4a:	f04f 53f8 	mov.w	r3, #520093696	; 0x1f000000
 8002f4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	fa93 f3a3 	rbit	r3, r3
 8002f56:	613b      	str	r3, [r7, #16]
  return(result);
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	fab3 f383 	clz	r3, r3
 8002f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f62:	4313      	orrs	r3, r2
 8002f64:	6043      	str	r3, [r0, #4]
 8002f66:	e018      	b.n	8002f9a <HAL_RCC_OscConfig+0x3de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f68:	4a75      	ldr	r2, [pc, #468]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f6a:	4b75      	ldr	r3, [pc, #468]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7fe fd06 	bl	8001984 <HAL_GetTick>
 8002f78:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f7c:	f7fe fd02 	bl	8001984 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e1d2      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != RESET)
 8002f8e:	4b6c      	ldr	r3, [pc, #432]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x3c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d03c      	beq.n	8003020 <HAL_RCC_OscConfig+0x464>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	695b      	ldr	r3, [r3, #20]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d01c      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x42c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fae:	4a64      	ldr	r2, [pc, #400]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002fb0:	4b63      	ldr	r3, [pc, #396]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002fb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fb6:	f043 0301 	orr.w	r3, r3, #1
 8002fba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fbe:	f7fe fce1 	bl	8001984 <HAL_GetTick>
 8002fc2:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x41c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc6:	f7fe fcdd 	bl	8001984 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x41c>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e1ad      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == RESET)
 8002fd8:	4b59      	ldr	r3, [pc, #356]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d0ef      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x40a>
 8002fe6:	e01b      	b.n	8003020 <HAL_RCC_OscConfig+0x464>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fe8:	4a55      	ldr	r2, [pc, #340]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002fea:	4b55      	ldr	r3, [pc, #340]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8002fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ff0:	f023 0301 	bic.w	r3, r3, #1
 8002ff4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ff8:	f7fe fcc4 	bl	8001984 <HAL_GetTick>
 8002ffc:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8002ffe:	e008      	b.n	8003012 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003000:	f7fe fcc0 	bl	8001984 <HAL_GetTick>
 8003004:	4602      	mov	r2, r0
 8003006:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003008:	1ad3      	subs	r3, r2, r3
 800300a:	2b02      	cmp	r3, #2
 800300c:	d901      	bls.n	8003012 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 800300e:	2303      	movs	r3, #3
 8003010:	e190      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != RESET)
 8003012:	4b4b      	ldr	r3, [pc, #300]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8003014:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d1ef      	bne.n	8003000 <HAL_RCC_OscConfig+0x444>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 80a9 	beq.w	8003180 <HAL_RCC_OscConfig+0x5c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800302e:	2300      	movs	r3, #0
 8003030:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003034:	4b42      	ldr	r3, [pc, #264]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8003036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d10e      	bne.n	800305e <HAL_RCC_OscConfig+0x4a2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003040:	4a3f      	ldr	r2, [pc, #252]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8003042:	4b3f      	ldr	r3, [pc, #252]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8003044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800304a:	6593      	str	r3, [r2, #88]	; 0x58
 800304c:	4b3c      	ldr	r3, [pc, #240]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 800304e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003054:	60fb      	str	r3, [r7, #12]
 8003056:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003058:	2301      	movs	r3, #1
 800305a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800305e:	4b39      	ldr	r3, [pc, #228]	; (8003144 <HAL_RCC_OscConfig+0x588>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003066:	2b00      	cmp	r3, #0
 8003068:	d118      	bne.n	800309c <HAL_RCC_OscConfig+0x4e0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800306a:	4a36      	ldr	r2, [pc, #216]	; (8003144 <HAL_RCC_OscConfig+0x588>)
 800306c:	4b35      	ldr	r3, [pc, #212]	; (8003144 <HAL_RCC_OscConfig+0x588>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003074:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003076:	f7fe fc85 	bl	8001984 <HAL_GetTick>
 800307a:	62b8      	str	r0, [r7, #40]	; 0x28

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800307c:	e008      	b.n	8003090 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800307e:	f7fe fc81 	bl	8001984 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d901      	bls.n	8003090 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 800308c:	2303      	movs	r3, #3
 800308e:	e151      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003090:	4b2c      	ldr	r3, [pc, #176]	; (8003144 <HAL_RCC_OscConfig+0x588>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003098:	2b00      	cmp	r3, #0
 800309a:	d0f0      	beq.n	800307e <HAL_RCC_OscConfig+0x4c2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d108      	bne.n	80030b6 <HAL_RCC_OscConfig+0x4fa>
 80030a4:	4a26      	ldr	r2, [pc, #152]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030a6:	4b26      	ldr	r3, [pc, #152]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ac:	f043 0301 	orr.w	r3, r3, #1
 80030b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030b4:	e024      	b.n	8003100 <HAL_RCC_OscConfig+0x544>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	2b05      	cmp	r3, #5
 80030bc:	d110      	bne.n	80030e0 <HAL_RCC_OscConfig+0x524>
 80030be:	4a20      	ldr	r2, [pc, #128]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030c0:	4b1f      	ldr	r3, [pc, #124]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c6:	f043 0304 	orr.w	r3, r3, #4
 80030ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030ce:	4a1c      	ldr	r2, [pc, #112]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030d0:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030de:	e00f      	b.n	8003100 <HAL_RCC_OscConfig+0x544>
 80030e0:	4a17      	ldr	r2, [pc, #92]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030e2:	4b17      	ldr	r3, [pc, #92]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e8:	f023 0301 	bic.w	r3, r3, #1
 80030ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030f0:	4a13      	ldr	r2, [pc, #76]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030f2:	4b13      	ldr	r3, [pc, #76]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 80030f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f8:	f023 0304 	bic.w	r3, r3, #4
 80030fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d016      	beq.n	8003136 <HAL_RCC_OscConfig+0x57a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003108:	f7fe fc3c 	bl	8001984 <HAL_GetTick>
 800310c:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 800310e:	e00a      	b.n	8003126 <HAL_RCC_OscConfig+0x56a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003110:	f7fe fc38 	bl	8001984 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	f241 3288 	movw	r2, #5000	; 0x1388
 800311e:	4293      	cmp	r3, r2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0x56a>
        {
          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e106      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003126:	4b06      	ldr	r3, [pc, #24]	; (8003140 <HAL_RCC_OscConfig+0x584>)
 8003128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0ed      	beq.n	8003110 <HAL_RCC_OscConfig+0x554>
 8003134:	e01a      	b.n	800316c <HAL_RCC_OscConfig+0x5b0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003136:	f7fe fc25 	bl	8001984 <HAL_GetTick>
 800313a:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800313c:	e00f      	b.n	800315e <HAL_RCC_OscConfig+0x5a2>
 800313e:	bf00      	nop
 8003140:	40021000 	.word	0x40021000
 8003144:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003148:	f7fe fc1c 	bl	8001984 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	f241 3288 	movw	r2, #5000	; 0x1388
 8003156:	4293      	cmp	r3, r2
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0x5a2>
        {
          return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e0ea      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != RESET)
 800315e:	4b77      	ldr	r3, [pc, #476]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1ed      	bne.n	8003148 <HAL_RCC_OscConfig+0x58c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800316c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003170:	2b01      	cmp	r3, #1
 8003172:	d105      	bne.n	8003180 <HAL_RCC_OscConfig+0x5c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003174:	4a71      	ldr	r2, [pc, #452]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003176:	4b71      	ldr	r3, [pc, #452]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800317a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800317e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0320 	and.w	r3, r3, #32
 8003188:	2b00      	cmp	r3, #0
 800318a:	d03c      	beq.n	8003206 <HAL_RCC_OscConfig+0x64a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01c      	beq.n	80031ce <HAL_RCC_OscConfig+0x612>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003194:	4a69      	ldr	r2, [pc, #420]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003196:	4b69      	ldr	r3, [pc, #420]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003198:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800319c:	f043 0301 	orr.w	r3, r3, #1
 80031a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a4:	f7fe fbee 	bl	8001984 <HAL_GetTick>
 80031a8:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 80031aa:	e008      	b.n	80031be <HAL_RCC_OscConfig+0x602>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031ac:	f7fe fbea 	bl	8001984 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d901      	bls.n	80031be <HAL_RCC_OscConfig+0x602>
        {
          return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	e0ba      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == RESET)
 80031be:	4b5f      	ldr	r3, [pc, #380]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80031c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031c4:	f003 0302 	and.w	r3, r3, #2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d0ef      	beq.n	80031ac <HAL_RCC_OscConfig+0x5f0>
 80031cc:	e01b      	b.n	8003206 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031ce:	4a5b      	ldr	r2, [pc, #364]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80031d0:	4b5a      	ldr	r3, [pc, #360]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80031d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031d6:	f023 0301 	bic.w	r3, r3, #1
 80031da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031de:	f7fe fbd1 	bl	8001984 <HAL_GetTick>
 80031e2:	62b8      	str	r0, [r7, #40]	; 0x28

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 80031e4:	e008      	b.n	80031f8 <HAL_RCC_OscConfig+0x63c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031e6:	f7fe fbcd 	bl	8001984 <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b02      	cmp	r3, #2
 80031f2:	d901      	bls.n	80031f8 <HAL_RCC_OscConfig+0x63c>
        {
          return HAL_TIMEOUT;
 80031f4:	2303      	movs	r3, #3
 80031f6:	e09d      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != RESET)
 80031f8:	4b50      	ldr	r3, [pc, #320]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80031fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b00      	cmp	r3, #0
 8003204:	d1ef      	bne.n	80031e6 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320a:	2b00      	cmp	r3, #0
 800320c:	f000 8091 	beq.w	8003332 <HAL_RCC_OscConfig+0x776>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003210:	4b4a      	ldr	r3, [pc, #296]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f003 030c 	and.w	r3, r3, #12
 8003218:	2b0c      	cmp	r3, #12
 800321a:	f000 8088 	beq.w	800332e <HAL_RCC_OscConfig+0x772>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003222:	2b02      	cmp	r3, #2
 8003224:	d155      	bne.n	80032d2 <HAL_RCC_OscConfig+0x716>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003226:	4a45      	ldr	r2, [pc, #276]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003228:	4b44      	ldr	r3, [pc, #272]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003230:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003232:	f7fe fba7 	bl	8001984 <HAL_GetTick>
 8003236:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800323a:	f7fe fba3 	bl	8001984 <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b02      	cmp	r3, #2
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e073      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800324c:	4b3b      	ldr	r3, [pc, #236]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d1f0      	bne.n	800323a <HAL_RCC_OscConfig+0x67e>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003258:	4938      	ldr	r1, [pc, #224]	; (800333c <HAL_RCC_OscConfig+0x780>)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325e:	3b01      	subs	r3, #1
 8003260:	011a      	lsls	r2, r3, #4
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003266:	021b      	lsls	r3, r3, #8
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003274:	085b      	lsrs	r3, r3, #1
 8003276:	3b01      	subs	r3, #1
 8003278:	055b      	lsls	r3, r3, #21
 800327a:	431a      	orrs	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003280:	085b      	lsrs	r3, r3, #1
 8003282:	3b01      	subs	r3, #1
 8003284:	065b      	lsls	r3, r3, #25
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800328c:	06db      	lsls	r3, r3, #27
 800328e:	4313      	orrs	r3, r2
 8003290:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003292:	4a2a      	ldr	r2, [pc, #168]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003294:	4b29      	ldr	r3, [pc, #164]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800329e:	4a27      	ldr	r2, [pc, #156]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032a0:	4b26      	ldr	r3, [pc, #152]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032a8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032aa:	f7fe fb6b 	bl	8001984 <HAL_GetTick>
 80032ae:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x708>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b2:	f7fe fb67 	bl	8001984 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x708>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e037      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80032c4:	4b1d      	ldr	r3, [pc, #116]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0f0      	beq.n	80032b2 <HAL_RCC_OscConfig+0x6f6>
 80032d0:	e02f      	b.n	8003332 <HAL_RCC_OscConfig+0x776>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d2:	4a1a      	ldr	r2, [pc, #104]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032d4:	4b19      	ldr	r3, [pc, #100]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032dc:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
        if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 80032de:	4b17      	ldr	r3, [pc, #92]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <HAL_RCC_OscConfig+0x73a>
           && 
           (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == RESET)
#endif /* RCC_PLLSAI2_SUPPORT */
          )
        {  
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032ea:	4a14      	ldr	r2, [pc, #80]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032ec:	4b13      	ldr	r3, [pc, #76]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	f023 0303 	bic.w	r3, r3, #3
 80032f4:	60d3      	str	r3, [r2, #12]
        }
        
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80032f6:	4a11      	ldr	r2, [pc, #68]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032f8:	4b10      	ldr	r3, [pc, #64]	; (800333c <HAL_RCC_OscConfig+0x780>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003300:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003304:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003306:	f7fe fb3d 	bl	8001984 <HAL_GetTick>
 800330a:	62b8      	str	r0, [r7, #40]	; 0x28

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x764>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7fe fb39 	bl	8001984 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x764>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e009      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8003320:	4b06      	ldr	r3, [pc, #24]	; (800333c <HAL_RCC_OscConfig+0x780>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0x752>
 800332c:	e001      	b.n	8003332 <HAL_RCC_OscConfig+0x776>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	e000      	b.n	8003334 <HAL_RCC_OscConfig+0x778>
    }
  }
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3730      	adds	r7, #48	; 0x30
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40021000 	.word	0x40021000

08003340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
 8003348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800334e:	4b89      	ldr	r3, [pc, #548]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0207 	and.w	r2, r3, #7
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d210      	bcs.n	800337e <HAL_RCC_ClockConfig+0x3e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800335c:	4985      	ldr	r1, [pc, #532]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 800335e:	4b85      	ldr	r3, [pc, #532]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f023 0207 	bic.w	r2, r3, #7
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	4313      	orrs	r3, r2
 800336a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800336c:	4b81      	ldr	r3, [pc, #516]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0207 	and.w	r2, r3, #7
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d001      	beq.n	800337e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e0f6      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d008      	beq.n	800339c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800338a:	497b      	ldr	r1, [pc, #492]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 800338c:	4b7a      	ldr	r3, [pc, #488]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	4313      	orrs	r3, r2
 800339a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 808e 	beq.w	80034c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d107      	bne.n	80033c2 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == RESET)
 80033b2:	4b71      	ldr	r3, [pc, #452]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d121      	bne.n	8003402 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e0d4      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b03      	cmp	r3, #3
 80033c8:	d107      	bne.n	80033da <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RESET)
 80033ca:	4b6b      	ldr	r3, [pc, #428]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d115      	bne.n	8003402 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 80033d6:	2301      	movs	r3, #1
 80033d8:	e0c8      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      }
    }
    /* MSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d107      	bne.n	80033f2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the MSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RESET)
 80033e2:	4b65      	ldr	r3, [pc, #404]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d109      	bne.n	8003402 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e0bc      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 80033f2:	4b61      	ldr	r3, [pc, #388]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_RCC_ClockConfig+0xc2>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e0b4      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003402:	495d      	ldr	r1, [pc, #372]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003404:	4b5c      	ldr	r3, [pc, #368]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f023 0203 	bic.w	r2, r3, #3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	4313      	orrs	r3, r2
 8003412:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003414:	f7fe fab6 	bl	8001984 <HAL_GetTick>
 8003418:	6178      	str	r0, [r7, #20]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d112      	bne.n	8003448 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 8003422:	e00a      	b.n	800343a <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003424:	f7fe faae 	bl	8001984 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003432:	4293      	cmp	r3, r2
 8003434:	d901      	bls.n	800343a <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e098      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSE)
 800343a:	4b4f      	ldr	r3, [pc, #316]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 030c 	and.w	r3, r3, #12
 8003442:	2b08      	cmp	r3, #8
 8003444:	d1ee      	bne.n	8003424 <HAL_RCC_ClockConfig+0xe4>
 8003446:	e03e      	b.n	80034c6 <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	2b03      	cmp	r3, #3
 800344e:	d112      	bne.n	8003476 <HAL_RCC_ClockConfig+0x136>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003450:	e00a      	b.n	8003468 <HAL_RCC_ClockConfig+0x128>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003452:	f7fe fa97 	bl	8001984 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003460:	4293      	cmp	r3, r2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_ClockConfig+0x128>
        {
          return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e081      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003468:	4b43      	ldr	r3, [pc, #268]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 030c 	and.w	r3, r3, #12
 8003470:	2b0c      	cmp	r3, #12
 8003472:	d1ee      	bne.n	8003452 <HAL_RCC_ClockConfig+0x112>
 8003474:	e027      	b.n	80034c6 <HAL_RCC_ClockConfig+0x186>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d11d      	bne.n	80034ba <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 800347e:	e00a      	b.n	8003496 <HAL_RCC_ClockConfig+0x156>
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003480:	f7fe fa80 	bl	8001984 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f241 3288 	movw	r2, #5000	; 0x1388
 800348e:	4293      	cmp	r3, r2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_ClockConfig+0x156>
        {
          return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e06a      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_MSI)
 8003496:	4b38      	ldr	r3, [pc, #224]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1ee      	bne.n	8003480 <HAL_RCC_ClockConfig+0x140>
 80034a2:	e010      	b.n	80034c6 <HAL_RCC_ClockConfig+0x186>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
      {
        if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034a4:	f7fe fa6e 	bl	8001984 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e058      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_HSI)
 80034ba:	4b2f      	ldr	r3, [pc, #188]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 030c 	and.w	r3, r3, #12
 80034c2:	2b04      	cmp	r3, #4
 80034c4:	d1ee      	bne.n	80034a4 <HAL_RCC_ClockConfig+0x164>
      }
    }
  }
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80034c6:	4b2b      	ldr	r3, [pc, #172]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0207 	and.w	r2, r3, #7
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d910      	bls.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d4:	4927      	ldr	r1, [pc, #156]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 80034d6:	4b27      	ldr	r3, [pc, #156]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f023 0207 	bic.w	r2, r3, #7
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034e4:	4b23      	ldr	r3, [pc, #140]	; (8003574 <HAL_RCC_ClockConfig+0x234>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0207 	and.w	r2, r3, #7
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d001      	beq.n	80034f6 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e03a      	b.n	800356c <HAL_RCC_ClockConfig+0x22c>
    }
  }
  
  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d008      	beq.n	8003514 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003502:	491d      	ldr	r1, [pc, #116]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003504:	4b1c      	ldr	r3, [pc, #112]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	4313      	orrs	r3, r2
 8003512:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d009      	beq.n	8003534 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003520:	4915      	ldr	r1, [pc, #84]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003522:	4b15      	ldr	r3, [pc, #84]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	4313      	orrs	r3, r2
 8003532:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8003534:	f000 f826 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8003538:	4601      	mov	r1, r0
 800353a:	4b0f      	ldr	r3, [pc, #60]	; (8003578 <HAL_RCC_ClockConfig+0x238>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003542:	23f0      	movs	r3, #240	; 0xf0
 8003544:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	fa93 f3a3 	rbit	r3, r3
 800354c:	60fb      	str	r3, [r7, #12]
  return(result);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	fab3 f383 	clz	r3, r3
 8003554:	fa22 f303 	lsr.w	r3, r2, r3
 8003558:	4a08      	ldr	r2, [pc, #32]	; (800357c <HAL_RCC_ClockConfig+0x23c>)
 800355a:	5cd3      	ldrb	r3, [r2, r3]
 800355c:	fa21 f303 	lsr.w	r3, r1, r3
 8003560:	4a07      	ldr	r2, [pc, #28]	; (8003580 <HAL_RCC_ClockConfig+0x240>)
 8003562:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8003564:	2000      	movs	r0, #0
 8003566:	f7fe f9e3 	bl	8001930 <HAL_InitTick>

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3718      	adds	r7, #24
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40022000 	.word	0x40022000
 8003578:	40021000 	.word	0x40021000
 800357c:	080082c4 	.word	0x080082c4
 8003580:	20000044 	.word	0x20000044

08003584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003584:	b480      	push	{r7}
 8003586:	b095      	sub	sp, #84	; 0x54
 8003588:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, pllvco = 0U, pllsource = 0U, pllr = 2U, pllm = 2U;
 800358a:	2300      	movs	r3, #0
 800358c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800358e:	2300      	movs	r3, #0
 8003590:	64bb      	str	r3, [r7, #72]	; 0x48
 8003592:	2300      	movs	r3, #0
 8003594:	643b      	str	r3, [r7, #64]	; 0x40
 8003596:	2302      	movs	r3, #2
 8003598:	63fb      	str	r3, [r7, #60]	; 0x3c
 800359a:	2302      	movs	r3, #2
 800359c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t sysclockfreq = 0U;
 800359e:	2300      	movs	r3, #0
 80035a0:	647b      	str	r3, [r7, #68]	; 0x44

  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80035a2:	4b71      	ldr	r3, [pc, #452]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	f003 030c 	and.w	r3, r3, #12
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00b      	beq.n	80035c6 <HAL_RCC_GetSysClockFreq+0x42>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80035ae:	4b6e      	ldr	r3, [pc, #440]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 030c 	and.w	r3, r3, #12
  if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) ||
 80035b6:	2b0c      	cmp	r3, #12
 80035b8:	d13c      	bne.n	8003634 <HAL_RCC_GetSysClockFreq+0xb0>
     ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)))
 80035ba:	4b6b      	ldr	r3, [pc, #428]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d136      	bne.n	8003634 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RESET)
 80035c6:	4b68      	ldr	r3, [pc, #416]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d112      	bne.n	80035f8 <HAL_RCC_GetSysClockFreq+0x74>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> POSITION_VAL(RCC_CSR_MSISRANGE);
 80035d2:	4b65      	ldr	r3, [pc, #404]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80035d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035d8:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 80035dc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80035e0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035e4:	fa93 f3a3 	rbit	r3, r3
 80035e8:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80035ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ec:	fab3 f383 	clz	r3, r3
 80035f0:	fa22 f303 	lsr.w	r3, r2, r3
 80035f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80035f6:	e00f      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0x94>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->CR & RCC_CR_MSIRANGE) >> POSITION_VAL(RCC_CR_MSIRANGE);
 80035f8:	4b5b      	ldr	r3, [pc, #364]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003600:	23f0      	movs	r3, #240	; 0xf0
 8003602:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003606:	fa93 f3a3 	rbit	r3, r3
 800360a:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800360c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800360e:	fab3 f383 	clz	r3, r3
 8003612:	fa22 f303 	lsr.w	r3, r2, r3
 8003616:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003618:	4a54      	ldr	r2, [pc, #336]	; (800376c <HAL_RCC_GetSysClockFreq+0x1e8>)
 800361a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800361c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003620:	64fb      	str	r3, [r7, #76]	; 0x4c

    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8003622:	4b51      	ldr	r3, [pc, #324]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 030c 	and.w	r3, r3, #12
 800362a:	2b00      	cmp	r3, #0
 800362c:	d113      	bne.n	8003656 <HAL_RCC_GetSysClockFreq+0xd2>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800362e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003630:	647b      	str	r3, [r7, #68]	; 0x44
    if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI)
 8003632:	e010      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0xd2>
    }
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003634:	4b4c      	ldr	r3, [pc, #304]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 030c 	and.w	r3, r3, #12
 800363c:	2b04      	cmp	r3, #4
 800363e:	d102      	bne.n	8003646 <HAL_RCC_GetSysClockFreq+0xc2>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003640:	4b4b      	ldr	r3, [pc, #300]	; (8003770 <HAL_RCC_GetSysClockFreq+0x1ec>)
 8003642:	647b      	str	r3, [r7, #68]	; 0x44
 8003644:	e007      	b.n	8003656 <HAL_RCC_GetSysClockFreq+0xd2>
  }
  else if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003646:	4b48      	ldr	r3, [pc, #288]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 030c 	and.w	r3, r3, #12
 800364e:	2b08      	cmp	r3, #8
 8003650:	d101      	bne.n	8003656 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003652:	4b48      	ldr	r3, [pc, #288]	; (8003774 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003654:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if(__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003656:	4b44      	ldr	r3, [pc, #272]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	f003 030c 	and.w	r3, r3, #12
 800365e:	2b0c      	cmp	r3, #12
 8003660:	d17b      	bne.n	800375a <HAL_RCC_GetSysClockFreq+0x1d6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003662:	4b41      	ldr	r3, [pc, #260]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8003664:	68db      	ldr	r3, [r3, #12]
 8003666:	f003 0303 	and.w	r3, r3, #3
 800366a:	643b      	str	r3, [r7, #64]	; 0x40
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U ;
 800366c:	4b3e      	ldr	r3, [pc, #248]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 800366e:	68db      	ldr	r3, [r3, #12]
 8003670:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003674:	2370      	movs	r3, #112	; 0x70
 8003676:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367a:	fa93 f3a3 	rbit	r3, r3
 800367e:	623b      	str	r3, [r7, #32]
  return(result);
 8003680:	6a3b      	ldr	r3, [r7, #32]
 8003682:	fab3 f383 	clz	r3, r3
 8003686:	fa22 f303 	lsr.w	r3, r2, r3
 800368a:	3301      	adds	r3, #1
 800368c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (pllsource)
 800368e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003690:	2b02      	cmp	r3, #2
 8003692:	d002      	beq.n	800369a <HAL_RCC_GetSysClockFreq+0x116>
 8003694:	2b03      	cmp	r3, #3
 8003696:	d018      	beq.n	80036ca <HAL_RCC_GetSysClockFreq+0x146>
 8003698:	e02f      	b.n	80036fa <HAL_RCC_GetSysClockFreq+0x176>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 800369a:	4a35      	ldr	r2, [pc, #212]	; (8003770 <HAL_RCC_GetSysClockFreq+0x1ec>)
 800369c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800369e:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a2:	4a31      	ldr	r2, [pc, #196]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80036a4:	68d2      	ldr	r2, [r2, #12]
 80036a6:	f402 41fe 	and.w	r1, r2, #32512	; 0x7f00
 80036aa:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 80036ae:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b0:	69fa      	ldr	r2, [r7, #28]
 80036b2:	fa92 f2a2 	rbit	r2, r2
 80036b6:	61ba      	str	r2, [r7, #24]
  return(result);
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	fab2 f282 	clz	r2, r2
 80036be:	fa21 f202 	lsr.w	r2, r1, r2
 80036c2:	fb02 f303 	mul.w	r3, r2, r3
 80036c6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036c8:	e02f      	b.n	800372a <HAL_RCC_GetSysClockFreq+0x1a6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 80036ca:	4a2a      	ldr	r2, [pc, #168]	; (8003774 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80036cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d2:	4a25      	ldr	r2, [pc, #148]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 80036d4:	68d2      	ldr	r2, [r2, #12]
 80036d6:	f402 41fe 	and.w	r1, r2, #32512	; 0x7f00
 80036da:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 80036de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	fa92 f2a2 	rbit	r2, r2
 80036e6:	613a      	str	r2, [r7, #16]
  return(result);
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	fab2 f282 	clz	r2, r2
 80036ee:	fa21 f202 	lsr.w	r2, r1, r2
 80036f2:	fb02 f303 	mul.w	r3, r2, r3
 80036f6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036f8:	e017      	b.n	800372a <HAL_RCC_GetSysClockFreq+0x1a6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN));
 80036fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003702:	4a19      	ldr	r2, [pc, #100]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8003704:	68d2      	ldr	r2, [r2, #12]
 8003706:	f402 41fe 	and.w	r1, r2, #32512	; 0x7f00
 800370a:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 800370e:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	fa92 f2a2 	rbit	r2, r2
 8003716:	60ba      	str	r2, [r7, #8]
  return(result);
 8003718:	68ba      	ldr	r2, [r7, #8]
 800371a:	fab2 f282 	clz	r2, r2
 800371e:	fa21 f202 	lsr.w	r2, r1, r2
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003728:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR)) + 1U ) * 2U;
 800372a:	4b0f      	ldr	r3, [pc, #60]	; (8003768 <HAL_RCC_GetSysClockFreq+0x1e4>)
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003732:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8003736:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	fa93 f3a3 	rbit	r3, r3
 800373e:	603b      	str	r3, [r7, #0]
  return(result);
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	fa22 f303 	lsr.w	r3, r2, r3
 800374a:	3301      	adds	r3, #1
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	63fb      	str	r3, [r7, #60]	; 0x3c
    sysclockfreq = pllvco/pllr;
 8003750:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003754:	fbb2 f3f3 	udiv	r3, r2, r3
 8003758:	647b      	str	r3, [r7, #68]	; 0x44
  }

  return sysclockfreq;
 800375a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800375c:	4618      	mov	r0, r3
 800375e:	3754      	adds	r7, #84	; 0x54
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr
 8003768:	40021000 	.word	0x40021000
 800376c:	080082dc 	.word	0x080082dc
 8003770:	00f42400 	.word	0x00f42400
 8003774:	007a1200 	.word	0x007a1200

08003778 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800377c:	4b03      	ldr	r3, [pc, #12]	; (800378c <HAL_RCC_GetHCLKFreq+0x14>)
 800377e:	681b      	ldr	r3, [r3, #0]
}
 8003780:	4618      	mov	r0, r3
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	20000044 	.word	0x20000044

08003790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003796:	f7ff ffef 	bl	8003778 <HAL_RCC_GetHCLKFreq>
 800379a:	4601      	mov	r1, r0
 800379c:	4b0b      	ldr	r3, [pc, #44]	; (80037cc <HAL_RCC_GetPCLK1Freq+0x3c>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037a4:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80037a8:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	fa93 f3a3 	rbit	r3, r3
 80037b0:	603b      	str	r3, [r7, #0]
  return(result);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	fa22 f303 	lsr.w	r3, r2, r3
 80037bc:	4a04      	ldr	r2, [pc, #16]	; (80037d0 <HAL_RCC_GetPCLK1Freq+0x40>)
 80037be:	5cd3      	ldrb	r3, [r2, r3]
 80037c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40021000 	.word	0x40021000
 80037d0:	080082d4 	.word	0x080082d4

080037d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80037da:	f7ff ffcd 	bl	8003778 <HAL_RCC_GetHCLKFreq>
 80037de:	4601      	mov	r1, r0
 80037e0:	4b0b      	ldr	r3, [pc, #44]	; (8003810 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80037e8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80037ec:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	fa93 f3a3 	rbit	r3, r3
 80037f4:	603b      	str	r3, [r7, #0]
  return(result);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	fab3 f383 	clz	r3, r3
 80037fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003800:	4a04      	ldr	r2, [pc, #16]	; (8003814 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003802:	5cd3      	ldrb	r3, [r2, r3]
 8003804:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40021000 	.word	0x40021000
 8003814:	080082d4 	.word	0x080082d4

08003818 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b086      	sub	sp, #24
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8003820:	2300      	movs	r3, #0
 8003822:	617b      	str	r3, [r7, #20]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003824:	2300      	movs	r3, #0
 8003826:	613b      	str	r3, [r7, #16]
  
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003828:	4b2a      	ldr	r3, [pc, #168]	; (80038d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800382a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800382c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d003      	beq.n	800383c <RCC_SetFlashLatencyFromMSIRange+0x24>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003834:	f7ff f95e 	bl	8002af4 <HAL_PWREx_GetVoltageRange>
 8003838:	6178      	str	r0, [r7, #20]
 800383a:	e014      	b.n	8003866 <RCC_SetFlashLatencyFromMSIRange+0x4e>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800383c:	4a25      	ldr	r2, [pc, #148]	; (80038d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800383e:	4b25      	ldr	r3, [pc, #148]	; (80038d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003842:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003846:	6593      	str	r3, [r2, #88]	; 0x58
 8003848:	4b22      	ldr	r3, [pc, #136]	; (80038d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003850:	60fb      	str	r3, [r7, #12]
 8003852:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003854:	f7ff f94e 	bl	8002af4 <HAL_PWREx_GetVoltageRange>
 8003858:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800385a:	4a1e      	ldr	r2, [pc, #120]	; (80038d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800385c:	4b1d      	ldr	r3, [pc, #116]	; (80038d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800385e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003860:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003864:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800386c:	d10b      	bne.n	8003886 <RCC_SetFlashLatencyFromMSIRange+0x6e>
  {
    if(msirange > RCC_MSIRANGE_8)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b80      	cmp	r3, #128	; 0x80
 8003872:	d919      	bls.n	80038a8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2ba0      	cmp	r3, #160	; 0xa0
 8003878:	d902      	bls.n	8003880 <RCC_SetFlashLatencyFromMSIRange+0x68>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800387a:	2302      	movs	r3, #2
 800387c:	613b      	str	r3, [r7, #16]
 800387e:	e013      	b.n	80038a8 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003880:	2301      	movs	r3, #1
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	e010      	b.n	80038a8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if(msirange > RCC_MSIRANGE_8)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b80      	cmp	r3, #128	; 0x80
 800388a:	d902      	bls.n	8003892 <RCC_SetFlashLatencyFromMSIRange+0x7a>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800388c:	2303      	movs	r3, #3
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	e00a      	b.n	80038a8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2b80      	cmp	r3, #128	; 0x80
 8003896:	d102      	bne.n	800389e <RCC_SetFlashLatencyFromMSIRange+0x86>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003898:	2302      	movs	r3, #2
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	e004      	b.n	80038a8 <RCC_SetFlashLatencyFromMSIRange+0x90>
      }
      else if(msirange == RCC_MSIRANGE_7) 
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b70      	cmp	r3, #112	; 0x70
 80038a2:	d101      	bne.n	80038a8 <RCC_SetFlashLatencyFromMSIRange+0x90>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038a4:	2301      	movs	r3, #1
 80038a6:	613b      	str	r3, [r7, #16]
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
  }
       
  __HAL_FLASH_SET_LATENCY(latency);
 80038a8:	490b      	ldr	r1, [pc, #44]	; (80038d8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80038aa:	4b0b      	ldr	r3, [pc, #44]	; (80038d8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f023 0207 	bic.w	r2, r3, #7
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	600b      	str	r3, [r1, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80038b8:	4b07      	ldr	r3, [pc, #28]	; (80038d8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0207 	and.w	r2, r3, #7
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d001      	beq.n	80038ca <RCC_SetFlashLatencyFromMSIRange+0xb2>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <RCC_SetFlashLatencyFromMSIRange+0xb4>
  }
  
  return HAL_OK;
 80038ca:	2300      	movs	r3, #0
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	40021000 	.word	0x40021000
 80038d8:	40022000 	.word	0x40022000

080038dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80038e4:	2300      	movs	r3, #0
 80038e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038ec:	2300      	movs	r3, #0
 80038ee:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80038f0:	2300      	movs	r3, #0
 80038f2:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d02f      	beq.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003904:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003908:	d005      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 800390a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800390e:	d015      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x48>
 8003914:	e00f      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003916:	4a5a      	ldr	r2, [pc, #360]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003918:	4b59      	ldr	r3, [pc, #356]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003920:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003922:	e00c      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x62>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3304      	adds	r3, #4
 8003928:	2100      	movs	r1, #0
 800392a:	4618      	mov	r0, r3
 800392c:	f000 fa2c 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003930:	4603      	mov	r3, r0
 8003932:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003934:	e003      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x62>
    case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	74fb      	strb	r3, [r7, #19]
      break;
 800393a:	e000      	b.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x62>
      break;
 800393c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800393e:	7cfb      	ldrb	r3, [r7, #19]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10b      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003944:	494e      	ldr	r1, [pc, #312]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003946:	4b4e      	ldr	r3, [pc, #312]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800395a:	e001      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	7cfb      	ldrb	r3, [r7, #19]
 800395e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003968:	2b00      	cmp	r3, #0
 800396a:	f000 8098 	beq.w	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 800396e:	2300      	movs	r3, #0
 8003970:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003972:	4b43      	ldr	r3, [pc, #268]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d10d      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800397e:	4a40      	ldr	r2, [pc, #256]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003980:	4b3f      	ldr	r3, [pc, #252]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003988:	6593      	str	r3, [r2, #88]	; 0x58
 800398a:	4b3d      	ldr	r3, [pc, #244]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800398c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800398e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003992:	60bb      	str	r3, [r7, #8]
 8003994:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003996:	2301      	movs	r3, #1
 8003998:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800399a:	4a3a      	ldr	r2, [pc, #232]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800399c:	4b39      	ldr	r3, [pc, #228]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039a6:	f7fd ffed 	bl	8001984 <HAL_GetTick>
 80039aa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039ac:	e009      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039ae:	f7fd ffe9 	bl	8001984 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d902      	bls.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
      {
        ret = HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	74fb      	strb	r3, [r7, #19]
        break;
 80039c0:	e005      	b.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0xf2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039c2:	4b30      	ldr	r3, [pc, #192]	; (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0ef      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }

    if(ret == HAL_OK)
 80039ce:	7cfb      	ldrb	r3, [r7, #19]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d159      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80039d4:	4b2a      	ldr	r3, [pc, #168]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80039d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039de:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d01e      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d019      	beq.n	8003a24 <HAL_RCCEx_PeriphCLKConfig+0x148>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80039f0:	4b23      	ldr	r3, [pc, #140]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039fc:	4a20      	ldr	r2, [pc, #128]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80039fe:	4b20      	ldr	r3, [pc, #128]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a0c:	4a1c      	ldr	r2, [pc, #112]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a0e:	4b1c      	ldr	r3, [pc, #112]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a14:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a1c:	4a18      	ldr	r2, [pc, #96]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d016      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x180>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2e:	f7fd ffa9 	bl	8001984 <HAL_GetTick>
 8003a32:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003a34:	e00b      	b.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x172>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a36:	f7fd ffa5 	bl	8001984 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d902      	bls.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x172>
          {
            ret = HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	74fb      	strb	r3, [r7, #19]
            break;
 8003a4c:	e006      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x180>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RESET)
 8003a4e:	4b0c      	ldr	r3, [pc, #48]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0ec      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003a5c:	7cfb      	ldrb	r3, [r7, #19]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10b      	bne.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x19e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a62:	4907      	ldr	r1, [pc, #28]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a64:	4b06      	ldr	r3, [pc, #24]	; (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8003a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a6a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a72:	4313      	orrs	r3, r2
 8003a74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003a78:	e008      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a7a:	7cfb      	ldrb	r3, [r7, #19]
 8003a7c:	74bb      	strb	r3, [r7, #18]
 8003a7e:	e005      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 8003a80:	40021000 	.word	0x40021000
 8003a84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a88:	7cfb      	ldrb	r3, [r7, #19]
 8003a8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a8c:	7c7b      	ldrb	r3, [r7, #17]
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d105      	bne.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a92:	4a8d      	ldr	r2, [pc, #564]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003a94:	4b8c      	ldr	r3, [pc, #560]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a9c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00a      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003aaa:	4987      	ldr	r1, [pc, #540]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003aac:	4b86      	ldr	r3, [pc, #536]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab2:	f023 0203 	bic.w	r2, r3, #3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a1b      	ldr	r3, [r3, #32]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003acc:	497e      	ldr	r1, [pc, #504]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003ace:	4b7e      	ldr	r3, [pc, #504]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad4:	f023 020c 	bic.w	r2, r3, #12
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f003 0304 	and.w	r3, r3, #4
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003aee:	4976      	ldr	r1, [pc, #472]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003af0:	4b75      	ldr	r3, [pc, #468]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003af6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0320 	and.w	r3, r3, #32
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00a      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b10:	496d      	ldr	r1, [pc, #436]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b12:	4b6d      	ldr	r3, [pc, #436]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b18:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b32:	4965      	ldr	r1, [pc, #404]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b34:	4b64      	ldr	r3, [pc, #400]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b3a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b54:	495c      	ldr	r1, [pc, #368]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b56:	4b5c      	ldr	r3, [pc, #368]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b76:	4954      	ldr	r1, [pc, #336]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b78:	4b53      	ldr	r3, [pc, #332]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b7e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)  

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b98:	494b      	ldr	r1, [pc, #300]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b9a:	4b4b      	ldr	r3, [pc, #300]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bba:	4943      	ldr	r1, [pc, #268]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003bbc:	4b42      	ldr	r3, [pc, #264]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d028      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bdc:	493a      	ldr	r1, [pc, #232]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003bde:	4b3a      	ldr	r3, [pc, #232]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bf6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bfa:	d106      	bne.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x32e>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bfc:	4a32      	ldr	r2, [pc, #200]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003bfe:	4b32      	ldr	r3, [pc, #200]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c06:	60d3      	str	r3, [r2, #12]
 8003c08:	e011      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x352>
    }
    else if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c12:	d10c      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x352>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	3304      	adds	r3, #4
 8003c18:	2101      	movs	r1, #1
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 f8b4 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003c20:	4603      	mov	r3, r0
 8003c22:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003c24:	7cfb      	ldrb	r3, [r7, #19]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x352>
      {
        /* set overall return value */
        status = ret;
 8003c2a:	7cfb      	ldrb	r3, [r7, #19]
 8003c2c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d028      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c3a:	4923      	ldr	r1, [pc, #140]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c3c:	4b22      	ldr	r3, [pc, #136]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c58:	d106      	bne.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c5a:	4a1b      	ldr	r2, [pc, #108]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c5c:	4b1a      	ldr	r3, [pc, #104]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c64:	60d3      	str	r3, [r2, #12]
 8003c66:	e011      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    }
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c70:	d10c      	bne.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	3304      	adds	r3, #4
 8003c76:	2101      	movs	r1, #1
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f000 f885 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003c82:	7cfb      	ldrb	r3, [r7, #19]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d001      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      {
        /* set overall return value */
        status = ret;
 8003c88:	7cfb      	ldrb	r3, [r7, #19]
 8003c8a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d02b      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x414>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c98:	490b      	ldr	r1, [pc, #44]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c9a:	4b0b      	ldr	r3, [pc, #44]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003cb6:	d109      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cb8:	4a03      	ldr	r2, [pc, #12]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003cba:	4b03      	ldr	r3, [pc, #12]	; (8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003cc2:	60d3      	str	r3, [r2, #12]
 8003cc4:	e014      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8003cc6:	bf00      	nop
 8003cc8:	40021000 	.word	0x40021000
    }
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cd0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003cd4:	d10c      	bne.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	3304      	adds	r3, #4
 8003cda:	2101      	movs	r1, #1
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 f853 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	74fb      	strb	r3, [r7, #19]
      
      if(ret != HAL_OK)
 8003ce6:	7cfb      	ldrb	r3, [r7, #19]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x414>
      {
        /* set overall return value */
        status = ret;
 8003cec:	7cfb      	ldrb	r3, [r7, #19]
 8003cee:	74bb      	strb	r3, [r7, #18]
      }
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d01c      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cfc:	4919      	ldr	r1, [pc, #100]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cfe:	4b19      	ldr	r3, [pc, #100]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d04:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d1a:	d10c      	bne.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	3304      	adds	r3, #4
 8003d20:	2102      	movs	r1, #2
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 f830 	bl	8003d88 <RCCEx_PLLSAI1_Config>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d2c:	7cfb      	ldrb	r3, [r7, #19]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d001      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x45a>
      {
        /* set overall return value */
        status = ret;
 8003d32:	7cfb      	ldrb	r3, [r7, #19]
 8003d34:	74bb      	strb	r3, [r7, #18]
  }

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d42:	4908      	ldr	r1, [pc, #32]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d44:	4b07      	ldr	r3, [pc, #28]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
  }

#endif /* DFSDM1_Filter0 */

  return status;
 8003d58:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40021000 	.word	0x40021000

08003d68 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003d6c:	4a05      	ldr	r2, [pc, #20]	; (8003d84 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003d6e:	4b05      	ldr	r3, [pc, #20]	; (8003d84 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f043 0304 	orr.w	r3, r3, #4
 8003d76:	6013      	str	r3, [r2, #0]
}
 8003d78:	bf00      	nop
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	40021000 	.word	0x40021000

08003d88 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d88:	b590      	push	{r4, r7, lr}
 8003d8a:	b095      	sub	sp, #84	; 0x54
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003d92:	2300      	movs	r3, #0
 8003d94:	64bb      	str	r3, [r7, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8003d96:	2300      	movs	r3, #0
 8003d98:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
  
  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d9c:	4ba3      	ldr	r3, [pc, #652]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d023      	beq.n	8003df0 <RCCEx_PLLSAI1_Config+0x68>
  {
    /* PLL clock source and divider M already set, check that no request for change  */ 
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003da8:	4ba0      	ldr	r3, [pc, #640]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	f003 0203 	and.w	r2, r3, #3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d117      	bne.n	8003de8 <RCCEx_PLLSAI1_Config+0x60>
       || 
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
       || 
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d013      	beq.n	8003de8 <RCCEx_PLLSAI1_Config+0x60>
       || 
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> POSITION_VAL(RCC_PLLCFGR_PLLM)) + 1U) != PllSai1->PLLSAI1M)
 8003dc0:	4b9a      	ldr	r3, [pc, #616]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003dc8:	2370      	movs	r3, #112	; 0x70
 8003dca:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003dce:	fa93 f3a3 	rbit	r3, r3
 8003dd2:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8003dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dd6:	fab3 f383 	clz	r3, r3
 8003dda:	fa22 f303 	lsr.w	r3, r2, r3
 8003dde:	1c5a      	adds	r2, r3, #1
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
       || 
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d054      	beq.n	8003e92 <RCCEx_PLLSAI1_Config+0x10a>
      )
    {
      status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8003dee:	e050      	b.n	8003e92 <RCCEx_PLLSAI1_Config+0x10a>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d00d      	beq.n	8003e14 <RCCEx_PLLSAI1_Config+0x8c>
 8003df8:	2b03      	cmp	r3, #3
 8003dfa:	d015      	beq.n	8003e28 <RCCEx_PLLSAI1_Config+0xa0>
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d123      	bne.n	8003e48 <RCCEx_PLLSAI1_Config+0xc0>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003e00:	4b8a      	ldr	r3, [pc, #552]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d121      	bne.n	8003e50 <RCCEx_PLLSAI1_Config+0xc8>
      {
        status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      }
      break;
 8003e12:	e01d      	b.n	8003e50 <RCCEx_PLLSAI1_Config+0xc8>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e14:	4b85      	ldr	r3, [pc, #532]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d119      	bne.n	8003e54 <RCCEx_PLLSAI1_Config+0xcc>
      {
        status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      }
      break;
 8003e26:	e015      	b.n	8003e54 <RCCEx_PLLSAI1_Config+0xcc>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY) && HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e28:	4b80      	ldr	r3, [pc, #512]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d111      	bne.n	8003e58 <RCCEx_PLLSAI1_Config+0xd0>
 8003e34:	4b7d      	ldr	r3, [pc, #500]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d10b      	bne.n	8003e58 <RCCEx_PLLSAI1_Config+0xd0>
      {
        status = HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      }
      break;
 8003e46:	e007      	b.n	8003e58 <RCCEx_PLLSAI1_Config+0xd0>
    default:
      status = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      break;
 8003e4e:	e004      	b.n	8003e5a <RCCEx_PLLSAI1_Config+0xd2>
      break;
 8003e50:	bf00      	nop
 8003e52:	e002      	b.n	8003e5a <RCCEx_PLLSAI1_Config+0xd2>
      break;
 8003e54:	bf00      	nop
 8003e56:	e000      	b.n	8003e5a <RCCEx_PLLSAI1_Config+0xd2>
      break;
 8003e58:	bf00      	nop
    }
    
    if(status == HAL_OK)
 8003e5a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d117      	bne.n	8003e92 <RCCEx_PLLSAI1_Config+0x10a>
    {
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLM));
 8003e62:	4c72      	ldr	r4, [pc, #456]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e64:	4b71      	ldr	r3, [pc, #452]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6819      	ldr	r1, [r3, #0]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	1e58      	subs	r0, r3, #1
 8003e76:	2370      	movs	r3, #112	; 0x70
 8003e78:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e7c:	fa93 f3a3 	rbit	r3, r3
 8003e80:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8003e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e84:	fab3 f383 	clz	r3, r3
 8003e88:	fa00 f303 	lsl.w	r3, r0, r3
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	60e3      	str	r3, [r4, #12]
    }
  }
  
  if(status == HAL_OK)
 8003e92:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f040 80c1 	bne.w	800401e <RCCEx_PLLSAI1_Config+0x296>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e9c:	4a63      	ldr	r2, [pc, #396]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003e9e:	4b63      	ldr	r3, [pc, #396]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ea6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea8:	f7fd fd6c 	bl	8001984 <HAL_GetTick>
 8003eac:	64b8      	str	r0, [r7, #72]	; 0x48

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8003eae:	e00a      	b.n	8003ec6 <RCCEx_PLLSAI1_Config+0x13e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003eb0:	f7fd fd68 	bl	8001984 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b02      	cmp	r3, #2
 8003ebc:	d903      	bls.n	8003ec6 <RCCEx_PLLSAI1_Config+0x13e>
      {
        status = HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
        break;
 8003ec4:	e005      	b.n	8003ed2 <RCCEx_PLLSAI1_Config+0x14a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != RESET)
 8003ec6:	4b59      	ldr	r3, [pc, #356]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d1ee      	bne.n	8003eb0 <RCCEx_PLLSAI1_Config+0x128>
      }
    }

    if(status == HAL_OK)    
 8003ed2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f040 80a1 	bne.w	800401e <RCCEx_PLLSAI1_Config+0x296>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d125      	bne.n	8003f2e <RCCEx_PLLSAI1_Config+0x1a6>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003ee2:	4c52      	ldr	r4, [pc, #328]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003ee4:	4b51      	ldr	r3, [pc, #324]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003eec:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6891      	ldr	r1, [r2, #8]
 8003ef4:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8003ef8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003efc:	fa92 f2a2 	rbit	r2, r2
 8003f00:	62ba      	str	r2, [r7, #40]	; 0x28
  return(result);
 8003f02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f04:	fab2 f282 	clz	r2, r2
 8003f08:	4091      	lsls	r1, r2
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	68d0      	ldr	r0, [r2, #12]
 8003f0e:	f04f 4278 	mov.w	r2, #4160749568	; 0xf8000000
 8003f12:	637a      	str	r2, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f14:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f16:	fa92 f2a2 	rbit	r2, r2
 8003f1a:	633a      	str	r2, [r7, #48]	; 0x30
  return(result);
 8003f1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f1e:	fab2 f282 	clz	r2, r2
 8003f22:	fa00 f202 	lsl.w	r2, r0, r2
 8003f26:	430a      	orrs	r2, r1
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	6123      	str	r3, [r4, #16]
 8003f2c:	e051      	b.n	8003fd2 <RCCEx_PLLSAI1_Config+0x24a>
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P, 
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   ((PllSai1->PLLSAI1P >> 4U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1P)));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d127      	bne.n	8003f84 <RCCEx_PLLSAI1_Config+0x1fc>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003f34:	4c3d      	ldr	r4, [pc, #244]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003f36:	4b3d      	ldr	r3, [pc, #244]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003f38:	691b      	ldr	r3, [r3, #16]
 8003f3a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003f3e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	6891      	ldr	r1, [r2, #8]
 8003f46:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8003f4a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f4c:	69fa      	ldr	r2, [r7, #28]
 8003f4e:	fa92 f2a2 	rbit	r2, r2
 8003f52:	61ba      	str	r2, [r7, #24]
  return(result);
 8003f54:	69ba      	ldr	r2, [r7, #24]
 8003f56:	fab2 f282 	clz	r2, r2
 8003f5a:	4091      	lsls	r1, r2
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	6912      	ldr	r2, [r2, #16]
 8003f60:	0852      	lsrs	r2, r2, #1
 8003f62:	1e50      	subs	r0, r2, #1
 8003f64:	f44f 02c0 	mov.w	r2, #6291456	; 0x600000
 8003f68:	627a      	str	r2, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f6c:	fa92 f2a2 	rbit	r2, r2
 8003f70:	623a      	str	r2, [r7, #32]
  return(result);
 8003f72:	6a3a      	ldr	r2, [r7, #32]
 8003f74:	fab2 f282 	clz	r2, r2
 8003f78:	fa00 f202 	lsl.w	r2, r0, r2
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	6123      	str	r3, [r4, #16]
 8003f82:	e026      	b.n	8003fd2 <RCCEx_PLLSAI1_Config+0x24a>
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR, 
 8003f84:	4c29      	ldr	r4, [pc, #164]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003f86:	4b29      	ldr	r3, [pc, #164]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003f8e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6891      	ldr	r1, [r2, #8]
 8003f96:	f44f 42fe 	mov.w	r2, #32512	; 0x7f00
 8003f9a:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9c:	68fa      	ldr	r2, [r7, #12]
 8003f9e:	fa92 f2a2 	rbit	r2, r2
 8003fa2:	60ba      	str	r2, [r7, #8]
  return(result);
 8003fa4:	68ba      	ldr	r2, [r7, #8]
 8003fa6:	fab2 f282 	clz	r2, r2
 8003faa:	4091      	lsls	r1, r2
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6952      	ldr	r2, [r2, #20]
 8003fb0:	0852      	lsrs	r2, r2, #1
 8003fb2:	1e50      	subs	r0, r2, #1
 8003fb4:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003fb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	fa92 f2a2 	rbit	r2, r2
 8003fc0:	613a      	str	r2, [r7, #16]
  return(result);
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	fab2 f282 	clz	r2, r2
 8003fc8:	fa00 f202 	lsl.w	r2, r0, r2
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	6123      	str	r3, [r4, #16]
                   (PllSai1->PLLSAI1N << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1N)) | 
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << POSITION_VAL(RCC_PLLSAI1CFGR_PLLSAI1R)));
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003fd2:	4a16      	ldr	r2, [pc, #88]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003fd4:	4b15      	ldr	r3, [pc, #84]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003fdc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fde:	f7fd fcd1 	bl	8001984 <HAL_GetTick>
 8003fe2:	64b8      	str	r0, [r7, #72]	; 0x48

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8003fe4:	e00a      	b.n	8003ffc <RCCEx_PLLSAI1_Config+0x274>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fe6:	f7fd fccd 	bl	8001984 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d903      	bls.n	8003ffc <RCCEx_PLLSAI1_Config+0x274>
        {
          status = HAL_TIMEOUT;
 8003ff4:	2303      	movs	r3, #3
 8003ff6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 8003ffa:	e005      	b.n	8004008 <RCCEx_PLLSAI1_Config+0x280>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == RESET)
 8003ffc:	4b0b      	ldr	r3, [pc, #44]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d0ee      	beq.n	8003fe6 <RCCEx_PLLSAI1_Config+0x25e>
        }
      }

      if(status == HAL_OK)    
 8004008:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800400c:	2b00      	cmp	r3, #0
 800400e:	d106      	bne.n	800401e <RCCEx_PLLSAI1_Config+0x296>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004010:	4906      	ldr	r1, [pc, #24]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8004012:	4b06      	ldr	r3, [pc, #24]	; (800402c <RCCEx_PLLSAI1_Config+0x2a4>)
 8004014:	691a      	ldr	r2, [r3, #16]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	4313      	orrs	r3, r2
 800401c:	610b      	str	r3, [r1, #16]
      }
    }
  }
  
  return status;
 800401e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8004022:	4618      	mov	r0, r3
 8004024:	3754      	adds	r7, #84	; 0x54
 8004026:	46bd      	mov	sp, r7
 8004028:	bd90      	pop	{r4, r7, pc}
 800402a:	bf00      	nop
 800402c:	40021000 	.word	0x40021000

08004030 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e07a      	b.n	8004138 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800404e:	b2db      	uxtb	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	d106      	bne.n	8004062 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f003 fc07 	bl	8007870 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2202      	movs	r2, #2
 8004066:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6812      	ldr	r2, [r2, #0]
 8004072:	6812      	ldr	r2, [r2, #0]
 8004074:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004078:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004082:	d902      	bls.n	800408a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004084:	2300      	movs	r3, #0
 8004086:	60fb      	str	r3, [r7, #12]
 8004088:	e002      	b.n	8004090 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800408a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800408e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004098:	d007      	beq.n	80040aa <HAL_SPI_Init+0x7a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80040a2:	d002      	beq.n	80040aa <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10b      	bne.n	80040ca <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80040ba:	d903      	bls.n	80040c4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	631a      	str	r2, [r3, #48]	; 0x30
 80040c2:	e002      	b.n	80040ca <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6851      	ldr	r1, [r2, #4]
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6892      	ldr	r2, [r2, #8]
 80040d6:	4311      	orrs	r1, r2
 80040d8:	687a      	ldr	r2, [r7, #4]
 80040da:	6912      	ldr	r2, [r2, #16]
 80040dc:	4311      	orrs	r1, r2
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6952      	ldr	r2, [r2, #20]
 80040e2:	4311      	orrs	r1, r2
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6992      	ldr	r2, [r2, #24]
 80040e8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80040ec:	4311      	orrs	r1, r2
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	69d2      	ldr	r2, [r2, #28]
 80040f2:	4311      	orrs	r1, r2
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6a12      	ldr	r2, [r2, #32]
 80040f8:	4311      	orrs	r1, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80040fe:	430a      	orrs	r2, r1
 8004100:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6992      	ldr	r2, [r2, #24]
 800410a:	0c12      	lsrs	r2, r2, #16
 800410c:	f002 0104 	and.w	r1, r2, #4
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004114:	4311      	orrs	r1, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800411a:	4311      	orrs	r1, r2
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	68d2      	ldr	r2, [r2, #12]
 8004120:	4311      	orrs	r1, r2
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	430a      	orrs	r2, r1
 8004126:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004136:	2300      	movs	r3, #0
}
 8004138:	4618      	mov	r0, r3
 800413a:	3710      	adds	r7, #16
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af00      	add	r7, sp, #0
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	603b      	str	r3, [r7, #0]
 800414c:	4613      	mov	r3, r2
 800414e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8004150:	2300      	movs	r3, #0
 8004152:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004154:	2300      	movs	r3, #0
 8004156:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800415e:	2b01      	cmp	r3, #1
 8004160:	d101      	bne.n	8004166 <HAL_SPI_Transmit+0x26>
 8004162:	2302      	movs	r3, #2
 8004164:	e13e      	b.n	80043e4 <HAL_SPI_Transmit+0x2a4>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2201      	movs	r2, #1
 800416a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800416e:	f7fd fc09 	bl	8001984 <HAL_GetTick>
 8004172:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b01      	cmp	r3, #1
 800417e:	d002      	beq.n	8004186 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004180:	2302      	movs	r3, #2
 8004182:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004184:	e125      	b.n	80043d2 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d002      	beq.n	8004192 <HAL_SPI_Transmit+0x52>
 800418c:	88fb      	ldrh	r3, [r7, #6]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004196:	e11c      	b.n	80043d2 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2203      	movs	r2, #3
 800419c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2200      	movs	r2, #0
 80041a4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	88fa      	ldrh	r2, [r7, #6]
 80041b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	88fa      	ldrh	r2, [r7, #6]
 80041b6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041e2:	d107      	bne.n	80041f4 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68fa      	ldr	r2, [r7, #12]
 80041ea:	6812      	ldr	r2, [r2, #0]
 80041ec:	6812      	ldr	r2, [r2, #0]
 80041ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041f2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fe:	2b40      	cmp	r3, #64	; 0x40
 8004200:	d007      	beq.n	8004212 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	6812      	ldr	r2, [r2, #0]
 800420a:	6812      	ldr	r2, [r2, #0]
 800420c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004210:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800421a:	d947      	bls.n	80042ac <HAL_SPI_Transmit+0x16c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d004      	beq.n	800422e <HAL_SPI_Transmit+0xee>
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004228:	b29b      	uxth	r3, r3
 800422a:	2b01      	cmp	r3, #1
 800422c:	d138      	bne.n	80042a0 <HAL_SPI_Transmit+0x160>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	8812      	ldrh	r2, [r2, #0]
 8004236:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	3302      	adds	r3, #2
 800423c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004242:	b29b      	uxth	r3, r3
 8004244:	3b01      	subs	r3, #1
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800424c:	e028      	b.n	80042a0 <HAL_SPI_Transmit+0x160>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b02      	cmp	r3, #2
 800425a:	d10f      	bne.n	800427c <HAL_SPI_Transmit+0x13c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	8812      	ldrh	r2, [r2, #0]
 8004264:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8004266:	68bb      	ldr	r3, [r7, #8]
 8004268:	3302      	adds	r3, #2
 800426a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004270:	b29b      	uxth	r3, r3
 8004272:	3b01      	subs	r3, #1
 8004274:	b29a      	uxth	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	87da      	strh	r2, [r3, #62]	; 0x3e
 800427a:	e011      	b.n	80042a0 <HAL_SPI_Transmit+0x160>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00b      	beq.n	800429a <HAL_SPI_Transmit+0x15a>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004288:	d00a      	beq.n	80042a0 <HAL_SPI_Transmit+0x160>
 800428a:	f7fd fb7b 	bl	8001984 <HAL_GetTick>
 800428e:	4602      	mov	r2, r0
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	1ad2      	subs	r2, r2, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	d302      	bcc.n	80042a0 <HAL_SPI_Transmit+0x160>
        {
          errorcode = HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800429e:	e098      	b.n	80043d2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1d1      	bne.n	800424e <HAL_SPI_Transmit+0x10e>
 80042aa:	e072      	b.n	8004392 <HAL_SPI_Transmit+0x252>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d004      	beq.n	80042be <HAL_SPI_Transmit+0x17e>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d164      	bne.n	8004388 <HAL_SPI_Transmit+0x248>
    {
      if (hspi->TxXferCount > 1U)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d90f      	bls.n	80042e8 <HAL_SPI_Transmit+0x1a8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)pData);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	8812      	ldrh	r2, [r2, #0]
 80042d0:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	3302      	adds	r3, #2
 80042d6:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b02      	subs	r3, #2
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80042e6:	e04f      	b.n	8004388 <HAL_SPI_Transmit+0x248>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f103 020c 	add.w	r2, r3, #12
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	1c59      	adds	r1, r3, #1
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042fe:	b29b      	uxth	r3, r3
 8004300:	3b01      	subs	r3, #1
 8004302:	b29a      	uxth	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004308:	e03e      	b.n	8004388 <HAL_SPI_Transmit+0x248>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b02      	cmp	r3, #2
 8004316:	d125      	bne.n	8004364 <HAL_SPI_Transmit+0x224>
      {
        if (hspi->TxXferCount > 1U)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800431c:	b29b      	uxth	r3, r3
 800431e:	2b01      	cmp	r3, #1
 8004320:	d90f      	bls.n	8004342 <HAL_SPI_Transmit+0x202>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	8812      	ldrh	r2, [r2, #0]
 800432a:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	3302      	adds	r3, #2
 8004330:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004336:	b29b      	uxth	r3, r3
 8004338:	3b02      	subs	r3, #2
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004340:	e022      	b.n	8004388 <HAL_SPI_Transmit+0x248>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f103 020c 	add.w	r2, r3, #12
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	1c59      	adds	r1, r3, #1
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004358:	b29b      	uxth	r3, r3
 800435a:	3b01      	subs	r3, #1
 800435c:	b29a      	uxth	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004362:	e011      	b.n	8004388 <HAL_SPI_Transmit+0x248>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d00b      	beq.n	8004382 <HAL_SPI_Transmit+0x242>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004370:	d00a      	beq.n	8004388 <HAL_SPI_Transmit+0x248>
 8004372:	f7fd fb07 	bl	8001984 <HAL_GetTick>
 8004376:	4602      	mov	r2, r0
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	1ad2      	subs	r2, r2, r3
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	429a      	cmp	r2, r3
 8004380:	d302      	bcc.n	8004388 <HAL_SPI_Transmit+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8004382:	2303      	movs	r3, #3
 8004384:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004386:	e024      	b.n	80043d2 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800438c:	b29b      	uxth	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1bb      	bne.n	800430a <HAL_SPI_Transmit+0x1ca>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004392:	69ba      	ldr	r2, [r7, #24]
 8004394:	6839      	ldr	r1, [r7, #0]
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f000 fb01 	bl	800499e <SPI_EndRxTxTransaction>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <HAL_SPI_Transmit+0x268>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2220      	movs	r2, #32
 80043a6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10a      	bne.n	80043c6 <HAL_SPI_Transmit+0x286>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043b0:	2300      	movs	r3, #0
 80043b2:	617b      	str	r3, [r7, #20]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	617b      	str	r3, [r7, #20]
 80043c4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <HAL_SPI_Transmit+0x292>
  {
    errorcode = HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80043e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3720      	adds	r7, #32
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b08a      	sub	sp, #40	; 0x28
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
 80043f8:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80043fa:	2300      	movs	r3, #0
 80043fc:	61fb      	str	r3, [r7, #28]
 80043fe:	2300      	movs	r3, #0
 8004400:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8004406:	2301      	movs	r3, #1
 8004408:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004416:	2b01      	cmp	r3, #1
 8004418:	d101      	bne.n	800441e <HAL_SPI_TransmitReceive+0x32>
 800441a:	2302      	movs	r3, #2
 800441c:	e1e1      	b.n	80047e2 <HAL_SPI_TransmitReceive+0x3f6>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2201      	movs	r2, #1
 8004422:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004426:	f7fd faad 	bl	8001984 <HAL_GetTick>
 800442a:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004432:	b2db      	uxtb	r3, r3
 8004434:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	2b01      	cmp	r3, #1
 8004440:	d00e      	beq.n	8004460 <HAL_SPI_TransmitReceive+0x74>
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004448:	d106      	bne.n	8004458 <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d102      	bne.n	8004458 <HAL_SPI_TransmitReceive+0x6c>
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	2b04      	cmp	r3, #4
 8004456:	d003      	beq.n	8004460 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8004458:	2302      	movs	r3, #2
 800445a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800445e:	e1b6      	b.n	80047ce <HAL_SPI_TransmitReceive+0x3e2>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d005      	beq.n	8004472 <HAL_SPI_TransmitReceive+0x86>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d002      	beq.n	8004472 <HAL_SPI_TransmitReceive+0x86>
 800446c:	887b      	ldrh	r3, [r7, #2]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d103      	bne.n	800447a <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8004472:	2301      	movs	r3, #1
 8004474:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004478:	e1a9      	b.n	80047ce <HAL_SPI_TransmitReceive+0x3e2>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b04      	cmp	r3, #4
 8004484:	d003      	beq.n	800448e <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2205      	movs	r2, #5
 800448a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	887a      	ldrh	r2, [r7, #2]
 800449e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	887a      	ldrh	r2, [r7, #2]
 80044a6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	887a      	ldrh	r2, [r7, #2]
 80044b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	887a      	ldrh	r2, [r7, #2]
 80044ba:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2200      	movs	r2, #0
 80044c6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fido threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044d0:	d805      	bhi.n	80044de <HAL_SPI_TransmitReceive+0xf2>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80044d8:	b29b      	uxth	r3, r3
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d908      	bls.n	80044f0 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	6812      	ldr	r2, [r2, #0]
 80044e6:	6852      	ldr	r2, [r2, #4]
 80044e8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80044ec:	605a      	str	r2, [r3, #4]
 80044ee:	e007      	b.n	8004500 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68fa      	ldr	r2, [r7, #12]
 80044f6:	6812      	ldr	r2, [r2, #0]
 80044f8:	6852      	ldr	r2, [r2, #4]
 80044fa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044fe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450a:	2b40      	cmp	r3, #64	; 0x40
 800450c:	d007      	beq.n	800451e <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	6812      	ldr	r2, [r2, #0]
 8004516:	6812      	ldr	r2, [r2, #0]
 8004518:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800451c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004526:	d975      	bls.n	8004614 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d004      	beq.n	800453a <HAL_SPI_TransmitReceive+0x14e>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b01      	cmp	r3, #1
 8004538:	d160      	bne.n	80045fc <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	8812      	ldrh	r2, [r2, #0]
 8004542:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	3302      	adds	r3, #2
 8004548:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800454e:	b29b      	uxth	r3, r3
 8004550:	3b01      	subs	r3, #1
 8004552:	b29a      	uxth	r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004558:	e050      	b.n	80045fc <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	2b00      	cmp	r3, #0
 800455e:	d01c      	beq.n	800459a <HAL_SPI_TransmitReceive+0x1ae>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d017      	beq.n	800459a <HAL_SPI_TransmitReceive+0x1ae>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 0302 	and.w	r3, r3, #2
 8004574:	2b02      	cmp	r3, #2
 8004576:	d110      	bne.n	800459a <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	8812      	ldrh	r2, [r2, #0]
 8004580:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	3302      	adds	r3, #2
 8004586:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800458c:	b29b      	uxth	r3, r3
 800458e:	3b01      	subs	r3, #1
 8004590:	b29a      	uxth	r2, r3
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004596:	2300      	movs	r3, #0
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d01a      	beq.n	80045dc <HAL_SPI_TransmitReceive+0x1f0>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d113      	bne.n	80045dc <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	b29a      	uxth	r2, r3
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3302      	adds	r3, #2
 80045c4:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	3b01      	subs	r3, #1
 80045d0:	b29a      	uxth	r2, r3
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045d8:	2301      	movs	r3, #1
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80045dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e2:	d00b      	beq.n	80045fc <HAL_SPI_TransmitReceive+0x210>
 80045e4:	f7fd f9ce 	bl	8001984 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	1ad2      	subs	r2, r2, r3
 80045ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d303      	bcc.n	80045fc <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 80045f4:	2303      	movs	r3, #3
 80045f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80045fa:	e0e8      	b.n	80047ce <HAL_SPI_TransmitReceive+0x3e2>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004600:	b29b      	uxth	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d1a9      	bne.n	800455a <HAL_SPI_TransmitReceive+0x16e>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800460c:	b29b      	uxth	r3, r3
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1a3      	bne.n	800455a <HAL_SPI_TransmitReceive+0x16e>
 8004612:	e0ca      	b.n	80047aa <HAL_SPI_TransmitReceive+0x3be>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d005      	beq.n	8004628 <HAL_SPI_TransmitReceive+0x23c>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b01      	cmp	r3, #1
 8004624:	f040 80b4 	bne.w	8004790 <HAL_SPI_TransmitReceive+0x3a4>
    {
      if (hspi->TxXferCount > 1U)
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800462c:	b29b      	uxth	r3, r3
 800462e:	2b01      	cmp	r3, #1
 8004630:	d90f      	bls.n	8004652 <HAL_SPI_TransmitReceive+0x266>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	8812      	ldrh	r2, [r2, #0]
 800463a:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	3302      	adds	r3, #2
 8004640:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount -= 2U;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b02      	subs	r3, #2
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004650:	e09e      	b.n	8004790 <HAL_SPI_TransmitReceive+0x3a4>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f103 020c 	add.w	r2, r3, #12
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	1c59      	adds	r1, r3, #1
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004668:	b29b      	uxth	r3, r3
 800466a:	3b01      	subs	r3, #1
 800466c:	b29a      	uxth	r2, r3
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004672:	e08d      	b.n	8004790 <HAL_SPI_TransmitReceive+0x3a4>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8004674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004676:	2b00      	cmp	r3, #0
 8004678:	d032      	beq.n	80046e0 <HAL_SPI_TransmitReceive+0x2f4>
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800467e:	b29b      	uxth	r3, r3
 8004680:	2b00      	cmp	r3, #0
 8004682:	d02d      	beq.n	80046e0 <HAL_SPI_TransmitReceive+0x2f4>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	f003 0302 	and.w	r3, r3, #2
 800468e:	2b02      	cmp	r3, #2
 8004690:	d126      	bne.n	80046e0 <HAL_SPI_TransmitReceive+0x2f4>
      {
        if (hspi->TxXferCount > 1U)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004696:	b29b      	uxth	r3, r3
 8004698:	2b01      	cmp	r3, #1
 800469a:	d90f      	bls.n	80046bc <HAL_SPI_TransmitReceive+0x2d0>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68ba      	ldr	r2, [r7, #8]
 80046a2:	8812      	ldrh	r2, [r2, #0]
 80046a4:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	3302      	adds	r3, #2
 80046aa:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	3b02      	subs	r3, #2
 80046b4:	b29a      	uxth	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80046ba:	e00f      	b.n	80046dc <HAL_SPI_TransmitReceive+0x2f0>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f103 020c 	add.w	r2, r3, #12
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	1c59      	adds	r1, r3, #1
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	3b01      	subs	r3, #1
 80046d6:	b29a      	uxth	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d041      	beq.n	8004770 <HAL_SPI_TransmitReceive+0x384>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f003 0301 	and.w	r3, r3, #1
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d13a      	bne.n	8004770 <HAL_SPI_TransmitReceive+0x384>
      {
        if (hspi->RxXferCount > 1U)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004700:	b29b      	uxth	r3, r3
 8004702:	2b01      	cmp	r3, #1
 8004704:	d920      	bls.n	8004748 <HAL_SPI_TransmitReceive+0x35c>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	68db      	ldr	r3, [r3, #12]
 800470c:	b29a      	uxth	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	3302      	adds	r3, #2
 8004716:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800471e:	b29b      	uxth	r3, r3
 8004720:	3b02      	subs	r3, #2
 8004722:	b29a      	uxth	r2, r3
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004730:	b29b      	uxth	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	d81a      	bhi.n	800476c <HAL_SPI_TransmitReceive+0x380>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68fa      	ldr	r2, [r7, #12]
 800473c:	6812      	ldr	r2, [r2, #0]
 800473e:	6852      	ldr	r2, [r2, #4]
 8004740:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004744:	605a      	str	r2, [r3, #4]
 8004746:	e011      	b.n	800476c <HAL_SPI_TransmitReceive+0x380>
          }
        }
        else
        {
          (*(uint8_t *)pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	1c5a      	adds	r2, r3, #1
 800474c:	607a      	str	r2, [r7, #4]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	6812      	ldr	r2, [r2, #0]
 8004752:	320c      	adds	r2, #12
 8004754:	7812      	ldrb	r2, [r2, #0]
 8004756:	b2d2      	uxtb	r2, r2
 8004758:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004760:	b29b      	uxth	r3, r3
 8004762:	3b01      	subs	r3, #1
 8004764:	b29a      	uxth	r2, r3
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800476c:	2301      	movs	r3, #1
 800476e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 8004770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004776:	d00b      	beq.n	8004790 <HAL_SPI_TransmitReceive+0x3a4>
 8004778:	f7fd f904 	bl	8001984 <HAL_GetTick>
 800477c:	4602      	mov	r2, r0
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	1ad2      	subs	r2, r2, r3
 8004782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004784:	429a      	cmp	r2, r3
 8004786:	d303      	bcc.n	8004790 <HAL_SPI_TransmitReceive+0x3a4>
      {
        errorcode = HAL_TIMEOUT;
 8004788:	2303      	movs	r3, #3
 800478a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800478e:	e01e      	b.n	80047ce <HAL_SPI_TransmitReceive+0x3e2>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	f47f af6c 	bne.w	8004674 <HAL_SPI_TransmitReceive+0x288>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	f47f af65 	bne.w	8004674 <HAL_SPI_TransmitReceive+0x288>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 f8f5 	bl	800499e <SPI_EndRxTxTransaction>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d002      	beq.n	80047c0 <HAL_SPI_TransmitReceive+0x3d4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2220      	movs	r2, #32
 80047be:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d002      	beq.n	80047ce <HAL_SPI_TransmitReceive+0x3e2>
  {
    errorcode = HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2200      	movs	r2, #0
 80047da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80047de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3728      	adds	r7, #40	; 0x28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}

080047ea <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047ea:	b580      	push	{r7, lr}
 80047ec:	b084      	sub	sp, #16
 80047ee:	af00      	add	r7, sp, #0
 80047f0:	60f8      	str	r0, [r7, #12]
 80047f2:	60b9      	str	r1, [r7, #8]
 80047f4:	607a      	str	r2, [r7, #4]
 80047f6:	603b      	str	r3, [r7, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047f8:	e04d      	b.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004800:	d049      	beq.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d007      	beq.n	8004818 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8004808:	f7fd f8bc 	bl	8001984 <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	69bb      	ldr	r3, [r7, #24]
 8004810:	1ad2      	subs	r2, r2, r3
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d33e      	bcc.n	8004896 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	6812      	ldr	r2, [r2, #0]
 8004820:	6852      	ldr	r2, [r2, #4]
 8004822:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004826:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004830:	d111      	bne.n	8004856 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800483a:	d004      	beq.n	8004846 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004844:	d107      	bne.n	8004856 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68fa      	ldr	r2, [r7, #12]
 800484c:	6812      	ldr	r2, [r2, #0]
 800484e:	6812      	ldr	r2, [r2, #0]
 8004850:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004854:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800485e:	d110      	bne.n	8004882 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6819      	ldr	r1, [r3, #0]
 800486a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800486e:	400b      	ands	r3, r1
 8004870:	6013      	str	r3, [r2, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	6812      	ldr	r2, [r2, #0]
 800487a:	6812      	ldr	r2, [r2, #0]
 800487c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004880:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2201      	movs	r2, #1
 8004886:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2200      	movs	r2, #0
 800488e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	e00e      	b.n	80048b4 <SPI_WaitFlagStateUntilTimeout+0xca>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	689a      	ldr	r2, [r3, #8]
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	401a      	ands	r2, r3
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d101      	bne.n	80048aa <SPI_WaitFlagStateUntilTimeout+0xc0>
 80048a6:	2201      	movs	r2, #1
 80048a8:	e000      	b.n	80048ac <SPI_WaitFlagStateUntilTimeout+0xc2>
 80048aa:	2200      	movs	r2, #0
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	429a      	cmp	r2, r3
 80048b0:	d1a3      	bne.n	80047fa <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	3710      	adds	r7, #16
 80048b8:	46bd      	mov	sp, r7
 80048ba:	bd80      	pop	{r7, pc}

080048bc <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
 80048c8:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 80048ca:	e05b      	b.n	8004984 <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80048d2:	d109      	bne.n	80048e8 <SPI_WaitFifoStateUntilTimeout+0x2c>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d106      	bne.n	80048e8 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	330c      	adds	r3, #12
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 80048e6:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ee:	d049      	beq.n	8004984 <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d007      	beq.n	8004906 <SPI_WaitFifoStateUntilTimeout+0x4a>
 80048f6:	f7fd f845 	bl	8001984 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	6a3b      	ldr	r3, [r7, #32]
 80048fe:	1ad2      	subs	r2, r2, r3
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	429a      	cmp	r2, r3
 8004904:	d33e      	bcc.n	8004984 <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	6812      	ldr	r2, [r2, #0]
 800490e:	6852      	ldr	r2, [r2, #4]
 8004910:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004914:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800491e:	d111      	bne.n	8004944 <SPI_WaitFifoStateUntilTimeout+0x88>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	689b      	ldr	r3, [r3, #8]
 8004924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004928:	d004      	beq.n	8004934 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004932:	d107      	bne.n	8004944 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68fa      	ldr	r2, [r7, #12]
 800493a:	6812      	ldr	r2, [r2, #0]
 800493c:	6812      	ldr	r2, [r2, #0]
 800493e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004942:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800494c:	d110      	bne.n	8004970 <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	6819      	ldr	r1, [r3, #0]
 8004958:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800495c:	400b      	ands	r3, r1
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	6812      	ldr	r2, [r2, #0]
 8004968:	6812      	ldr	r2, [r2, #0]
 800496a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800496e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e008      	b.n	8004996 <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	689a      	ldr	r2, [r3, #8]
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	401a      	ands	r2, r3
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	429a      	cmp	r2, r3
 8004992:	d19b      	bne.n	80048cc <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3718      	adds	r7, #24
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <SPI_EndRxTxTransaction>:
  * @param hspi: SPI handle
  * @param Timeout: Timeout duration
  * @param  Tickstart: tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b086      	sub	sp, #24
 80049a2:	af02      	add	r7, sp, #8
 80049a4:	60f8      	str	r0, [r7, #12]
 80049a6:	60b9      	str	r1, [r7, #8]
 80049a8:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	9300      	str	r3, [sp, #0]
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80049b6:	68f8      	ldr	r0, [r7, #12]
 80049b8:	f7ff ff80 	bl	80048bc <SPI_WaitFifoStateUntilTimeout>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d007      	beq.n	80049d2 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049c6:	f043 0220 	orr.w	r2, r3, #32
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049ce:	2303      	movs	r3, #3
 80049d0:	e013      	b.n	80049fa <SPI_EndRxTxTransaction+0x5c>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	9300      	str	r3, [sp, #0]
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2200      	movs	r2, #0
 80049da:	2180      	movs	r1, #128	; 0x80
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f7ff ff04 	bl	80047ea <SPI_WaitFlagStateUntilTimeout>
 80049e2:	4603      	mov	r3, r0
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d007      	beq.n	80049f8 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049ec:	f043 0220 	orr.w	r2, r3, #32
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e000      	b.n	80049fa <SPI_EndRxTxTransaction+0x5c>
  }
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b082      	sub	sp, #8
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d101      	bne.n	8004a14 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e043      	b.n	8004a9c <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d106      	bne.n	8004a2e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f002 ffa1 	bl	8007970 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2224      	movs	r2, #36	; 0x24
 8004a32:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	6812      	ldr	r2, [r2, #0]
 8004a3e:	6812      	ldr	r2, [r2, #0]
 8004a40:	f022 0201 	bic.w	r2, r2, #1
 8004a44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a46:	6878      	ldr	r0, [r7, #4]
 8004a48:	f000 f97c 	bl	8004d44 <UART_SetConfig>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d101      	bne.n	8004a56 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e022      	b.n	8004a9c <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d002      	beq.n	8004a64 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 fc3e 	bl	80052e0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	687a      	ldr	r2, [r7, #4]
 8004a6a:	6812      	ldr	r2, [r2, #0]
 8004a6c:	6852      	ldr	r2, [r2, #4]
 8004a6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	6812      	ldr	r2, [r2, #0]
 8004a7c:	6892      	ldr	r2, [r2, #8]
 8004a7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a82:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6812      	ldr	r2, [r2, #0]
 8004a8c:	6812      	ldr	r2, [r2, #0]
 8004a8e:	f042 0201 	orr.w	r2, r2, #1
 8004a92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f000 fcc5 	bl	8005424 <UART_CheckIdleState>
 8004a9a:	4603      	mov	r3, r0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <HAL_UART_Transmit>:
  * @param Size: Amount of data to be sent.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b088      	sub	sp, #32
 8004aa8:	af02      	add	r7, sp, #8
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	603b      	str	r3, [r7, #0]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b20      	cmp	r3, #32
 8004ac2:	d177      	bne.n	8004bb4 <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0))
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d002      	beq.n	8004ad0 <HAL_UART_Transmit+0x2c>
 8004aca:	88fb      	ldrh	r3, [r7, #6]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e070      	b.n	8004bb6 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d101      	bne.n	8004ae2 <HAL_UART_Transmit+0x3e>
 8004ade:	2302      	movs	r3, #2
 8004ae0:	e069      	b.n	8004bb6 <HAL_UART_Transmit+0x112>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2200      	movs	r2, #0
 8004aee:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2221      	movs	r2, #33	; 0x21
 8004af4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004af8:	f7fc ff44 	bl	8001984 <HAL_GetTick>
 8004afc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	88fa      	ldrh	r2, [r7, #6]
 8004b02:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	88fa      	ldrh	r2, [r7, #6]
 8004b0a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0)
 8004b0e:	e034      	b.n	8004b7a <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	3b01      	subs	r3, #1
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2180      	movs	r1, #128	; 0x80
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 fcc2 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e03c      	b.n	8004bb6 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b44:	d111      	bne.n	8004b6a <HAL_UART_Transmit+0xc6>
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10d      	bne.n	8004b6a <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FF);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	8812      	ldrh	r2, [r2, #0]
 8004b5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b5e:	b292      	uxth	r2, r2
 8004b60:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2;
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	3302      	adds	r3, #2
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	e007      	b.n	8004b7a <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFF);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	1c59      	adds	r1, r3, #1
 8004b72:	60b9      	str	r1, [r7, #8]
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	8513      	strh	r3, [r2, #40]	; 0x28
    while(huart->TxXferCount > 0)
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1c4      	bne.n	8004b10 <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	2140      	movs	r1, #64	; 0x40
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 fc90 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e00a      	b.n	8004bb6 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	e000      	b.n	8004bb6 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 8004bb4:	2302      	movs	r3, #2
  }
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}

08004bbe <HAL_UART_Receive>:
  * @param Size: amount of data to be received.
  * @param Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b08a      	sub	sp, #40	; 0x28
 8004bc2:	af02      	add	r7, sp, #8
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	603b      	str	r3, [r7, #0]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	2b20      	cmp	r3, #32
 8004bdc:	f040 80ad 	bne.w	8004d3a <HAL_UART_Receive+0x17c>
  {
    if((pData == NULL ) || (Size == 0))
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <HAL_UART_Receive+0x2e>
 8004be6:	88fb      	ldrh	r3, [r7, #6]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e0a5      	b.n	8004d3c <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d101      	bne.n	8004bfe <HAL_UART_Receive+0x40>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e09e      	b.n	8004d3c <HAL_UART_Receive+0x17e>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2222      	movs	r2, #34	; 0x22
 8004c10:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004c14:	f7fc feb6 	bl	8001984 <HAL_GetTick>
 8004c18:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize = Size;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	88fa      	ldrh	r2, [r7, #6]
 8004c1e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	88fa      	ldrh	r2, [r7, #6]
 8004c26:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c32:	d10e      	bne.n	8004c52 <HAL_UART_Receive+0x94>
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <HAL_UART_Receive+0x8a>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004c42:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c46:	e028      	b.n	8004c9a <HAL_UART_Receive+0xdc>
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	22ff      	movs	r2, #255	; 0xff
 8004c4c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c50:	e023      	b.n	8004c9a <HAL_UART_Receive+0xdc>
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d10d      	bne.n	8004c76 <HAL_UART_Receive+0xb8>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d104      	bne.n	8004c6c <HAL_UART_Receive+0xae>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	22ff      	movs	r2, #255	; 0xff
 8004c66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c6a:	e016      	b.n	8004c9a <HAL_UART_Receive+0xdc>
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	227f      	movs	r2, #127	; 0x7f
 8004c70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c74:	e011      	b.n	8004c9a <HAL_UART_Receive+0xdc>
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c7e:	d10c      	bne.n	8004c9a <HAL_UART_Receive+0xdc>
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	691b      	ldr	r3, [r3, #16]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d104      	bne.n	8004c92 <HAL_UART_Receive+0xd4>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	227f      	movs	r2, #127	; 0x7f
 8004c8c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c90:	e003      	b.n	8004c9a <HAL_UART_Receive+0xdc>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	223f      	movs	r2, #63	; 0x3f
 8004c96:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004ca0:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while(huart->RxXferCount > 0)
 8004ca2:	e03a      	b.n	8004d1a <HAL_UART_Receive+0x15c>
    {
      huart->RxXferCount--;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	3b01      	subs	r3, #1
 8004cae:	b29a      	uxth	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	69fb      	ldr	r3, [r7, #28]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	2120      	movs	r1, #32
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 fbf8 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <HAL_UART_Receive+0x112>
      {
        return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e035      	b.n	8004d3c <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cd8:	d112      	bne.n	8004d00 <HAL_UART_Receive+0x142>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	691b      	ldr	r3, [r3, #16]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d10e      	bne.n	8004d00 <HAL_UART_Receive+0x142>
      {
        tmp = (uint16_t*) pData ;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	8b7b      	ldrh	r3, [r7, #26]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	b29a      	uxth	r2, r3
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	801a      	strh	r2, [r3, #0]
        pData +=2;
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	3302      	adds	r3, #2
 8004cfc:	60bb      	str	r3, [r7, #8]
 8004cfe:	e00c      	b.n	8004d1a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	60ba      	str	r2, [r7, #8]
 8004d06:	68fa      	ldr	r2, [r7, #12]
 8004d08:	6812      	ldr	r2, [r2, #0]
 8004d0a:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004d0c:	b292      	uxth	r2, r2
 8004d0e:	b2d1      	uxtb	r1, r2
 8004d10:	8b7a      	ldrh	r2, [r7, #26]
 8004d12:	b2d2      	uxtb	r2, r2
 8004d14:	400a      	ands	r2, r1
 8004d16:	b2d2      	uxtb	r2, r2
 8004d18:	701a      	strb	r2, [r3, #0]
    while(huart->RxXferCount > 0)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1be      	bne.n	8004ca4 <HAL_UART_Receive+0xe6>
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2220      	movs	r2, #32
 8004d2a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2200      	movs	r2, #0
 8004d32:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 8004d36:	2300      	movs	r3, #0
 8004d38:	e000      	b.n	8004d3c <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 8004d3a:	2302      	movs	r3, #2
  }
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3720      	adds	r7, #32
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bd80      	pop	{r7, pc}

08004d44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d44:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004d48:	b086      	sub	sp, #24
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	617b      	str	r3, [r7, #20]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8004d52:	2310      	movs	r3, #16
 8004d54:	74fb      	strb	r3, [r7, #19]
  uint16_t brrtemp                    = 0x0000;
 8004d56:	2300      	movs	r3, #0
 8004d58:	81bb      	strh	r3, [r7, #12]
  uint16_t usartdiv                   = 0x0000;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	823b      	strh	r3, [r7, #16]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	73fb      	strb	r3, [r7, #15]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	431a      	orrs	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	431a      	orrs	r2, r3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6819      	ldr	r1, [r3, #0]
 8004d84:	4bb8      	ldr	r3, [pc, #736]	; (8005068 <UART_SetConfig+0x324>)
 8004d86:	400b      	ands	r3, r1
 8004d88:	6979      	ldr	r1, [r7, #20]
 8004d8a:	430b      	orrs	r3, r1
 8004d8c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	6812      	ldr	r2, [r2, #0]
 8004d96:	6852      	ldr	r2, [r2, #4]
 8004d98:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	68d2      	ldr	r2, [r2, #12]
 8004da0:	430a      	orrs	r2, r1
 8004da2:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	617b      	str	r3, [r7, #20]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4aaf      	ldr	r2, [pc, #700]	; (800506c <UART_SetConfig+0x328>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d004      	beq.n	8004dbe <UART_SetConfig+0x7a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	687a      	ldr	r2, [r7, #4]
 8004dc4:	6812      	ldr	r2, [r2, #0]
 8004dc6:	6892      	ldr	r2, [r2, #8]
 8004dc8:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4aa6      	ldr	r2, [pc, #664]	; (8005070 <UART_SetConfig+0x32c>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d121      	bne.n	8004e20 <UART_SetConfig+0xdc>
 8004ddc:	4ba5      	ldr	r3, [pc, #660]	; (8005074 <UART_SetConfig+0x330>)
 8004dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de2:	f003 0303 	and.w	r3, r3, #3
 8004de6:	2b03      	cmp	r3, #3
 8004de8:	d816      	bhi.n	8004e18 <UART_SetConfig+0xd4>
 8004dea:	a201      	add	r2, pc, #4	; (adr r2, 8004df0 <UART_SetConfig+0xac>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e01 	.word	0x08004e01
 8004df4:	08004e0d 	.word	0x08004e0d
 8004df8:	08004e07 	.word	0x08004e07
 8004dfc:	08004e13 	.word	0x08004e13
 8004e00:	2301      	movs	r3, #1
 8004e02:	74fb      	strb	r3, [r7, #19]
 8004e04:	e094      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e06:	2302      	movs	r3, #2
 8004e08:	74fb      	strb	r3, [r7, #19]
 8004e0a:	e091      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	74fb      	strb	r3, [r7, #19]
 8004e10:	e08e      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e12:	2308      	movs	r3, #8
 8004e14:	74fb      	strb	r3, [r7, #19]
 8004e16:	e08b      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e18:	2310      	movs	r3, #16
 8004e1a:	74fb      	strb	r3, [r7, #19]
 8004e1c:	bf00      	nop
 8004e1e:	e087      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a94      	ldr	r2, [pc, #592]	; (8005078 <UART_SetConfig+0x334>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d134      	bne.n	8004e94 <UART_SetConfig+0x150>
 8004e2a:	4b92      	ldr	r3, [pc, #584]	; (8005074 <UART_SetConfig+0x330>)
 8004e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e30:	f003 030c 	and.w	r3, r3, #12
 8004e34:	2b0c      	cmp	r3, #12
 8004e36:	d829      	bhi.n	8004e8c <UART_SetConfig+0x148>
 8004e38:	a201      	add	r2, pc, #4	; (adr r2, 8004e40 <UART_SetConfig+0xfc>)
 8004e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3e:	bf00      	nop
 8004e40:	08004e75 	.word	0x08004e75
 8004e44:	08004e8d 	.word	0x08004e8d
 8004e48:	08004e8d 	.word	0x08004e8d
 8004e4c:	08004e8d 	.word	0x08004e8d
 8004e50:	08004e81 	.word	0x08004e81
 8004e54:	08004e8d 	.word	0x08004e8d
 8004e58:	08004e8d 	.word	0x08004e8d
 8004e5c:	08004e8d 	.word	0x08004e8d
 8004e60:	08004e7b 	.word	0x08004e7b
 8004e64:	08004e8d 	.word	0x08004e8d
 8004e68:	08004e8d 	.word	0x08004e8d
 8004e6c:	08004e8d 	.word	0x08004e8d
 8004e70:	08004e87 	.word	0x08004e87
 8004e74:	2300      	movs	r3, #0
 8004e76:	74fb      	strb	r3, [r7, #19]
 8004e78:	e05a      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	74fb      	strb	r3, [r7, #19]
 8004e7e:	e057      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e80:	2304      	movs	r3, #4
 8004e82:	74fb      	strb	r3, [r7, #19]
 8004e84:	e054      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e86:	2308      	movs	r3, #8
 8004e88:	74fb      	strb	r3, [r7, #19]
 8004e8a:	e051      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e8c:	2310      	movs	r3, #16
 8004e8e:	74fb      	strb	r3, [r7, #19]
 8004e90:	bf00      	nop
 8004e92:	e04d      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a78      	ldr	r2, [pc, #480]	; (800507c <UART_SetConfig+0x338>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d120      	bne.n	8004ee0 <UART_SetConfig+0x19c>
 8004e9e:	4b75      	ldr	r3, [pc, #468]	; (8005074 <UART_SetConfig+0x330>)
 8004ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004ea8:	2b10      	cmp	r3, #16
 8004eaa:	d00f      	beq.n	8004ecc <UART_SetConfig+0x188>
 8004eac:	2b10      	cmp	r3, #16
 8004eae:	d802      	bhi.n	8004eb6 <UART_SetConfig+0x172>
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d005      	beq.n	8004ec0 <UART_SetConfig+0x17c>
 8004eb4:	e010      	b.n	8004ed8 <UART_SetConfig+0x194>
 8004eb6:	2b20      	cmp	r3, #32
 8004eb8:	d005      	beq.n	8004ec6 <UART_SetConfig+0x182>
 8004eba:	2b30      	cmp	r3, #48	; 0x30
 8004ebc:	d009      	beq.n	8004ed2 <UART_SetConfig+0x18e>
 8004ebe:	e00b      	b.n	8004ed8 <UART_SetConfig+0x194>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	74fb      	strb	r3, [r7, #19]
 8004ec4:	e034      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	74fb      	strb	r3, [r7, #19]
 8004eca:	e031      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004ecc:	2304      	movs	r3, #4
 8004ece:	74fb      	strb	r3, [r7, #19]
 8004ed0:	e02e      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004ed2:	2308      	movs	r3, #8
 8004ed4:	74fb      	strb	r3, [r7, #19]
 8004ed6:	e02b      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004ed8:	2310      	movs	r3, #16
 8004eda:	74fb      	strb	r3, [r7, #19]
 8004edc:	bf00      	nop
 8004ede:	e027      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a61      	ldr	r2, [pc, #388]	; (800506c <UART_SetConfig+0x328>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d123      	bne.n	8004f32 <UART_SetConfig+0x1ee>
 8004eea:	4b62      	ldr	r3, [pc, #392]	; (8005074 <UART_SetConfig+0x330>)
 8004eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ef8:	d012      	beq.n	8004f20 <UART_SetConfig+0x1dc>
 8004efa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004efe:	d802      	bhi.n	8004f06 <UART_SetConfig+0x1c2>
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d007      	beq.n	8004f14 <UART_SetConfig+0x1d0>
 8004f04:	e012      	b.n	8004f2c <UART_SetConfig+0x1e8>
 8004f06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f0a:	d006      	beq.n	8004f1a <UART_SetConfig+0x1d6>
 8004f0c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f10:	d009      	beq.n	8004f26 <UART_SetConfig+0x1e2>
 8004f12:	e00b      	b.n	8004f2c <UART_SetConfig+0x1e8>
 8004f14:	2300      	movs	r3, #0
 8004f16:	74fb      	strb	r3, [r7, #19]
 8004f18:	e00a      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	74fb      	strb	r3, [r7, #19]
 8004f1e:	e007      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004f20:	2304      	movs	r3, #4
 8004f22:	74fb      	strb	r3, [r7, #19]
 8004f24:	e004      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004f26:	2308      	movs	r3, #8
 8004f28:	74fb      	strb	r3, [r7, #19]
 8004f2a:	e001      	b.n	8004f30 <UART_SetConfig+0x1ec>
 8004f2c:	2310      	movs	r3, #16
 8004f2e:	74fb      	strb	r3, [r7, #19]
 8004f30:	bf00      	nop

  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a4d      	ldr	r2, [pc, #308]	; (800506c <UART_SetConfig+0x328>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	f040 80ec 	bne.w	8005116 <UART_SetConfig+0x3d2>
  {
    /* Retrieve frequency clock */
    tmpreg = 0;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	617b      	str	r3, [r7, #20]

    switch (clocksource)
 8004f42:	7cfb      	ldrb	r3, [r7, #19]
 8004f44:	2b08      	cmp	r3, #8
 8004f46:	d824      	bhi.n	8004f92 <UART_SetConfig+0x24e>
 8004f48:	a201      	add	r2, pc, #4	; (adr r2, 8004f50 <UART_SetConfig+0x20c>)
 8004f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f4e:	bf00      	nop
 8004f50:	08004f75 	.word	0x08004f75
 8004f54:	08004f93 	.word	0x08004f93
 8004f58:	08004f7d 	.word	0x08004f7d
 8004f5c:	08004f93 	.word	0x08004f93
 8004f60:	08004f83 	.word	0x08004f83
 8004f64:	08004f93 	.word	0x08004f93
 8004f68:	08004f93 	.word	0x08004f93
 8004f6c:	08004f93 	.word	0x08004f93
 8004f70:	08004f8b 	.word	0x08004f8b
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 8004f74:	f7fe fc0c 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8004f78:	6178      	str	r0, [r7, #20]
      break;
 8004f7a:	e00d      	b.n	8004f98 <UART_SetConfig+0x254>
    case UART_CLOCKSOURCE_HSI:
      tmpreg = (uint32_t) HSI_VALUE;
 8004f7c:	4b40      	ldr	r3, [pc, #256]	; (8005080 <UART_SetConfig+0x33c>)
 8004f7e:	617b      	str	r3, [r7, #20]
      break;
 8004f80:	e00a      	b.n	8004f98 <UART_SetConfig+0x254>
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 8004f82:	f7fe faff 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8004f86:	6178      	str	r0, [r7, #20]
      break;
 8004f88:	e006      	b.n	8004f98 <UART_SetConfig+0x254>
    case UART_CLOCKSOURCE_LSE:
      tmpreg = (uint32_t) LSE_VALUE;
 8004f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f8e:	617b      	str	r3, [r7, #20]
      break;
 8004f90:	e002      	b.n	8004f98 <UART_SetConfig+0x254>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
      break;
 8004f96:	bf00      	nop
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	f000 8199 	beq.w	80052d2 <UART_SetConfig+0x58e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	685a      	ldr	r2, [r3, #4]
 8004fa4:	4613      	mov	r3, r2
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	441a      	add	r2, r3
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d805      	bhi.n	8004fbc <UART_SetConfig+0x278>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	031a      	lsls	r2, r3, #12
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d202      	bcs.n	8004fc2 <UART_SetConfig+0x27e>
      {
        ret = HAL_ERROR;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	73fb      	strb	r3, [r7, #15]
 8004fc0:	e187      	b.n	80052d2 <UART_SetConfig+0x58e>
      }
      else
      {
        switch (clocksource)
 8004fc2:	7cfb      	ldrb	r3, [r7, #19]
 8004fc4:	2b08      	cmp	r3, #8
 8004fc6:	f200 8093 	bhi.w	80050f0 <UART_SetConfig+0x3ac>
 8004fca:	a201      	add	r2, pc, #4	; (adr r2, 8004fd0 <UART_SetConfig+0x28c>)
 8004fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fd0:	08004ff5 	.word	0x08004ff5
 8004fd4:	080050f1 	.word	0x080050f1
 8004fd8:	08005035 	.word	0x08005035
 8004fdc:	080050f1 	.word	0x080050f1
 8004fe0:	08005089 	.word	0x08005089
 8004fe4:	080050f1 	.word	0x080050f1
 8004fe8:	080050f1 	.word	0x080050f1
 8004fec:	080050f1 	.word	0x080050f1
 8004ff0:	080050c7 	.word	0x080050c7
        {
        case UART_CLOCKSOURCE_PCLK1:
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004ff4:	f7fe fbcc 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	f04f 0400 	mov.w	r4, #0
 8004ffe:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8005002:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 8005006:	ea4f 2803 	mov.w	r8, r3, lsl #8
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	085b      	lsrs	r3, r3, #1
 8005010:	f04f 0400 	mov.w	r4, #0
 8005014:	eb18 0003 	adds.w	r0, r8, r3
 8005018:	eb49 0104 	adc.w	r1, r9, r4
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f04f 0400 	mov.w	r4, #0
 8005024:	461a      	mov	r2, r3
 8005026:	4623      	mov	r3, r4
 8005028:	f7fb f8da 	bl	80001e0 <__aeabi_uldivmod>
 800502c:	4603      	mov	r3, r0
 800502e:	460c      	mov	r4, r1
 8005030:	617b      	str	r3, [r7, #20]
          break;
 8005032:	e060      	b.n	80050f6 <UART_SetConfig+0x3b2>
        case UART_CLOCKSOURCE_HSI:
          tmpreg = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	085b      	lsrs	r3, r3, #1
 800503a:	f04f 0400 	mov.w	r4, #0
 800503e:	4911      	ldr	r1, [pc, #68]	; (8005084 <UART_SetConfig+0x340>)
 8005040:	f04f 0200 	mov.w	r2, #0
 8005044:	eb13 0801 	adds.w	r8, r3, r1
 8005048:	eb44 0902 	adc.w	r9, r4, r2
 800504c:	4640      	mov	r0, r8
 800504e:	4649      	mov	r1, r9
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f04f 0400 	mov.w	r4, #0
 8005058:	461a      	mov	r2, r3
 800505a:	4623      	mov	r3, r4
 800505c:	f7fb f8c0 	bl	80001e0 <__aeabi_uldivmod>
 8005060:	4603      	mov	r3, r0
 8005062:	460c      	mov	r4, r1
 8005064:	617b      	str	r3, [r7, #20]
          break;
 8005066:	e046      	b.n	80050f6 <UART_SetConfig+0x3b2>
 8005068:	efff69f3 	.word	0xefff69f3
 800506c:	40008000 	.word	0x40008000
 8005070:	40013800 	.word	0x40013800
 8005074:	40021000 	.word	0x40021000
 8005078:	40004400 	.word	0x40004400
 800507c:	40004800 	.word	0x40004800
 8005080:	00f42400 	.word	0x00f42400
 8005084:	f4240000 	.word	0xf4240000
        case UART_CLOCKSOURCE_SYSCLK:
          tmpreg = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005088:	f7fe fa7c 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 800508c:	4603      	mov	r3, r0
 800508e:	461a      	mov	r2, r3
 8005090:	f04f 0300 	mov.w	r3, #0
 8005094:	021d      	lsls	r5, r3, #8
 8005096:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800509a:	0214      	lsls	r4, r2, #8
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	085b      	lsrs	r3, r3, #1
 80050a2:	461a      	mov	r2, r3
 80050a4:	f04f 0300 	mov.w	r3, #0
 80050a8:	18a0      	adds	r0, r4, r2
 80050aa:	eb45 0103 	adc.w	r1, r5, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f04f 0400 	mov.w	r4, #0
 80050b6:	461a      	mov	r2, r3
 80050b8:	4623      	mov	r3, r4
 80050ba:	f7fb f891 	bl	80001e0 <__aeabi_uldivmod>
 80050be:	4603      	mov	r3, r0
 80050c0:	460c      	mov	r4, r1
 80050c2:	617b      	str	r3, [r7, #20]
          break;
 80050c4:	e017      	b.n	80050f6 <UART_SetConfig+0x3b2>
        case UART_CLOCKSOURCE_LSE:
          tmpreg = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	085b      	lsrs	r3, r3, #1
 80050cc:	f04f 0400 	mov.w	r4, #0
 80050d0:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80050d4:	f144 0100 	adc.w	r1, r4, #0
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	f04f 0400 	mov.w	r4, #0
 80050e0:	461a      	mov	r2, r3
 80050e2:	4623      	mov	r3, r4
 80050e4:	f7fb f87c 	bl	80001e0 <__aeabi_uldivmod>
 80050e8:	4603      	mov	r3, r0
 80050ea:	460c      	mov	r4, r1
 80050ec:	617b      	str	r3, [r7, #20]
          break;
 80050ee:	e002      	b.n	80050f6 <UART_SetConfig+0x3b2>
        case UART_CLOCKSOURCE_UNDEFINED:
        default:
          ret = HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	73fb      	strb	r3, [r7, #15]
          break;
 80050f4:	bf00      	nop
        }
   
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050fc:	d308      	bcc.n	8005110 <UART_SetConfig+0x3cc>
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005104:	d204      	bcs.n	8005110 <UART_SetConfig+0x3cc>
        {
           huart->Instance->BRR = tmpreg;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	60da      	str	r2, [r3, #12]
 800510e:	e0e0      	b.n	80052d2 <UART_SetConfig+0x58e>
        }
        else
        {
          ret = HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	73fb      	strb	r3, [r7, #15]
 8005114:	e0dd      	b.n	80052d2 <UART_SetConfig+0x58e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800511e:	d16e      	bne.n	80051fe <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 8005120:	7cfb      	ldrb	r3, [r7, #19]
 8005122:	2b08      	cmp	r3, #8
 8005124:	d856      	bhi.n	80051d4 <UART_SetConfig+0x490>
 8005126:	a201      	add	r2, pc, #4	; (adr r2, 800512c <UART_SetConfig+0x3e8>)
 8005128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512c:	08005151 	.word	0x08005151
 8005130:	0800516d 	.word	0x0800516d
 8005134:	08005189 	.word	0x08005189
 8005138:	080051d5 	.word	0x080051d5
 800513c:	080051a3 	.word	0x080051a3
 8005140:	080051d5 	.word	0x080051d5
 8005144:	080051d5 	.word	0x080051d5
 8005148:	080051d5 	.word	0x080051d5
 800514c:	080051bf 	.word	0x080051bf
    {
    case UART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005150:	f7fe fb1e 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8005154:	4603      	mov	r3, r0
 8005156:	005a      	lsls	r2, r3, #1
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	085b      	lsrs	r3, r3, #1
 800515e:	441a      	add	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	fbb2 f3f3 	udiv	r3, r2, r3
 8005168:	823b      	strh	r3, [r7, #16]
      break;
 800516a:	e036      	b.n	80051da <UART_SetConfig+0x496>
    case UART_CLOCKSOURCE_PCLK2:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800516c:	f7fe fb32 	bl	80037d4 <HAL_RCC_GetPCLK2Freq>
 8005170:	4603      	mov	r3, r0
 8005172:	005a      	lsls	r2, r3, #1
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	441a      	add	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	fbb2 f3f3 	udiv	r3, r2, r3
 8005184:	823b      	strh	r3, [r7, #16]
      break;
 8005186:	e028      	b.n	80051da <UART_SetConfig+0x496>
    case UART_CLOCKSOURCE_HSI:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	085b      	lsrs	r3, r3, #1
 800518e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8005192:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8005196:	687a      	ldr	r2, [r7, #4]
 8005198:	6852      	ldr	r2, [r2, #4]
 800519a:	fbb3 f3f2 	udiv	r3, r3, r2
 800519e:	823b      	strh	r3, [r7, #16]
      break;
 80051a0:	e01b      	b.n	80051da <UART_SetConfig+0x496>
    case UART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80051a2:	f7fe f9ef 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 80051a6:	4603      	mov	r3, r0
 80051a8:	005a      	lsls	r2, r3, #1
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	085b      	lsrs	r3, r3, #1
 80051b0:	441a      	add	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ba:	823b      	strh	r3, [r7, #16]
      break;
 80051bc:	e00d      	b.n	80051da <UART_SetConfig+0x496>
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80051d0:	823b      	strh	r3, [r7, #16]
      break;
 80051d2:	e002      	b.n	80051da <UART_SetConfig+0x496>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	73fb      	strb	r3, [r7, #15]
      break;
 80051d8:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0;
 80051da:	8a3b      	ldrh	r3, [r7, #16]
 80051dc:	f023 030f 	bic.w	r3, r3, #15
 80051e0:	81bb      	strh	r3, [r7, #12]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 80051e2:	8a3b      	ldrh	r3, [r7, #16]
 80051e4:	105b      	asrs	r3, r3, #1
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	f003 0307 	and.w	r3, r3, #7
 80051ec:	b29a      	uxth	r2, r3
 80051ee:	89bb      	ldrh	r3, [r7, #12]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	81bb      	strh	r3, [r7, #12]
    huart->Instance->BRR = brrtemp;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	89ba      	ldrh	r2, [r7, #12]
 80051fa:	60da      	str	r2, [r3, #12]
 80051fc:	e069      	b.n	80052d2 <UART_SetConfig+0x58e>
  }
  else
  {
    switch (clocksource)
 80051fe:	7cfb      	ldrb	r3, [r7, #19]
 8005200:	2b08      	cmp	r3, #8
 8005202:	d863      	bhi.n	80052cc <UART_SetConfig+0x588>
 8005204:	a201      	add	r2, pc, #4	; (adr r2, 800520c <UART_SetConfig+0x4c8>)
 8005206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800520a:	bf00      	nop
 800520c:	08005231 	.word	0x08005231
 8005210:	08005251 	.word	0x08005251
 8005214:	08005271 	.word	0x08005271
 8005218:	080052cd 	.word	0x080052cd
 800521c:	08005291 	.word	0x08005291
 8005220:	080052cd 	.word	0x080052cd
 8005224:	080052cd 	.word	0x080052cd
 8005228:	080052cd 	.word	0x080052cd
 800522c:	080052b1 	.word	0x080052b1
    {
    case UART_CLOCKSOURCE_PCLK1:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681c      	ldr	r4, [r3, #0]
 8005234:	f7fe faac 	bl	8003790 <HAL_RCC_GetPCLK1Freq>
 8005238:	4602      	mov	r2, r0
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	441a      	add	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	fbb2 f3f3 	udiv	r3, r2, r3
 800524a:	b29b      	uxth	r3, r3
 800524c:	60e3      	str	r3, [r4, #12]
      break;
 800524e:	e040      	b.n	80052d2 <UART_SetConfig+0x58e>
    case UART_CLOCKSOURCE_PCLK2:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681c      	ldr	r4, [r3, #0]
 8005254:	f7fe fabe 	bl	80037d4 <HAL_RCC_GetPCLK2Freq>
 8005258:	4602      	mov	r2, r0
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	085b      	lsrs	r3, r3, #1
 8005260:	441a      	add	r2, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	fbb2 f3f3 	udiv	r3, r2, r3
 800526a:	b29b      	uxth	r3, r3
 800526c:	60e3      	str	r3, [r4, #12]
      break;
 800526e:	e030      	b.n	80052d2 <UART_SetConfig+0x58e>
    case UART_CLOCKSOURCE_HSI:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	085b      	lsrs	r3, r3, #1
 800527a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800527e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005282:	6879      	ldr	r1, [r7, #4]
 8005284:	6849      	ldr	r1, [r1, #4]
 8005286:	fbb3 f3f1 	udiv	r3, r3, r1
 800528a:	b29b      	uxth	r3, r3
 800528c:	60d3      	str	r3, [r2, #12]
      break;
 800528e:	e020      	b.n	80052d2 <UART_SetConfig+0x58e>
    case UART_CLOCKSOURCE_SYSCLK:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681c      	ldr	r4, [r3, #0]
 8005294:	f7fe f976 	bl	8003584 <HAL_RCC_GetSysClockFreq>
 8005298:	4602      	mov	r2, r0
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	085b      	lsrs	r3, r3, #1
 80052a0:	441a      	add	r2, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052aa:	b29b      	uxth	r3, r3
 80052ac:	60e3      	str	r3, [r4, #12]
      break;
 80052ae:	e010      	b.n	80052d2 <UART_SetConfig+0x58e>
    case UART_CLOCKSOURCE_LSE:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6852      	ldr	r2, [r2, #4]
 80052b8:	0852      	lsrs	r2, r2, #1
 80052ba:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6852      	ldr	r2, [r2, #4]
 80052c2:	fbb1 f2f2 	udiv	r2, r1, r2
 80052c6:	b292      	uxth	r2, r2
 80052c8:	60da      	str	r2, [r3, #12]
      break;
 80052ca:	e002      	b.n	80052d2 <UART_SetConfig+0x58e>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	73fb      	strb	r3, [r7, #15]
      break;
 80052d0:	bf00      	nop
    }
  }

  return ret;
 80052d2:	7bfb      	ldrb	r3, [r7, #15]

}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3718      	adds	r7, #24
 80052d8:	46bd      	mov	sp, r7
 80052da:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80052de:	bf00      	nop

080052e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	f003 0301 	and.w	r3, r3, #1
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00a      	beq.n	800530a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	6812      	ldr	r2, [r2, #0]
 80052fc:	6852      	ldr	r2, [r2, #4]
 80052fe:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005306:	430a      	orrs	r2, r1
 8005308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	f003 0302 	and.w	r3, r3, #2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	6852      	ldr	r2, [r2, #4]
 8005320:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005328:	430a      	orrs	r2, r1
 800532a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005330:	f003 0304 	and.w	r3, r3, #4
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6812      	ldr	r2, [r2, #0]
 8005340:	6852      	ldr	r2, [r2, #4]
 8005342:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005352:	f003 0308 	and.w	r3, r3, #8
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6812      	ldr	r2, [r2, #0]
 8005362:	6852      	ldr	r2, [r2, #4]
 8005364:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800536c:	430a      	orrs	r2, r1
 800536e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005374:	f003 0310 	and.w	r3, r3, #16
 8005378:	2b00      	cmp	r3, #0
 800537a:	d00a      	beq.n	8005392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	6812      	ldr	r2, [r2, #0]
 8005384:	6892      	ldr	r2, [r2, #8]
 8005386:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800538e:	430a      	orrs	r2, r1
 8005390:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	6812      	ldr	r2, [r2, #0]
 80053a6:	6892      	ldr	r2, [r2, #8]
 80053a8:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80053b0:	430a      	orrs	r2, r1
 80053b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d01a      	beq.n	80053f6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	687a      	ldr	r2, [r7, #4]
 80053c6:	6812      	ldr	r2, [r2, #0]
 80053c8:	6852      	ldr	r2, [r2, #4]
 80053ca:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80053d2:	430a      	orrs	r2, r1
 80053d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053de:	d10a      	bne.n	80053f6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	6812      	ldr	r2, [r2, #0]
 80053e8:	6852      	ldr	r2, [r2, #4]
 80053ea:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80053f2:	430a      	orrs	r2, r1
 80053f4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d00a      	beq.n	8005418 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	6812      	ldr	r2, [r2, #0]
 800540a:	6852      	ldr	r2, [r2, #4]
 800540c:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005414:	430a      	orrs	r2, r1
 8005416:	605a      	str	r2, [r3, #4]
  }
}
 8005418:	bf00      	nop
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af02      	add	r7, sp, #8
 800542a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800542c:	2300      	movs	r3, #0
 800542e:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005436:	f7fc faa5 	bl	8001984 <HAL_GetTick>
 800543a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0308 	and.w	r3, r3, #8
 8005446:	2b08      	cmp	r3, #8
 8005448:	d10e      	bne.n	8005468 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800544a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f000 f82c 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d001      	beq.n	8005468 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e022      	b.n	80054ae <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b04      	cmp	r3, #4
 8005474:	d10e      	bne.n	8005494 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005476:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800547a:	9300      	str	r3, [sp, #0]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f000 f816 	bl	80054b6 <UART_WaitOnFlagUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e00c      	b.n	80054ae <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2220      	movs	r2, #32
 8005498:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	60f8      	str	r0, [r7, #12]
 80054be:	60b9      	str	r1, [r7, #8]
 80054c0:	603b      	str	r3, [r7, #0]
 80054c2:	4613      	mov	r3, r2
 80054c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054c6:	e02c      	b.n	8005522 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ce:	d028      	beq.n	8005522 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d007      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80054d6:	f7fc fa55 	bl	8001984 <HAL_GetTick>
 80054da:	4602      	mov	r2, r0
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	1ad2      	subs	r2, r2, r3
 80054e0:	69bb      	ldr	r3, [r7, #24]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d91d      	bls.n	8005522 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	6812      	ldr	r2, [r2, #0]
 80054ee:	6812      	ldr	r2, [r2, #0]
 80054f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80054f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	6812      	ldr	r2, [r2, #0]
 80054fe:	6892      	ldr	r2, [r2, #8]
 8005500:	f022 0201 	bic.w	r2, r2, #1
 8005504:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2220      	movs	r2, #32
 800550a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2220      	movs	r2, #32
 8005512:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e00f      	b.n	8005542 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69da      	ldr	r2, [r3, #28]
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	401a      	ands	r2, r3
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	429a      	cmp	r2, r3
 8005530:	bf0c      	ite	eq
 8005532:	2301      	moveq	r3, #1
 8005534:	2300      	movne	r3, #0
 8005536:	b2db      	uxtb	r3, r3
 8005538:	461a      	mov	r2, r3
 800553a:	79fb      	ldrb	r3, [r7, #7]
 800553c:	429a      	cmp	r2, r3
 800553e:	d0c3      	beq.n	80054c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}

0800554a <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800554e:	f001 f90f 	bl	8006770 <xTaskGetSchedulerState>
 8005552:	4603      	mov	r3, r0
 8005554:	2b01      	cmp	r3, #1
 8005556:	d001      	beq.n	800555c <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8005558:	f000 fa3c 	bl	80059d4 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800555c:	bf00      	nop
 800555e:	bd80      	pop	{r7, pc}

08005560 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f103 0208 	add.w	r2, r3, #8
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f04f 32ff 	mov.w	r2, #4294967295
 8005578:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f103 0208 	add.w	r2, r3, #8
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f103 0208 	add.w	r2, r3, #8
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005594:	bf00      	nop
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80055ae:	bf00      	nop
 80055b0:	370c      	adds	r7, #12
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80055ba:	b480      	push	{r7}
 80055bc:	b085      	sub	sp, #20
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	689a      	ldr	r2, [r3, #8]
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	683a      	ldr	r2, [r7, #0]
 80055e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	1c5a      	adds	r2, r3, #1
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	601a      	str	r2, [r3, #0]
}
 80055f6:	bf00      	nop
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005602:	b480      	push	{r7}
 8005604:	b085      	sub	sp, #20
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
 800560a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005618:	d103      	bne.n	8005622 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	e00c      	b.n	800563c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	3308      	adds	r3, #8
 8005626:	60fb      	str	r3, [r7, #12]
 8005628:	e002      	b.n	8005630 <vListInsert+0x2e>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	60fb      	str	r3, [r7, #12]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	429a      	cmp	r2, r3
 800563a:	d9f6      	bls.n	800562a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	685a      	ldr	r2, [r3, #4]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	1c5a      	adds	r2, r3, #1
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	601a      	str	r2, [r3, #0]
}
 8005668:	bf00      	nop
 800566a:	3714      	adds	r7, #20
 800566c:	46bd      	mov	sp, r7
 800566e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005672:	4770      	bx	lr

08005674 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	6892      	ldr	r2, [r2, #8]
 800568a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	6852      	ldr	r2, [r2, #4]
 8005694:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	429a      	cmp	r2, r3
 800569e:	d103      	bne.n	80056a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	1e5a      	subs	r2, r3, #1
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	3b04      	subs	r3, #4
 80056d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80056e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	3b04      	subs	r3, #4
 80056e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80056e8:	68ba      	ldr	r2, [r7, #8]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	3b04      	subs	r3, #4
 80056f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80056f4:	4a0c      	ldr	r2, [pc, #48]	; (8005728 <pxPortInitialiseStack+0x60>)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	3b14      	subs	r3, #20
 80056fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	3b04      	subs	r3, #4
 800570a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f06f 0202 	mvn.w	r2, #2
 8005712:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3b20      	subs	r3, #32
 8005718:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800571a:	68fb      	ldr	r3, [r7, #12]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3714      	adds	r7, #20
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	0800572d 	.word	0x0800572d

0800572c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005732:	4b0c      	ldr	r3, [pc, #48]	; (8005764 <prvTaskExitError+0x38>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573a:	d009      	beq.n	8005750 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800573c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005740:	f383 8811 	msr	BASEPRI, r3
 8005744:	f3bf 8f6f 	isb	sy
 8005748:	f3bf 8f4f 	dsb	sy
 800574c:	607b      	str	r3, [r7, #4]
 800574e:	e7fe      	b.n	800574e <prvTaskExitError+0x22>
 8005750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005754:	f383 8811 	msr	BASEPRI, r3
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8005762:	e7fe      	b.n	8005762 <prvTaskExitError+0x36>
 8005764:	2000003c 	.word	0x2000003c

08005768 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005768:	4b06      	ldr	r3, [pc, #24]	; (8005784 <pxCurrentTCBConst2>)
 800576a:	6819      	ldr	r1, [r3, #0]
 800576c:	6808      	ldr	r0, [r1, #0]
 800576e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005772:	f380 8809 	msr	PSP, r0
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f04f 0000 	mov.w	r0, #0
 800577e:	f380 8811 	msr	BASEPRI, r0
 8005782:	4770      	bx	lr

08005784 <pxCurrentTCBConst2>:
 8005784:	20007de8 	.word	0x20007de8
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005788:	bf00      	nop
 800578a:	bf00      	nop

0800578c <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800578c:	4806      	ldr	r0, [pc, #24]	; (80057a8 <prvPortStartFirstTask+0x1c>)
 800578e:	6800      	ldr	r0, [r0, #0]
 8005790:	6800      	ldr	r0, [r0, #0]
 8005792:	f380 8808 	msr	MSP, r0
 8005796:	b662      	cpsie	i
 8005798:	b661      	cpsie	f
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	df00      	svc	0
 80057a4:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80057a6:	bf00      	nop
 80057a8:	e000ed08 	.word	0xe000ed08

080057ac <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80057b2:	4b3b      	ldr	r3, [pc, #236]	; (80058a0 <xPortStartScheduler+0xf4>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a3b      	ldr	r2, [pc, #236]	; (80058a4 <xPortStartScheduler+0xf8>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d109      	bne.n	80057d0 <xPortStartScheduler+0x24>
 80057bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057c0:	f383 8811 	msr	BASEPRI, r3
 80057c4:	f3bf 8f6f 	isb	sy
 80057c8:	f3bf 8f4f 	dsb	sy
 80057cc:	613b      	str	r3, [r7, #16]
 80057ce:	e7fe      	b.n	80057ce <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80057d0:	4b33      	ldr	r3, [pc, #204]	; (80058a0 <xPortStartScheduler+0xf4>)
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a34      	ldr	r2, [pc, #208]	; (80058a8 <xPortStartScheduler+0xfc>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d109      	bne.n	80057ee <xPortStartScheduler+0x42>
 80057da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057de:	f383 8811 	msr	BASEPRI, r3
 80057e2:	f3bf 8f6f 	isb	sy
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	e7fe      	b.n	80057ec <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80057ee:	4b2f      	ldr	r3, [pc, #188]	; (80058ac <xPortStartScheduler+0x100>)
 80057f0:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	22ff      	movs	r2, #255	; 0xff
 80057fe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	781b      	ldrb	r3, [r3, #0]
 8005804:	b2db      	uxtb	r3, r3
 8005806:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005808:	79fb      	ldrb	r3, [r7, #7]
 800580a:	b2db      	uxtb	r3, r3
 800580c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005810:	b2da      	uxtb	r2, r3
 8005812:	4b27      	ldr	r3, [pc, #156]	; (80058b0 <xPortStartScheduler+0x104>)
 8005814:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005816:	4b27      	ldr	r3, [pc, #156]	; (80058b4 <xPortStartScheduler+0x108>)
 8005818:	2207      	movs	r2, #7
 800581a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800581c:	e009      	b.n	8005832 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800581e:	4b25      	ldr	r3, [pc, #148]	; (80058b4 <xPortStartScheduler+0x108>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	3b01      	subs	r3, #1
 8005824:	4a23      	ldr	r2, [pc, #140]	; (80058b4 <xPortStartScheduler+0x108>)
 8005826:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005828:	79fb      	ldrb	r3, [r7, #7]
 800582a:	b2db      	uxtb	r3, r3
 800582c:	005b      	lsls	r3, r3, #1
 800582e:	b2db      	uxtb	r3, r3
 8005830:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005832:	79fb      	ldrb	r3, [r7, #7]
 8005834:	b2db      	uxtb	r3, r3
 8005836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583a:	2b80      	cmp	r3, #128	; 0x80
 800583c:	d0ef      	beq.n	800581e <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800583e:	4b1d      	ldr	r3, [pc, #116]	; (80058b4 <xPortStartScheduler+0x108>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	021b      	lsls	r3, r3, #8
 8005844:	4a1b      	ldr	r2, [pc, #108]	; (80058b4 <xPortStartScheduler+0x108>)
 8005846:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005848:	4b1a      	ldr	r3, [pc, #104]	; (80058b4 <xPortStartScheduler+0x108>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005850:	4a18      	ldr	r2, [pc, #96]	; (80058b4 <xPortStartScheduler+0x108>)
 8005852:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	b2da      	uxtb	r2, r3
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800585c:	4a16      	ldr	r2, [pc, #88]	; (80058b8 <xPortStartScheduler+0x10c>)
 800585e:	4b16      	ldr	r3, [pc, #88]	; (80058b8 <xPortStartScheduler+0x10c>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005866:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005868:	4a13      	ldr	r2, [pc, #76]	; (80058b8 <xPortStartScheduler+0x10c>)
 800586a:	4b13      	ldr	r3, [pc, #76]	; (80058b8 <xPortStartScheduler+0x10c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005872:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005874:	f000 f8d2 	bl	8005a1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005878:	4b10      	ldr	r3, [pc, #64]	; (80058bc <xPortStartScheduler+0x110>)
 800587a:	2200      	movs	r2, #0
 800587c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800587e:	f000 f8e9 	bl	8005a54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005882:	4a0f      	ldr	r2, [pc, #60]	; (80058c0 <xPortStartScheduler+0x114>)
 8005884:	4b0e      	ldr	r3, [pc, #56]	; (80058c0 <xPortStartScheduler+0x114>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800588c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800588e:	f7ff ff7d 	bl	800578c <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8005892:	f7ff ff4b 	bl	800572c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005896:	2300      	movs	r3, #0
}
 8005898:	4618      	mov	r0, r3
 800589a:	3718      	adds	r7, #24
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	e000ed00 	.word	0xe000ed00
 80058a4:	410fc271 	.word	0x410fc271
 80058a8:	410fc270 	.word	0x410fc270
 80058ac:	e000e400 	.word	0xe000e400
 80058b0:	200000c8 	.word	0x200000c8
 80058b4:	200000cc 	.word	0x200000cc
 80058b8:	e000ed20 	.word	0xe000ed20
 80058bc:	2000003c 	.word	0x2000003c
 80058c0:	e000ef34 	.word	0xe000ef34

080058c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058ce:	f383 8811 	msr	BASEPRI, r3
 80058d2:	f3bf 8f6f 	isb	sy
 80058d6:	f3bf 8f4f 	dsb	sy
 80058da:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80058dc:	4b0e      	ldr	r3, [pc, #56]	; (8005918 <vPortEnterCritical+0x54>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	3301      	adds	r3, #1
 80058e2:	4a0d      	ldr	r2, [pc, #52]	; (8005918 <vPortEnterCritical+0x54>)
 80058e4:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80058e6:	4b0c      	ldr	r3, [pc, #48]	; (8005918 <vPortEnterCritical+0x54>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d10e      	bne.n	800590c <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80058ee:	4b0b      	ldr	r3, [pc, #44]	; (800591c <vPortEnterCritical+0x58>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d009      	beq.n	800590c <vPortEnterCritical+0x48>
 80058f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	603b      	str	r3, [r7, #0]
 800590a:	e7fe      	b.n	800590a <vPortEnterCritical+0x46>
	}
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	2000003c 	.word	0x2000003c
 800591c:	e000ed04 	.word	0xe000ed04

08005920 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005926:	4b11      	ldr	r3, [pc, #68]	; (800596c <vPortExitCritical+0x4c>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d109      	bne.n	8005942 <vPortExitCritical+0x22>
 800592e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005932:	f383 8811 	msr	BASEPRI, r3
 8005936:	f3bf 8f6f 	isb	sy
 800593a:	f3bf 8f4f 	dsb	sy
 800593e:	607b      	str	r3, [r7, #4]
 8005940:	e7fe      	b.n	8005940 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005942:	4b0a      	ldr	r3, [pc, #40]	; (800596c <vPortExitCritical+0x4c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	3b01      	subs	r3, #1
 8005948:	4a08      	ldr	r2, [pc, #32]	; (800596c <vPortExitCritical+0x4c>)
 800594a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800594c:	4b07      	ldr	r3, [pc, #28]	; (800596c <vPortExitCritical+0x4c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d104      	bne.n	800595e <vPortExitCritical+0x3e>
 8005954:	2300      	movs	r3, #0
 8005956:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800595e:	bf00      	nop
 8005960:	370c      	adds	r7, #12
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	2000003c 	.word	0x2000003c

08005970 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005970:	f3ef 8009 	mrs	r0, PSP
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	4b14      	ldr	r3, [pc, #80]	; (80059cc <pxCurrentTCBConst>)
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	f01e 0f10 	tst.w	lr, #16
 8005980:	bf08      	it	eq
 8005982:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005986:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598a:	6010      	str	r0, [r2, #0]
 800598c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8005990:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005994:	f380 8811 	msr	BASEPRI, r0
 8005998:	f3bf 8f4f 	dsb	sy
 800599c:	f3bf 8f6f 	isb	sy
 80059a0:	f000 fd02 	bl	80063a8 <vTaskSwitchContext>
 80059a4:	f04f 0000 	mov.w	r0, #0
 80059a8:	f380 8811 	msr	BASEPRI, r0
 80059ac:	bc08      	pop	{r3}
 80059ae:	6819      	ldr	r1, [r3, #0]
 80059b0:	6808      	ldr	r0, [r1, #0]
 80059b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059b6:	f01e 0f10 	tst.w	lr, #16
 80059ba:	bf08      	it	eq
 80059bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80059c0:	f380 8809 	msr	PSP, r0
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop

080059cc <pxCurrentTCBConst>:
 80059cc:	20007de8 	.word	0x20007de8
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop

080059d4 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
	__asm volatile
 80059da:	f3ef 8211 	mrs	r2, BASEPRI
 80059de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e2:	f383 8811 	msr	BASEPRI, r3
 80059e6:	f3bf 8f6f 	isb	sy
 80059ea:	f3bf 8f4f 	dsb	sy
 80059ee:	60fa      	str	r2, [r7, #12]
 80059f0:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80059f2:	f000 fc1b 	bl	800622c <xTaskIncrementTick>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d003      	beq.n	8005a04 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80059fc:	4b06      	ldr	r3, [pc, #24]	; (8005a18 <xPortSysTickHandler+0x44>)
 80059fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	2300      	movs	r3, #0
 8005a06:	607b      	str	r3, [r7, #4]
	__asm volatile
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 8005a0e:	bf00      	nop
 8005a10:	3710      	adds	r7, #16
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	e000ed04 	.word	0xe000ed04

08005a1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005a20:	4a08      	ldr	r2, [pc, #32]	; (8005a44 <vPortSetupTimerInterrupt+0x28>)
 8005a22:	4b09      	ldr	r3, [pc, #36]	; (8005a48 <vPortSetupTimerInterrupt+0x2c>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4909      	ldr	r1, [pc, #36]	; (8005a4c <vPortSetupTimerInterrupt+0x30>)
 8005a28:	fba1 1303 	umull	r1, r3, r1, r3
 8005a2c:	099b      	lsrs	r3, r3, #6
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005a32:	4b07      	ldr	r3, [pc, #28]	; (8005a50 <vPortSetupTimerInterrupt+0x34>)
 8005a34:	2207      	movs	r2, #7
 8005a36:	601a      	str	r2, [r3, #0]
}
 8005a38:	bf00      	nop
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	e000e014 	.word	0xe000e014
 8005a48:	20000044 	.word	0x20000044
 8005a4c:	10624dd3 	.word	0x10624dd3
 8005a50:	e000e010 	.word	0xe000e010

08005a54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005a54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005a64 <vPortEnableVFP+0x10>
 8005a58:	6801      	ldr	r1, [r0, #0]
 8005a5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005a5e:	6001      	str	r1, [r0, #0]
 8005a60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005a62:	bf00      	nop
 8005a64:	e000ed88 	.word	0xe000ed88

08005a68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b08a      	sub	sp, #40	; 0x28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005a70:	2300      	movs	r3, #0
 8005a72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005a74:	f000 fb38 	bl	80060e8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005a78:	4b57      	ldr	r3, [pc, #348]	; (8005bd8 <pvPortMalloc+0x170>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005a80:	f000 f90c 	bl	8005c9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005a84:	4b55      	ldr	r3, [pc, #340]	; (8005bdc <pvPortMalloc+0x174>)
 8005a86:	681a      	ldr	r2, [r3, #0]
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f040 808c 	bne.w	8005baa <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d01c      	beq.n	8005ad2 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005a98:	2208      	movs	r2, #8
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d013      	beq.n	8005ad2 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f023 0307 	bic.w	r3, r3, #7
 8005ab0:	3308      	adds	r3, #8
 8005ab2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f003 0307 	and.w	r3, r3, #7
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d009      	beq.n	8005ad2 <pvPortMalloc+0x6a>
	__asm volatile
 8005abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	617b      	str	r3, [r7, #20]
 8005ad0:	e7fe      	b.n	8005ad0 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d068      	beq.n	8005baa <pvPortMalloc+0x142>
 8005ad8:	4b41      	ldr	r3, [pc, #260]	; (8005be0 <pvPortMalloc+0x178>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	687a      	ldr	r2, [r7, #4]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d863      	bhi.n	8005baa <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005ae2:	4b40      	ldr	r3, [pc, #256]	; (8005be4 <pvPortMalloc+0x17c>)
 8005ae4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ae6:	4b3f      	ldr	r3, [pc, #252]	; (8005be4 <pvPortMalloc+0x17c>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005aec:	e004      	b.n	8005af8 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8005aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d203      	bcs.n	8005b0a <pvPortMalloc+0xa2>
 8005b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1f1      	bne.n	8005aee <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005b0a:	4b33      	ldr	r3, [pc, #204]	; (8005bd8 <pvPortMalloc+0x170>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d04a      	beq.n	8005baa <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	2208      	movs	r2, #8
 8005b1a:	4413      	add	r3, r2
 8005b1c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	1ad2      	subs	r2, r2, r3
 8005b2e:	2308      	movs	r3, #8
 8005b30:	005b      	lsls	r3, r3, #1
 8005b32:	429a      	cmp	r2, r3
 8005b34:	d91e      	bls.n	8005b74 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b3e:	69bb      	ldr	r3, [r7, #24]
 8005b40:	f003 0307 	and.w	r3, r3, #7
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d009      	beq.n	8005b5c <pvPortMalloc+0xf4>
 8005b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4c:	f383 8811 	msr	BASEPRI, r3
 8005b50:	f3bf 8f6f 	isb	sy
 8005b54:	f3bf 8f4f 	dsb	sy
 8005b58:	613b      	str	r3, [r7, #16]
 8005b5a:	e7fe      	b.n	8005b5a <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	1ad2      	subs	r2, r2, r3
 8005b64:	69bb      	ldr	r3, [r7, #24]
 8005b66:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005b6e:	69b8      	ldr	r0, [r7, #24]
 8005b70:	f000 f8f6 	bl	8005d60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005b74:	4b1a      	ldr	r3, [pc, #104]	; (8005be0 <pvPortMalloc+0x178>)
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	4a18      	ldr	r2, [pc, #96]	; (8005be0 <pvPortMalloc+0x178>)
 8005b80:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005b82:	4b17      	ldr	r3, [pc, #92]	; (8005be0 <pvPortMalloc+0x178>)
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4b18      	ldr	r3, [pc, #96]	; (8005be8 <pvPortMalloc+0x180>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d203      	bcs.n	8005b96 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005b8e:	4b14      	ldr	r3, [pc, #80]	; (8005be0 <pvPortMalloc+0x178>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a15      	ldr	r2, [pc, #84]	; (8005be8 <pvPortMalloc+0x180>)
 8005b94:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b98:	685a      	ldr	r2, [r3, #4]
 8005b9a:	4b10      	ldr	r3, [pc, #64]	; (8005bdc <pvPortMalloc+0x174>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	431a      	orrs	r2, r3
 8005ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005baa:	f000 faab 	bl	8006104 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	f003 0307 	and.w	r3, r3, #7
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d009      	beq.n	8005bcc <pvPortMalloc+0x164>
 8005bb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bbc:	f383 8811 	msr	BASEPRI, r3
 8005bc0:	f3bf 8f6f 	isb	sy
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	60fb      	str	r3, [r7, #12]
 8005bca:	e7fe      	b.n	8005bca <pvPortMalloc+0x162>
	return pvReturn;
 8005bcc:	69fb      	ldr	r3, [r7, #28]
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3728      	adds	r7, #40	; 0x28
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	bd80      	pop	{r7, pc}
 8005bd6:	bf00      	nop
 8005bd8:	20007dd8 	.word	0x20007dd8
 8005bdc:	20007de4 	.word	0x20007de4
 8005be0:	20007ddc 	.word	0x20007ddc
 8005be4:	20007dd0 	.word	0x20007dd0
 8005be8:	20007de0 	.word	0x20007de0

08005bec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b086      	sub	sp, #24
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d046      	beq.n	8005c8c <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005bfe:	2308      	movs	r3, #8
 8005c00:	425b      	negs	r3, r3
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	4413      	add	r3, r2
 8005c06:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	685a      	ldr	r2, [r3, #4]
 8005c10:	4b20      	ldr	r3, [pc, #128]	; (8005c94 <vPortFree+0xa8>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4013      	ands	r3, r2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d109      	bne.n	8005c2e <vPortFree+0x42>
 8005c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c1e:	f383 8811 	msr	BASEPRI, r3
 8005c22:	f3bf 8f6f 	isb	sy
 8005c26:	f3bf 8f4f 	dsb	sy
 8005c2a:	60fb      	str	r3, [r7, #12]
 8005c2c:	e7fe      	b.n	8005c2c <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d009      	beq.n	8005c4a <vPortFree+0x5e>
 8005c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	60bb      	str	r3, [r7, #8]
 8005c48:	e7fe      	b.n	8005c48 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	685a      	ldr	r2, [r3, #4]
 8005c4e:	4b11      	ldr	r3, [pc, #68]	; (8005c94 <vPortFree+0xa8>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4013      	ands	r3, r2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d019      	beq.n	8005c8c <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d115      	bne.n	8005c8c <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	685a      	ldr	r2, [r3, #4]
 8005c64:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <vPortFree+0xa8>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	43db      	mvns	r3, r3
 8005c6a:	401a      	ands	r2, r3
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005c70:	f000 fa3a 	bl	80060e8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	685a      	ldr	r2, [r3, #4]
 8005c78:	4b07      	ldr	r3, [pc, #28]	; (8005c98 <vPortFree+0xac>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	4413      	add	r3, r2
 8005c7e:	4a06      	ldr	r2, [pc, #24]	; (8005c98 <vPortFree+0xac>)
 8005c80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005c82:	6938      	ldr	r0, [r7, #16]
 8005c84:	f000 f86c 	bl	8005d60 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005c88:	f000 fa3c 	bl	8006104 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005c8c:	bf00      	nop
 8005c8e:	3718      	adds	r7, #24
 8005c90:	46bd      	mov	sp, r7
 8005c92:	bd80      	pop	{r7, pc}
 8005c94:	20007de4 	.word	0x20007de4
 8005c98:	20007ddc 	.word	0x20007ddc

08005c9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ca2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005ca6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005ca8:	4b27      	ldr	r3, [pc, #156]	; (8005d48 <prvHeapInit+0xac>)
 8005caa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f003 0307 	and.w	r3, r3, #7
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00c      	beq.n	8005cd0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	3307      	adds	r3, #7
 8005cba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0307 	bic.w	r3, r3, #7
 8005cc2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	1ad3      	subs	r3, r2, r3
 8005cca:	4a1f      	ldr	r2, [pc, #124]	; (8005d48 <prvHeapInit+0xac>)
 8005ccc:	4413      	add	r3, r2
 8005cce:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005cd4:	4a1d      	ldr	r2, [pc, #116]	; (8005d4c <prvHeapInit+0xb0>)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005cda:	4b1c      	ldr	r3, [pc, #112]	; (8005d4c <prvHeapInit+0xb0>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ce0:	687a      	ldr	r2, [r7, #4]
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ce8:	2208      	movs	r2, #8
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	1a9b      	subs	r3, r3, r2
 8005cee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f023 0307 	bic.w	r3, r3, #7
 8005cf6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	4a15      	ldr	r2, [pc, #84]	; (8005d50 <prvHeapInit+0xb4>)
 8005cfc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005cfe:	4b14      	ldr	r3, [pc, #80]	; (8005d50 <prvHeapInit+0xb4>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2200      	movs	r2, #0
 8005d04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005d06:	4b12      	ldr	r3, [pc, #72]	; (8005d50 <prvHeapInit+0xb4>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005d1c:	4b0c      	ldr	r3, [pc, #48]	; (8005d50 <prvHeapInit+0xb4>)
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	4a0a      	ldr	r2, [pc, #40]	; (8005d54 <prvHeapInit+0xb8>)
 8005d2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	685b      	ldr	r3, [r3, #4]
 8005d30:	4a09      	ldr	r2, [pc, #36]	; (8005d58 <prvHeapInit+0xbc>)
 8005d32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005d34:	4b09      	ldr	r3, [pc, #36]	; (8005d5c <prvHeapInit+0xc0>)
 8005d36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005d3a:	601a      	str	r2, [r3, #0]
}
 8005d3c:	bf00      	nop
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	200000d0 	.word	0x200000d0
 8005d4c:	20007dd0 	.word	0x20007dd0
 8005d50:	20007dd8 	.word	0x20007dd8
 8005d54:	20007de0 	.word	0x20007de0
 8005d58:	20007ddc 	.word	0x20007ddc
 8005d5c:	20007de4 	.word	0x20007de4

08005d60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005d68:	4b28      	ldr	r3, [pc, #160]	; (8005e0c <prvInsertBlockIntoFreeList+0xac>)
 8005d6a:	60fb      	str	r3, [r7, #12]
 8005d6c:	e002      	b.n	8005d74 <prvInsertBlockIntoFreeList+0x14>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	60fb      	str	r3, [r7, #12]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681a      	ldr	r2, [r3, #0]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	429a      	cmp	r2, r3
 8005d7c:	d3f7      	bcc.n	8005d6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	685b      	ldr	r3, [r3, #4]
 8005d86:	68ba      	ldr	r2, [r7, #8]
 8005d88:	441a      	add	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d108      	bne.n	8005da2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	685a      	ldr	r2, [r3, #4]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	441a      	add	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	68ba      	ldr	r2, [r7, #8]
 8005dac:	441a      	add	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	429a      	cmp	r2, r3
 8005db4:	d118      	bne.n	8005de8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	4b15      	ldr	r3, [pc, #84]	; (8005e10 <prvInsertBlockIntoFreeList+0xb0>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d00d      	beq.n	8005dde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	685a      	ldr	r2, [r3, #4]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	441a      	add	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	e008      	b.n	8005df0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005dde:	4b0c      	ldr	r3, [pc, #48]	; (8005e10 <prvInsertBlockIntoFreeList+0xb0>)
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	601a      	str	r2, [r3, #0]
 8005de6:	e003      	b.n	8005df0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d002      	beq.n	8005dfe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dfe:	bf00      	nop
 8005e00:	3714      	adds	r7, #20
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop
 8005e0c:	20007dd0 	.word	0x20007dd0
 8005e10:	20007dd8 	.word	0x20007dd8

08005e14 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	b08c      	sub	sp, #48	; 0x30
 8005e18:	af02      	add	r7, sp, #8
 8005e1a:	60f8      	str	r0, [r7, #12]
 8005e1c:	60b9      	str	r1, [r7, #8]
 8005e1e:	603b      	str	r3, [r7, #0]
 8005e20:	4613      	mov	r3, r2
 8005e22:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d109      	bne.n	8005e3e <xTaskGenericCreate+0x2a>
 8005e2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e2e:	f383 8811 	msr	BASEPRI, r3
 8005e32:	f3bf 8f6f 	isb	sy
 8005e36:	f3bf 8f4f 	dsb	sy
 8005e3a:	61bb      	str	r3, [r7, #24]
 8005e3c:	e7fe      	b.n	8005e3c <xTaskGenericCreate+0x28>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8005e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e40:	2b06      	cmp	r3, #6
 8005e42:	d909      	bls.n	8005e58 <xTaskGenericCreate+0x44>
 8005e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e48:	f383 8811 	msr	BASEPRI, r3
 8005e4c:	f3bf 8f6f 	isb	sy
 8005e50:	f3bf 8f4f 	dsb	sy
 8005e54:	617b      	str	r3, [r7, #20]
 8005e56:	e7fe      	b.n	8005e56 <xTaskGenericCreate+0x42>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8005e58:	88fb      	ldrh	r3, [r7, #6]
 8005e5a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f000 fc1b 	bl	8006698 <prvAllocateTCBAndStack>
 8005e62:	6238      	str	r0, [r7, #32]

	if( pxNewTCB != NULL )
 8005e64:	6a3b      	ldr	r3, [r7, #32]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d078      	beq.n	8005f5c <xTaskGenericCreate+0x148>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8005e6a:	6a3b      	ldr	r3, [r7, #32]
 8005e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e6e:	88fb      	ldrh	r3, [r7, #6]
 8005e70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005e74:	3b01      	subs	r3, #1
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	4413      	add	r3, r2
 8005e7a:	61fb      	str	r3, [r7, #28]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	f023 0307 	bic.w	r3, r3, #7
 8005e82:	61fb      	str	r3, [r7, #28]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	f003 0307 	and.w	r3, r3, #7
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d009      	beq.n	8005ea2 <xTaskGenericCreate+0x8e>
 8005e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e92:	f383 8811 	msr	BASEPRI, r3
 8005e96:	f3bf 8f6f 	isb	sy
 8005e9a:	f3bf 8f4f 	dsb	sy
 8005e9e:	613b      	str	r3, [r7, #16]
 8005ea0:	e7fe      	b.n	8005ea0 <xTaskGenericCreate+0x8c>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8005ea2:	88fb      	ldrh	r3, [r7, #6]
 8005ea4:	9300      	str	r3, [sp, #0]
 8005ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eaa:	68b9      	ldr	r1, [r7, #8]
 8005eac:	6a38      	ldr	r0, [r7, #32]
 8005eae:	f000 faed 	bl	800648c <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	68f9      	ldr	r1, [r7, #12]
 8005eb6:	69f8      	ldr	r0, [r7, #28]
 8005eb8:	f7ff fc06 	bl	80056c8 <pxPortInitialiseStack>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8005ec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d002      	beq.n	8005ece <xTaskGenericCreate+0xba>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eca:	6a3a      	ldr	r2, [r7, #32]
 8005ecc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8005ece:	f7ff fcf9 	bl	80058c4 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8005ed2:	4b31      	ldr	r3, [pc, #196]	; (8005f98 <xTaskGenericCreate+0x184>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	4a2f      	ldr	r2, [pc, #188]	; (8005f98 <xTaskGenericCreate+0x184>)
 8005eda:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 8005edc:	4b2f      	ldr	r3, [pc, #188]	; (8005f9c <xTaskGenericCreate+0x188>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d109      	bne.n	8005ef8 <xTaskGenericCreate+0xe4>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8005ee4:	4a2d      	ldr	r2, [pc, #180]	; (8005f9c <xTaskGenericCreate+0x188>)
 8005ee6:	6a3b      	ldr	r3, [r7, #32]
 8005ee8:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005eea:	4b2b      	ldr	r3, [pc, #172]	; (8005f98 <xTaskGenericCreate+0x184>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d10f      	bne.n	8005f12 <xTaskGenericCreate+0xfe>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8005ef2:	f000 fb1f 	bl	8006534 <prvInitialiseTaskLists>
 8005ef6:	e00c      	b.n	8005f12 <xTaskGenericCreate+0xfe>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8005ef8:	4b29      	ldr	r3, [pc, #164]	; (8005fa0 <xTaskGenericCreate+0x18c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d108      	bne.n	8005f12 <xTaskGenericCreate+0xfe>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8005f00:	4b26      	ldr	r3, [pc, #152]	; (8005f9c <xTaskGenericCreate+0x188>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d802      	bhi.n	8005f12 <xTaskGenericCreate+0xfe>
					{
						pxCurrentTCB = pxNewTCB;
 8005f0c:	4a23      	ldr	r2, [pc, #140]	; (8005f9c <xTaskGenericCreate+0x188>)
 8005f0e:	6a3b      	ldr	r3, [r7, #32]
 8005f10:	6013      	str	r3, [r2, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8005f12:	4b24      	ldr	r3, [pc, #144]	; (8005fa4 <xTaskGenericCreate+0x190>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	3301      	adds	r3, #1
 8005f18:	4a22      	ldr	r2, [pc, #136]	; (8005fa4 <xTaskGenericCreate+0x190>)
 8005f1a:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005f1c:	4b21      	ldr	r3, [pc, #132]	; (8005fa4 <xTaskGenericCreate+0x190>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	645a      	str	r2, [r3, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8005f24:	6a3b      	ldr	r3, [r7, #32]
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	2201      	movs	r2, #1
 8005f2a:	409a      	lsls	r2, r3
 8005f2c:	4b1e      	ldr	r3, [pc, #120]	; (8005fa8 <xTaskGenericCreate+0x194>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	4a1d      	ldr	r2, [pc, #116]	; (8005fa8 <xTaskGenericCreate+0x194>)
 8005f34:	6013      	str	r3, [r2, #0]
 8005f36:	6a3b      	ldr	r3, [r7, #32]
 8005f38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f3a:	4613      	mov	r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	4413      	add	r3, r2
 8005f40:	009b      	lsls	r3, r3, #2
 8005f42:	4a1a      	ldr	r2, [pc, #104]	; (8005fac <xTaskGenericCreate+0x198>)
 8005f44:	441a      	add	r2, r3
 8005f46:	6a3b      	ldr	r3, [r7, #32]
 8005f48:	3304      	adds	r3, #4
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	4610      	mov	r0, r2
 8005f4e:	f7ff fb34 	bl	80055ba <vListInsertEnd>

			xReturn = pdPASS;
 8005f52:	2301      	movs	r3, #1
 8005f54:	627b      	str	r3, [r7, #36]	; 0x24
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8005f56:	f7ff fce3 	bl	8005920 <vPortExitCritical>
 8005f5a:	e002      	b.n	8005f62 <xTaskGenericCreate+0x14e>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8005f60:	627b      	str	r3, [r7, #36]	; 0x24
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d111      	bne.n	8005f8c <xTaskGenericCreate+0x178>
	{
		if( xSchedulerRunning != pdFALSE )
 8005f68:	4b0d      	ldr	r3, [pc, #52]	; (8005fa0 <xTaskGenericCreate+0x18c>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00d      	beq.n	8005f8c <xTaskGenericCreate+0x178>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8005f70:	4b0a      	ldr	r3, [pc, #40]	; (8005f9c <xTaskGenericCreate+0x188>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f78:	429a      	cmp	r2, r3
 8005f7a:	d207      	bcs.n	8005f8c <xTaskGenericCreate+0x178>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8005f7c:	4b0c      	ldr	r3, [pc, #48]	; (8005fb0 <xTaskGenericCreate+0x19c>)
 8005f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f82:	601a      	str	r2, [r3, #0]
 8005f84:	f3bf 8f4f 	dsb	sy
 8005f88:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3728      	adds	r7, #40	; 0x28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20007ee8 	.word	0x20007ee8
 8005f9c:	20007de8 	.word	0x20007de8
 8005fa0:	20007ef4 	.word	0x20007ef4
 8005fa4:	20007f04 	.word	0x20007f04
 8005fa8:	20007ef0 	.word	0x20007ef0
 8005fac:	20007dec 	.word	0x20007dec
 8005fb0:	e000ed04 	.word	0xe000ed04

08005fb4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b086      	sub	sp, #24
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	617b      	str	r3, [r7, #20]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d02f      	beq.n	8006026 <vTaskDelay+0x72>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005fc6:	4b1f      	ldr	r3, [pc, #124]	; (8006044 <vTaskDelay+0x90>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d009      	beq.n	8005fe2 <vTaskDelay+0x2e>
 8005fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fd2:	f383 8811 	msr	BASEPRI, r3
 8005fd6:	f3bf 8f6f 	isb	sy
 8005fda:	f3bf 8f4f 	dsb	sy
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	e7fe      	b.n	8005fe0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005fe2:	f000 f881 	bl	80060e8 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8005fe6:	4b18      	ldr	r3, [pc, #96]	; (8006048 <vTaskDelay+0x94>)
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	4413      	add	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8005ff0:	4b16      	ldr	r3, [pc, #88]	; (800604c <vTaskDelay+0x98>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	3304      	adds	r3, #4
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7ff fb3c 	bl	8005674 <uxListRemove>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d10b      	bne.n	800601a <vTaskDelay+0x66>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006002:	4b12      	ldr	r3, [pc, #72]	; (800604c <vTaskDelay+0x98>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006008:	2201      	movs	r2, #1
 800600a:	fa02 f303 	lsl.w	r3, r2, r3
 800600e:	43da      	mvns	r2, r3
 8006010:	4b0f      	ldr	r3, [pc, #60]	; (8006050 <vTaskDelay+0x9c>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4013      	ands	r3, r2
 8006016:	4a0e      	ldr	r2, [pc, #56]	; (8006050 <vTaskDelay+0x9c>)
 8006018:	6013      	str	r3, [r2, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 800601a:	6938      	ldr	r0, [r7, #16]
 800601c:	f000 fb06 	bl	800662c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006020:	f000 f870 	bl	8006104 <xTaskResumeAll>
 8006024:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d107      	bne.n	800603c <vTaskDelay+0x88>
		{
			portYIELD_WITHIN_API();
 800602c:	4b09      	ldr	r3, [pc, #36]	; (8006054 <vTaskDelay+0xa0>)
 800602e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006032:	601a      	str	r2, [r3, #0]
 8006034:	f3bf 8f4f 	dsb	sy
 8006038:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800603c:	bf00      	nop
 800603e:	3718      	adds	r7, #24
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	20007f0c 	.word	0x20007f0c
 8006048:	20007eec 	.word	0x20007eec
 800604c:	20007de8 	.word	0x20007de8
 8006050:	20007ef0 	.word	0x20007ef0
 8006054:	e000ed04 	.word	0xe000ed04

08006058 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b088      	sub	sp, #32
 800605c:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 800605e:	2300      	movs	r3, #0
 8006060:	9303      	str	r3, [sp, #12]
 8006062:	2300      	movs	r3, #0
 8006064:	9302      	str	r3, [sp, #8]
 8006066:	2300      	movs	r3, #0
 8006068:	9301      	str	r3, [sp, #4]
 800606a:	2300      	movs	r3, #0
 800606c:	9300      	str	r3, [sp, #0]
 800606e:	2300      	movs	r3, #0
 8006070:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006074:	4917      	ldr	r1, [pc, #92]	; (80060d4 <vTaskStartScheduler+0x7c>)
 8006076:	4818      	ldr	r0, [pc, #96]	; (80060d8 <vTaskStartScheduler+0x80>)
 8006078:	f7ff fecc 	bl	8005e14 <xTaskGenericCreate>
 800607c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d115      	bne.n	80060b0 <vTaskStartScheduler+0x58>
 8006084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006088:	f383 8811 	msr	BASEPRI, r3
 800608c:	f3bf 8f6f 	isb	sy
 8006090:	f3bf 8f4f 	dsb	sy
 8006094:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006096:	4b11      	ldr	r3, [pc, #68]	; (80060dc <vTaskStartScheduler+0x84>)
 8006098:	f04f 32ff 	mov.w	r2, #4294967295
 800609c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800609e:	4b10      	ldr	r3, [pc, #64]	; (80060e0 <vTaskStartScheduler+0x88>)
 80060a0:	2201      	movs	r2, #1
 80060a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80060a4:	4b0f      	ldr	r3, [pc, #60]	; (80060e4 <vTaskStartScheduler+0x8c>)
 80060a6:	2200      	movs	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80060aa:	f7ff fb7f 	bl	80057ac <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 80060ae:	e00c      	b.n	80060ca <vTaskStartScheduler+0x72>
		configASSERT( xReturn );
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d109      	bne.n	80060ca <vTaskStartScheduler+0x72>
 80060b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ba:	f383 8811 	msr	BASEPRI, r3
 80060be:	f3bf 8f6f 	isb	sy
 80060c2:	f3bf 8f4f 	dsb	sy
 80060c6:	607b      	str	r3, [r7, #4]
 80060c8:	e7fe      	b.n	80060c8 <vTaskStartScheduler+0x70>
}
 80060ca:	bf00      	nop
 80060cc:	3710      	adds	r7, #16
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	08007e30 	.word	0x08007e30
 80060d8:	0800645d 	.word	0x0800645d
 80060dc:	20007f08 	.word	0x20007f08
 80060e0:	20007ef4 	.word	0x20007ef4
 80060e4:	20007eec 	.word	0x20007eec

080060e8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80060e8:	b480      	push	{r7}
 80060ea:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80060ec:	4b04      	ldr	r3, [pc, #16]	; (8006100 <vTaskSuspendAll+0x18>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	3301      	adds	r3, #1
 80060f2:	4a03      	ldr	r2, [pc, #12]	; (8006100 <vTaskSuspendAll+0x18>)
 80060f4:	6013      	str	r3, [r2, #0]
}
 80060f6:	bf00      	nop
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	20007f0c 	.word	0x20007f0c

08006104 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 800610a:	2300      	movs	r3, #0
 800610c:	60fb      	str	r3, [r7, #12]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800610e:	4b3e      	ldr	r3, [pc, #248]	; (8006208 <xTaskResumeAll+0x104>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d109      	bne.n	800612a <xTaskResumeAll+0x26>
 8006116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800611a:	f383 8811 	msr	BASEPRI, r3
 800611e:	f3bf 8f6f 	isb	sy
 8006122:	f3bf 8f4f 	dsb	sy
 8006126:	607b      	str	r3, [r7, #4]
 8006128:	e7fe      	b.n	8006128 <xTaskResumeAll+0x24>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800612a:	f7ff fbcb 	bl	80058c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800612e:	4b36      	ldr	r3, [pc, #216]	; (8006208 <xTaskResumeAll+0x104>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	3b01      	subs	r3, #1
 8006134:	4a34      	ldr	r2, [pc, #208]	; (8006208 <xTaskResumeAll+0x104>)
 8006136:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006138:	4b33      	ldr	r3, [pc, #204]	; (8006208 <xTaskResumeAll+0x104>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d15b      	bne.n	80061f8 <xTaskResumeAll+0xf4>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006140:	4b32      	ldr	r3, [pc, #200]	; (800620c <xTaskResumeAll+0x108>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d057      	beq.n	80061f8 <xTaskResumeAll+0xf4>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006148:	e02e      	b.n	80061a8 <xTaskResumeAll+0xa4>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800614a:	4b31      	ldr	r3, [pc, #196]	; (8006210 <xTaskResumeAll+0x10c>)
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	60bb      	str	r3, [r7, #8]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	3318      	adds	r3, #24
 8006156:	4618      	mov	r0, r3
 8006158:	f7ff fa8c 	bl	8005674 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800615c:	68bb      	ldr	r3, [r7, #8]
 800615e:	3304      	adds	r3, #4
 8006160:	4618      	mov	r0, r3
 8006162:	f7ff fa87 	bl	8005674 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800616a:	2201      	movs	r2, #1
 800616c:	409a      	lsls	r2, r3
 800616e:	4b29      	ldr	r3, [pc, #164]	; (8006214 <xTaskResumeAll+0x110>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4313      	orrs	r3, r2
 8006174:	4a27      	ldr	r2, [pc, #156]	; (8006214 <xTaskResumeAll+0x110>)
 8006176:	6013      	str	r3, [r2, #0]
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800617c:	4613      	mov	r3, r2
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	4413      	add	r3, r2
 8006182:	009b      	lsls	r3, r3, #2
 8006184:	4a24      	ldr	r2, [pc, #144]	; (8006218 <xTaskResumeAll+0x114>)
 8006186:	441a      	add	r2, r3
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	3304      	adds	r3, #4
 800618c:	4619      	mov	r1, r3
 800618e:	4610      	mov	r0, r2
 8006190:	f7ff fa13 	bl	80055ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006198:	4b20      	ldr	r3, [pc, #128]	; (800621c <xTaskResumeAll+0x118>)
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800619e:	429a      	cmp	r2, r3
 80061a0:	d302      	bcc.n	80061a8 <xTaskResumeAll+0xa4>
					{
						xYieldPending = pdTRUE;
 80061a2:	4b1f      	ldr	r3, [pc, #124]	; (8006220 <xTaskResumeAll+0x11c>)
 80061a4:	2201      	movs	r2, #1
 80061a6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061a8:	4b19      	ldr	r3, [pc, #100]	; (8006210 <xTaskResumeAll+0x10c>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d1cc      	bne.n	800614a <xTaskResumeAll+0x46>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 80061b0:	4b1c      	ldr	r3, [pc, #112]	; (8006224 <xTaskResumeAll+0x120>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d011      	beq.n	80061dc <xTaskResumeAll+0xd8>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 80061b8:	e00c      	b.n	80061d4 <xTaskResumeAll+0xd0>
					{
						if( xTaskIncrementTick() != pdFALSE )
 80061ba:	f000 f837 	bl	800622c <xTaskIncrementTick>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d002      	beq.n	80061ca <xTaskResumeAll+0xc6>
						{
							xYieldPending = pdTRUE;
 80061c4:	4b16      	ldr	r3, [pc, #88]	; (8006220 <xTaskResumeAll+0x11c>)
 80061c6:	2201      	movs	r2, #1
 80061c8:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 80061ca:	4b16      	ldr	r3, [pc, #88]	; (8006224 <xTaskResumeAll+0x120>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	4a14      	ldr	r2, [pc, #80]	; (8006224 <xTaskResumeAll+0x120>)
 80061d2:	6013      	str	r3, [r2, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 80061d4:	4b13      	ldr	r3, [pc, #76]	; (8006224 <xTaskResumeAll+0x120>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d1ee      	bne.n	80061ba <xTaskResumeAll+0xb6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 80061dc:	4b10      	ldr	r3, [pc, #64]	; (8006220 <xTaskResumeAll+0x11c>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d109      	bne.n	80061f8 <xTaskResumeAll+0xf4>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80061e4:	2301      	movs	r3, #1
 80061e6:	60fb      	str	r3, [r7, #12]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80061e8:	4b0f      	ldr	r3, [pc, #60]	; (8006228 <xTaskResumeAll+0x124>)
 80061ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	f3bf 8f4f 	dsb	sy
 80061f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80061f8:	f7ff fb92 	bl	8005920 <vPortExitCritical>

	return xAlreadyYielded;
 80061fc:	68fb      	ldr	r3, [r7, #12]
}
 80061fe:	4618      	mov	r0, r3
 8006200:	3710      	adds	r7, #16
 8006202:	46bd      	mov	sp, r7
 8006204:	bd80      	pop	{r7, pc}
 8006206:	bf00      	nop
 8006208:	20007f0c 	.word	0x20007f0c
 800620c:	20007ee8 	.word	0x20007ee8
 8006210:	20007ea8 	.word	0x20007ea8
 8006214:	20007ef0 	.word	0x20007ef0
 8006218:	20007dec 	.word	0x20007dec
 800621c:	20007de8 	.word	0x20007de8
 8006220:	20007efc 	.word	0x20007efc
 8006224:	20007ef8 	.word	0x20007ef8
 8006228:	e000ed04 	.word	0xe000ed04

0800622c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006232:	2300      	movs	r3, #0
 8006234:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006236:	4b51      	ldr	r3, [pc, #324]	; (800637c <xTaskIncrementTick+0x150>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	f040 808d 	bne.w	800635a <xTaskIncrementTick+0x12e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8006240:	4b4f      	ldr	r3, [pc, #316]	; (8006380 <xTaskIncrementTick+0x154>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	3301      	adds	r3, #1
 8006246:	4a4e      	ldr	r2, [pc, #312]	; (8006380 <xTaskIncrementTick+0x154>)
 8006248:	6013      	str	r3, [r2, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800624a:	4b4d      	ldr	r3, [pc, #308]	; (8006380 <xTaskIncrementTick+0x154>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d11f      	bne.n	8006296 <xTaskIncrementTick+0x6a>
			{
				taskSWITCH_DELAYED_LISTS();
 8006256:	4b4b      	ldr	r3, [pc, #300]	; (8006384 <xTaskIncrementTick+0x158>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d009      	beq.n	8006274 <xTaskIncrementTick+0x48>
 8006260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	603b      	str	r3, [r7, #0]
 8006272:	e7fe      	b.n	8006272 <xTaskIncrementTick+0x46>
 8006274:	4b43      	ldr	r3, [pc, #268]	; (8006384 <xTaskIncrementTick+0x158>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	4b43      	ldr	r3, [pc, #268]	; (8006388 <xTaskIncrementTick+0x15c>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a41      	ldr	r2, [pc, #260]	; (8006384 <xTaskIncrementTick+0x158>)
 8006280:	6013      	str	r3, [r2, #0]
 8006282:	4a41      	ldr	r2, [pc, #260]	; (8006388 <xTaskIncrementTick+0x15c>)
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	6013      	str	r3, [r2, #0]
 8006288:	4b40      	ldr	r3, [pc, #256]	; (800638c <xTaskIncrementTick+0x160>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	3301      	adds	r3, #1
 800628e:	4a3f      	ldr	r2, [pc, #252]	; (800638c <xTaskIncrementTick+0x160>)
 8006290:	6013      	str	r3, [r2, #0]
 8006292:	f000 fa47 	bl	8006724 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8006296:	4b3e      	ldr	r3, [pc, #248]	; (8006390 <xTaskIncrementTick+0x164>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	693a      	ldr	r2, [r7, #16]
 800629c:	429a      	cmp	r2, r3
 800629e:	d34d      	bcc.n	800633c <xTaskIncrementTick+0x110>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062a0:	4b38      	ldr	r3, [pc, #224]	; (8006384 <xTaskIncrementTick+0x158>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d101      	bne.n	80062ae <xTaskIncrementTick+0x82>
 80062aa:	2301      	movs	r3, #1
 80062ac:	e000      	b.n	80062b0 <xTaskIncrementTick+0x84>
 80062ae:	2300      	movs	r3, #0
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d004      	beq.n	80062be <xTaskIncrementTick+0x92>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 80062b4:	4b36      	ldr	r3, [pc, #216]	; (8006390 <xTaskIncrementTick+0x164>)
 80062b6:	f04f 32ff 	mov.w	r2, #4294967295
 80062ba:	601a      	str	r2, [r3, #0]
						break;
 80062bc:	e03e      	b.n	800633c <xTaskIncrementTick+0x110>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80062be:	4b31      	ldr	r3, [pc, #196]	; (8006384 <xTaskIncrementTick+0x158>)
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d203      	bcs.n	80062de <xTaskIncrementTick+0xb2>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 80062d6:	4a2e      	ldr	r2, [pc, #184]	; (8006390 <xTaskIncrementTick+0x164>)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6013      	str	r3, [r2, #0]
							break;
 80062dc:	e02e      	b.n	800633c <xTaskIncrementTick+0x110>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	3304      	adds	r3, #4
 80062e2:	4618      	mov	r0, r3
 80062e4:	f7ff f9c6 	bl	8005674 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d004      	beq.n	80062fa <xTaskIncrementTick+0xce>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	3318      	adds	r3, #24
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7ff f9bd 	bl	8005674 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062fe:	2201      	movs	r2, #1
 8006300:	409a      	lsls	r2, r3
 8006302:	4b24      	ldr	r3, [pc, #144]	; (8006394 <xTaskIncrementTick+0x168>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4313      	orrs	r3, r2
 8006308:	4a22      	ldr	r2, [pc, #136]	; (8006394 <xTaskIncrementTick+0x168>)
 800630a:	6013      	str	r3, [r2, #0]
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006310:	4613      	mov	r3, r2
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	4413      	add	r3, r2
 8006316:	009b      	lsls	r3, r3, #2
 8006318:	4a1f      	ldr	r2, [pc, #124]	; (8006398 <xTaskIncrementTick+0x16c>)
 800631a:	441a      	add	r2, r3
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	3304      	adds	r3, #4
 8006320:	4619      	mov	r1, r3
 8006322:	4610      	mov	r0, r2
 8006324:	f7ff f949 	bl	80055ba <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800632c:	4b1b      	ldr	r3, [pc, #108]	; (800639c <xTaskIncrementTick+0x170>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006332:	429a      	cmp	r2, r3
 8006334:	d3b4      	bcc.n	80062a0 <xTaskIncrementTick+0x74>
							{
								xSwitchRequired = pdTRUE;
 8006336:	2301      	movs	r3, #1
 8006338:	617b      	str	r3, [r7, #20]
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800633a:	e7b1      	b.n	80062a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800633c:	4b17      	ldr	r3, [pc, #92]	; (800639c <xTaskIncrementTick+0x170>)
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006342:	4915      	ldr	r1, [pc, #84]	; (8006398 <xTaskIncrementTick+0x16c>)
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	440b      	add	r3, r1
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2b01      	cmp	r3, #1
 8006352:	d907      	bls.n	8006364 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8006354:	2301      	movs	r3, #1
 8006356:	617b      	str	r3, [r7, #20]
 8006358:	e004      	b.n	8006364 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800635a:	4b11      	ldr	r3, [pc, #68]	; (80063a0 <xTaskIncrementTick+0x174>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	3301      	adds	r3, #1
 8006360:	4a0f      	ldr	r2, [pc, #60]	; (80063a0 <xTaskIncrementTick+0x174>)
 8006362:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006364:	4b0f      	ldr	r3, [pc, #60]	; (80063a4 <xTaskIncrementTick+0x178>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800636c:	2301      	movs	r3, #1
 800636e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006370:	697b      	ldr	r3, [r7, #20]
}
 8006372:	4618      	mov	r0, r3
 8006374:	3718      	adds	r7, #24
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	20007f0c 	.word	0x20007f0c
 8006380:	20007eec 	.word	0x20007eec
 8006384:	20007ea0 	.word	0x20007ea0
 8006388:	20007ea4 	.word	0x20007ea4
 800638c:	20007f00 	.word	0x20007f00
 8006390:	20007f08 	.word	0x20007f08
 8006394:	20007ef0 	.word	0x20007ef0
 8006398:	20007dec 	.word	0x20007dec
 800639c:	20007de8 	.word	0x20007de8
 80063a0:	20007ef8 	.word	0x20007ef8
 80063a4:	20007efc 	.word	0x20007efc

080063a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80063ae:	4b26      	ldr	r3, [pc, #152]	; (8006448 <vTaskSwitchContext+0xa0>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d003      	beq.n	80063be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80063b6:	4b25      	ldr	r3, [pc, #148]	; (800644c <vTaskSwitchContext+0xa4>)
 80063b8:	2201      	movs	r2, #1
 80063ba:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80063bc:	e03e      	b.n	800643c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80063be:	4b23      	ldr	r3, [pc, #140]	; (800644c <vTaskSwitchContext+0xa4>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80063c4:	4b22      	ldr	r3, [pc, #136]	; (8006450 <vTaskSwitchContext+0xa8>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	fab3 f383 	clz	r3, r3
 80063d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80063d2:	7afb      	ldrb	r3, [r7, #11]
 80063d4:	f1c3 031f 	rsb	r3, r3, #31
 80063d8:	617b      	str	r3, [r7, #20]
 80063da:	491e      	ldr	r1, [pc, #120]	; (8006454 <vTaskSwitchContext+0xac>)
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	4613      	mov	r3, r2
 80063e0:	009b      	lsls	r3, r3, #2
 80063e2:	4413      	add	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	440b      	add	r3, r1
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d109      	bne.n	8006402 <vTaskSwitchContext+0x5a>
	__asm volatile
 80063ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f2:	f383 8811 	msr	BASEPRI, r3
 80063f6:	f3bf 8f6f 	isb	sy
 80063fa:	f3bf 8f4f 	dsb	sy
 80063fe:	607b      	str	r3, [r7, #4]
 8006400:	e7fe      	b.n	8006400 <vTaskSwitchContext+0x58>
 8006402:	697a      	ldr	r2, [r7, #20]
 8006404:	4613      	mov	r3, r2
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	4413      	add	r3, r2
 800640a:	009b      	lsls	r3, r3, #2
 800640c:	4a11      	ldr	r2, [pc, #68]	; (8006454 <vTaskSwitchContext+0xac>)
 800640e:	4413      	add	r3, r2
 8006410:	613b      	str	r3, [r7, #16]
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	685a      	ldr	r2, [r3, #4]
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	605a      	str	r2, [r3, #4]
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	3308      	adds	r3, #8
 8006424:	429a      	cmp	r2, r3
 8006426:	d104      	bne.n	8006432 <vTaskSwitchContext+0x8a>
 8006428:	693b      	ldr	r3, [r7, #16]
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	605a      	str	r2, [r3, #4]
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	68db      	ldr	r3, [r3, #12]
 8006438:	4a07      	ldr	r2, [pc, #28]	; (8006458 <vTaskSwitchContext+0xb0>)
 800643a:	6013      	str	r3, [r2, #0]
}
 800643c:	bf00      	nop
 800643e:	371c      	adds	r7, #28
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	20007f0c 	.word	0x20007f0c
 800644c:	20007efc 	.word	0x20007efc
 8006450:	20007ef0 	.word	0x20007ef0
 8006454:	20007dec 	.word	0x20007dec
 8006458:	20007de8 	.word	0x20007de8

0800645c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8006464:	f000 f8a6 	bl	80065b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006468:	4b06      	ldr	r3, [pc, #24]	; (8006484 <prvIdleTask+0x28>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b01      	cmp	r3, #1
 800646e:	d9f9      	bls.n	8006464 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006470:	4b05      	ldr	r3, [pc, #20]	; (8006488 <prvIdleTask+0x2c>)
 8006472:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006476:	601a      	str	r2, [r3, #0]
 8006478:	f3bf 8f4f 	dsb	sy
 800647c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006480:	e7f0      	b.n	8006464 <prvIdleTask+0x8>
 8006482:	bf00      	nop
 8006484:	20007dec 	.word	0x20007dec
 8006488:	e000ed04 	.word	0xe000ed04

0800648c <prvInitialiseTCBVariables>:

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b086      	sub	sp, #24
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	607a      	str	r2, [r7, #4]
 8006498:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800649a:	2300      	movs	r3, #0
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	e012      	b.n	80064c6 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	4413      	add	r3, r2
 80064a6:	7819      	ldrb	r1, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	4413      	add	r3, r2
 80064ae:	3334      	adds	r3, #52	; 0x34
 80064b0:	460a      	mov	r2, r1
 80064b2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80064b4:	68ba      	ldr	r2, [r7, #8]
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	4413      	add	r3, r2
 80064ba:	781b      	ldrb	r3, [r3, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d006      	beq.n	80064ce <prvInitialiseTCBVariables+0x42>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	3301      	adds	r3, #1
 80064c4:	617b      	str	r3, [r7, #20]
 80064c6:	697b      	ldr	r3, [r7, #20]
 80064c8:	2b0f      	cmp	r3, #15
 80064ca:	d9e9      	bls.n	80064a0 <prvInitialiseTCBVariables+0x14>
 80064cc:	e000      	b.n	80064d0 <prvInitialiseTCBVariables+0x44>
		{
			break;
 80064ce:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2b06      	cmp	r3, #6
 80064dc:	d901      	bls.n	80064e2 <prvInitialiseTCBVariables+0x56>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80064de:	2306      	movs	r3, #6
 80064e0:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	64da      	str	r2, [r3, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	3304      	adds	r3, #4
 80064f8:	4618      	mov	r0, r3
 80064fa:	f7ff f851 	bl	80055a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	3318      	adds	r3, #24
 8006502:	4618      	mov	r0, r3
 8006504:	f7ff f84c 	bl	80055a0 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	68fa      	ldr	r2, [r7, #12]
 800650c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f1c3 0207 	rsb	r2, r3, #7
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	655a      	str	r2, [r3, #84]	; 0x54
		pxTCB->eNotifyState = eNotWaitingNotification;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 800652c:	bf00      	nop
 800652e:	3718      	adds	r7, #24
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800653a:	2300      	movs	r3, #0
 800653c:	607b      	str	r3, [r7, #4]
 800653e:	e00c      	b.n	800655a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006540:	687a      	ldr	r2, [r7, #4]
 8006542:	4613      	mov	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4413      	add	r3, r2
 8006548:	009b      	lsls	r3, r3, #2
 800654a:	4a12      	ldr	r2, [pc, #72]	; (8006594 <prvInitialiseTaskLists+0x60>)
 800654c:	4413      	add	r3, r2
 800654e:	4618      	mov	r0, r3
 8006550:	f7ff f806 	bl	8005560 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	3301      	adds	r3, #1
 8006558:	607b      	str	r3, [r7, #4]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b06      	cmp	r3, #6
 800655e:	d9ef      	bls.n	8006540 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006560:	480d      	ldr	r0, [pc, #52]	; (8006598 <prvInitialiseTaskLists+0x64>)
 8006562:	f7fe fffd 	bl	8005560 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006566:	480d      	ldr	r0, [pc, #52]	; (800659c <prvInitialiseTaskLists+0x68>)
 8006568:	f7fe fffa 	bl	8005560 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800656c:	480c      	ldr	r0, [pc, #48]	; (80065a0 <prvInitialiseTaskLists+0x6c>)
 800656e:	f7fe fff7 	bl	8005560 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006572:	480c      	ldr	r0, [pc, #48]	; (80065a4 <prvInitialiseTaskLists+0x70>)
 8006574:	f7fe fff4 	bl	8005560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006578:	480b      	ldr	r0, [pc, #44]	; (80065a8 <prvInitialiseTaskLists+0x74>)
 800657a:	f7fe fff1 	bl	8005560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800657e:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <prvInitialiseTaskLists+0x78>)
 8006580:	4a05      	ldr	r2, [pc, #20]	; (8006598 <prvInitialiseTaskLists+0x64>)
 8006582:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006584:	4b0a      	ldr	r3, [pc, #40]	; (80065b0 <prvInitialiseTaskLists+0x7c>)
 8006586:	4a05      	ldr	r2, [pc, #20]	; (800659c <prvInitialiseTaskLists+0x68>)
 8006588:	601a      	str	r2, [r3, #0]
}
 800658a:	bf00      	nop
 800658c:	3708      	adds	r7, #8
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	20007dec 	.word	0x20007dec
 8006598:	20007e78 	.word	0x20007e78
 800659c:	20007e8c 	.word	0x20007e8c
 80065a0:	20007ea8 	.word	0x20007ea8
 80065a4:	20007ebc 	.word	0x20007ebc
 80065a8:	20007ed4 	.word	0x20007ed4
 80065ac:	20007ea0 	.word	0x20007ea0
 80065b0:	20007ea4 	.word	0x20007ea4

080065b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 80065ba:	e028      	b.n	800660e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 80065bc:	f7ff fd94 	bl	80060e8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80065c0:	4b17      	ldr	r3, [pc, #92]	; (8006620 <prvCheckTasksWaitingTermination+0x6c>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	bf0c      	ite	eq
 80065c8:	2301      	moveq	r3, #1
 80065ca:	2300      	movne	r3, #0
 80065cc:	b2db      	uxtb	r3, r3
 80065ce:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 80065d0:	f7ff fd98 	bl	8006104 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d119      	bne.n	800660e <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80065da:	f7ff f973 	bl	80058c4 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80065de:	4b10      	ldr	r3, [pc, #64]	; (8006620 <prvCheckTasksWaitingTermination+0x6c>)
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	3304      	adds	r3, #4
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7ff f842 	bl	8005674 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80065f0:	4b0c      	ldr	r3, [pc, #48]	; (8006624 <prvCheckTasksWaitingTermination+0x70>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3b01      	subs	r3, #1
 80065f6:	4a0b      	ldr	r2, [pc, #44]	; (8006624 <prvCheckTasksWaitingTermination+0x70>)
 80065f8:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 80065fa:	4b0b      	ldr	r3, [pc, #44]	; (8006628 <prvCheckTasksWaitingTermination+0x74>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	3b01      	subs	r3, #1
 8006600:	4a09      	ldr	r2, [pc, #36]	; (8006628 <prvCheckTasksWaitingTermination+0x74>)
 8006602:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8006604:	f7ff f98c 	bl	8005920 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8006608:	6838      	ldr	r0, [r7, #0]
 800660a:	f000 f87b 	bl	8006704 <prvDeleteTCB>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 800660e:	4b06      	ldr	r3, [pc, #24]	; (8006628 <prvCheckTasksWaitingTermination+0x74>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1d2      	bne.n	80065bc <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 8006616:	bf00      	nop
 8006618:	3708      	adds	r7, #8
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	20007ebc 	.word	0x20007ebc
 8006624:	20007ee8 	.word	0x20007ee8
 8006628:	20007ed0 	.word	0x20007ed0

0800662c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b082      	sub	sp, #8
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8006634:	4b13      	ldr	r3, [pc, #76]	; (8006684 <prvAddCurrentTaskToDelayedList+0x58>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 800663c:	4b12      	ldr	r3, [pc, #72]	; (8006688 <prvAddCurrentTaskToDelayedList+0x5c>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	429a      	cmp	r2, r3
 8006644:	d209      	bcs.n	800665a <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8006646:	4b11      	ldr	r3, [pc, #68]	; (800668c <prvAddCurrentTaskToDelayedList+0x60>)
 8006648:	681a      	ldr	r2, [r3, #0]
 800664a:	4b0e      	ldr	r3, [pc, #56]	; (8006684 <prvAddCurrentTaskToDelayedList+0x58>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	3304      	adds	r3, #4
 8006650:	4619      	mov	r1, r3
 8006652:	4610      	mov	r0, r2
 8006654:	f7fe ffd5 	bl	8005602 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006658:	e010      	b.n	800667c <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800665a:	4b0d      	ldr	r3, [pc, #52]	; (8006690 <prvAddCurrentTaskToDelayedList+0x64>)
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	4b09      	ldr	r3, [pc, #36]	; (8006684 <prvAddCurrentTaskToDelayedList+0x58>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	3304      	adds	r3, #4
 8006664:	4619      	mov	r1, r3
 8006666:	4610      	mov	r0, r2
 8006668:	f7fe ffcb 	bl	8005602 <vListInsert>
		if( xTimeToWake < xNextTaskUnblockTime )
 800666c:	4b09      	ldr	r3, [pc, #36]	; (8006694 <prvAddCurrentTaskToDelayedList+0x68>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	429a      	cmp	r2, r3
 8006674:	d202      	bcs.n	800667c <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
 8006676:	4a07      	ldr	r2, [pc, #28]	; (8006694 <prvAddCurrentTaskToDelayedList+0x68>)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6013      	str	r3, [r2, #0]
}
 800667c:	bf00      	nop
 800667e:	3708      	adds	r7, #8
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}
 8006684:	20007de8 	.word	0x20007de8
 8006688:	20007eec 	.word	0x20007eec
 800668c:	20007ea4 	.word	0x20007ea4
 8006690:	20007ea0 	.word	0x20007ea0
 8006694:	20007f08 	.word	0x20007f08

08006698 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b084      	sub	sp, #16
 800669c:	af00      	add	r7, sp, #0
 800669e:	4603      	mov	r3, r0
 80066a0:	6039      	str	r1, [r7, #0]
 80066a2:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d106      	bne.n	80066b8 <prvAllocateTCBAndStack+0x20>
 80066aa:	88fb      	ldrh	r3, [r7, #6]
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7ff f9da 	bl	8005a68 <pvPortMalloc>
 80066b4:	4603      	mov	r3, r0
 80066b6:	e000      	b.n	80066ba <prvAllocateTCBAndStack+0x22>
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00e      	beq.n	80066e0 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80066c2:	205c      	movs	r0, #92	; 0x5c
 80066c4:	f7ff f9d0 	bl	8005a68 <pvPortMalloc>
 80066c8:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d003      	beq.n	80066d8 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	631a      	str	r2, [r3, #48]	; 0x30
 80066d6:	e005      	b.n	80066e4 <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 80066d8:	68b8      	ldr	r0, [r7, #8]
 80066da:	f7ff fa87 	bl	8005bec <vPortFree>
 80066de:	e001      	b.n	80066e4 <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 80066e0:	2300      	movs	r3, #0
 80066e2:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d007      	beq.n	80066fa <prvAllocateTCBAndStack+0x62>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80066ee:	88fb      	ldrh	r3, [r7, #6]
 80066f0:	009b      	lsls	r3, r3, #2
 80066f2:	461a      	mov	r2, r3
 80066f4:	21a5      	movs	r1, #165	; 0xa5
 80066f6:	f001 fb87 	bl	8007e08 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 80066fa:	68fb      	ldr	r3, [r7, #12]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006704:	b580      	push	{r7, lr}
 8006706:	b082      	sub	sp, #8
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006710:	4618      	mov	r0, r3
 8006712:	f7ff fa6b 	bl	8005bec <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f7ff fa68 	bl	8005bec <vPortFree>
	}
 800671c:	bf00      	nop
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800672a:	4b0f      	ldr	r3, [pc, #60]	; (8006768 <prvResetNextTaskUnblockTime+0x44>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d101      	bne.n	8006738 <prvResetNextTaskUnblockTime+0x14>
 8006734:	2301      	movs	r3, #1
 8006736:	e000      	b.n	800673a <prvResetNextTaskUnblockTime+0x16>
 8006738:	2300      	movs	r3, #0
 800673a:	2b00      	cmp	r3, #0
 800673c:	d004      	beq.n	8006748 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800673e:	4b0b      	ldr	r3, [pc, #44]	; (800676c <prvResetNextTaskUnblockTime+0x48>)
 8006740:	f04f 32ff 	mov.w	r2, #4294967295
 8006744:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
 8006746:	e008      	b.n	800675a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006748:	4b07      	ldr	r3, [pc, #28]	; (8006768 <prvResetNextTaskUnblockTime+0x44>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	4a05      	ldr	r2, [pc, #20]	; (800676c <prvResetNextTaskUnblockTime+0x48>)
 8006758:	6013      	str	r3, [r2, #0]
}
 800675a:	bf00      	nop
 800675c:	370c      	adds	r7, #12
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr
 8006766:	bf00      	nop
 8006768:	20007ea0 	.word	0x20007ea0
 800676c:	20007f08 	.word	0x20007f08

08006770 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006776:	4b0b      	ldr	r3, [pc, #44]	; (80067a4 <xTaskGetSchedulerState+0x34>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d102      	bne.n	8006784 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800677e:	2301      	movs	r3, #1
 8006780:	607b      	str	r3, [r7, #4]
 8006782:	e008      	b.n	8006796 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006784:	4b08      	ldr	r3, [pc, #32]	; (80067a8 <xTaskGetSchedulerState+0x38>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d102      	bne.n	8006792 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800678c:	2302      	movs	r3, #2
 800678e:	607b      	str	r3, [r7, #4]
 8006790:	e001      	b.n	8006796 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006792:	2300      	movs	r3, #0
 8006794:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006796:	687b      	ldr	r3, [r7, #4]
	}
 8006798:	4618      	mov	r0, r3
 800679a:	370c      	adds	r7, #12
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr
 80067a4:	20007ef4 	.word	0x20007ef4
 80067a8:	20007f0c 	.word	0x20007f0c

080067ac <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b086      	sub	sp, #24
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	603b      	str	r3, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 80067ba:	f7ff f883 	bl	80058c4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
 80067be:	4b39      	ldr	r3, [pc, #228]	; (80068a4 <xTaskNotifyWait+0xf8>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	d03f      	beq.n	800684c <xTaskNotifyWait+0xa0>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80067cc:	4b35      	ldr	r3, [pc, #212]	; (80068a4 <xTaskNotifyWait+0xf8>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80067d2:	68fa      	ldr	r2, [r7, #12]
 80067d4:	43d2      	mvns	r2, r2
 80067d6:	400a      	ands	r2, r1
 80067d8:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 80067da:	4b32      	ldr	r3, [pc, #200]	; (80068a4 <xTaskNotifyWait+0xf8>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2201      	movs	r2, #1
 80067e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d030      	beq.n	800684c <xTaskNotifyWait+0xa0>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80067ea:	4b2e      	ldr	r3, [pc, #184]	; (80068a4 <xTaskNotifyWait+0xf8>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	3304      	adds	r3, #4
 80067f0:	4618      	mov	r0, r3
 80067f2:	f7fe ff3f 	bl	8005674 <uxListRemove>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d10b      	bne.n	8006814 <xTaskNotifyWait+0x68>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80067fc:	4b29      	ldr	r3, [pc, #164]	; (80068a4 <xTaskNotifyWait+0xf8>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006802:	2201      	movs	r2, #1
 8006804:	fa02 f303 	lsl.w	r3, r2, r3
 8006808:	43da      	mvns	r2, r3
 800680a:	4b27      	ldr	r3, [pc, #156]	; (80068a8 <xTaskNotifyWait+0xfc>)
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4013      	ands	r3, r2
 8006810:	4a25      	ldr	r2, [pc, #148]	; (80068a8 <xTaskNotifyWait+0xfc>)
 8006812:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800681a:	d107      	bne.n	800682c <xTaskNotifyWait+0x80>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800681c:	4b21      	ldr	r3, [pc, #132]	; (80068a4 <xTaskNotifyWait+0xf8>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3304      	adds	r3, #4
 8006822:	4619      	mov	r1, r3
 8006824:	4821      	ldr	r0, [pc, #132]	; (80068ac <xTaskNotifyWait+0x100>)
 8006826:	f7fe fec8 	bl	80055ba <vListInsertEnd>
 800682a:	e007      	b.n	800683c <xTaskNotifyWait+0x90>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 800682c:	4b20      	ldr	r3, [pc, #128]	; (80068b0 <xTaskNotifyWait+0x104>)
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	4413      	add	r3, r2
 8006834:	613b      	str	r3, [r7, #16]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006836:	6938      	ldr	r0, [r7, #16]
 8006838:	f7ff fef8 	bl	800662c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800683c:	4b1d      	ldr	r3, [pc, #116]	; (80068b4 <xTaskNotifyWait+0x108>)
 800683e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006842:	601a      	str	r2, [r3, #0]
 8006844:	f3bf 8f4f 	dsb	sy
 8006848:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800684c:	f7ff f868 	bl	8005920 <vPortExitCritical>

		taskENTER_CRITICAL();
 8006850:	f7ff f838 	bl	80058c4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d004      	beq.n	8006864 <xTaskNotifyWait+0xb8>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800685a:	4b12      	ldr	r3, [pc, #72]	; (80068a4 <xTaskNotifyWait+0xf8>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	601a      	str	r2, [r3, #0]

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
 8006864:	4b0f      	ldr	r3, [pc, #60]	; (80068a4 <xTaskNotifyWait+0xf8>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2b01      	cmp	r3, #1
 8006870:	d102      	bne.n	8006878 <xTaskNotifyWait+0xcc>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8006872:	2300      	movs	r3, #0
 8006874:	617b      	str	r3, [r7, #20]
 8006876:	e008      	b.n	800688a <xTaskNotifyWait+0xde>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8006878:	4b0a      	ldr	r3, [pc, #40]	; (80068a4 <xTaskNotifyWait+0xf8>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	43d2      	mvns	r2, r2
 8006882:	400a      	ands	r2, r1
 8006884:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 8006886:	2301      	movs	r3, #1
 8006888:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 800688a:	4b06      	ldr	r3, [pc, #24]	; (80068a4 <xTaskNotifyWait+0xf8>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2200      	movs	r2, #0
 8006890:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 8006894:	f7ff f844 	bl	8005920 <vPortExitCritical>

		return xReturn;
 8006898:	697b      	ldr	r3, [r7, #20]
	}
 800689a:	4618      	mov	r0, r3
 800689c:	3718      	adds	r7, #24
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	20007de8 	.word	0x20007de8
 80068a8:	20007ef0 	.word	0x20007ef0
 80068ac:	20007ed4 	.word	0x20007ed4
 80068b0:	20007eec 	.word	0x20007eec
 80068b4:	e000ed04 	.word	0xe000ed04

080068b8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b08a      	sub	sp, #40	; 0x28
 80068bc:	af00      	add	r7, sp, #0
 80068be:	60f8      	str	r0, [r7, #12]
 80068c0:	60b9      	str	r1, [r7, #8]
 80068c2:	603b      	str	r3, [r7, #0]
 80068c4:	4613      	mov	r3, r2
 80068c6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80068c8:	2301      	movs	r3, #1
 80068ca:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( xTaskToNotify );
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d109      	bne.n	80068e6 <xTaskGenericNotify+0x2e>
 80068d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d6:	f383 8811 	msr	BASEPRI, r3
 80068da:	f3bf 8f6f 	isb	sy
 80068de:	f3bf 8f4f 	dsb	sy
 80068e2:	61bb      	str	r3, [r7, #24]
 80068e4:	e7fe      	b.n	80068e4 <xTaskGenericNotify+0x2c>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80068ea:	f7fe ffeb 	bl	80058c4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80068f4:	6a3b      	ldr	r3, [r7, #32]
 80068f6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	601a      	str	r2, [r3, #0]
			}

			eOriginalNotifyState = pxTCB->eNotifyState;
 80068fc:	6a3b      	ldr	r3, [r7, #32]
 80068fe:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006902:	77fb      	strb	r3, [r7, #31]

			pxTCB->eNotifyState = eNotified;
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	2202      	movs	r2, #2
 8006908:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800690c:	79fb      	ldrb	r3, [r7, #7]
 800690e:	2b04      	cmp	r3, #4
 8006910:	d827      	bhi.n	8006962 <xTaskGenericNotify+0xaa>
 8006912:	a201      	add	r2, pc, #4	; (adr r2, 8006918 <xTaskGenericNotify+0x60>)
 8006914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006918:	08006963 	.word	0x08006963
 800691c:	0800692d 	.word	0x0800692d
 8006920:	0800693b 	.word	0x0800693b
 8006924:	08006947 	.word	0x08006947
 8006928:	0800694f 	.word	0x0800694f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	431a      	orrs	r2, r3
 8006934:	6a3b      	ldr	r3, [r7, #32]
 8006936:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8006938:	e013      	b.n	8006962 <xTaskGenericNotify+0xaa>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800693a:	6a3b      	ldr	r3, [r7, #32]
 800693c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800693e:	1c5a      	adds	r2, r3, #1
 8006940:	6a3b      	ldr	r3, [r7, #32]
 8006942:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 8006944:	e00d      	b.n	8006962 <xTaskGenericNotify+0xaa>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006946:	6a3b      	ldr	r3, [r7, #32]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800694c:	e009      	b.n	8006962 <xTaskGenericNotify+0xaa>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 800694e:	7ffb      	ldrb	r3, [r7, #31]
 8006950:	2b02      	cmp	r3, #2
 8006952:	d003      	beq.n	800695c <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	68ba      	ldr	r2, [r7, #8]
 8006958:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800695a:	e001      	b.n	8006960 <xTaskGenericNotify+0xa8>
						xReturn = pdFAIL;
 800695c:	2300      	movs	r3, #0
 800695e:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8006960:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 8006962:	7ffb      	ldrb	r3, [r7, #31]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d138      	bne.n	80069da <xTaskGenericNotify+0x122>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	3304      	adds	r3, #4
 800696c:	4618      	mov	r0, r3
 800696e:	f7fe fe81 	bl	8005674 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006972:	6a3b      	ldr	r3, [r7, #32]
 8006974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006976:	2201      	movs	r2, #1
 8006978:	409a      	lsls	r2, r3
 800697a:	4b1b      	ldr	r3, [pc, #108]	; (80069e8 <xTaskGenericNotify+0x130>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4313      	orrs	r3, r2
 8006980:	4a19      	ldr	r2, [pc, #100]	; (80069e8 <xTaskGenericNotify+0x130>)
 8006982:	6013      	str	r3, [r2, #0]
 8006984:	6a3b      	ldr	r3, [r7, #32]
 8006986:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006988:	4613      	mov	r3, r2
 800698a:	009b      	lsls	r3, r3, #2
 800698c:	4413      	add	r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	4a16      	ldr	r2, [pc, #88]	; (80069ec <xTaskGenericNotify+0x134>)
 8006992:	441a      	add	r2, r3
 8006994:	6a3b      	ldr	r3, [r7, #32]
 8006996:	3304      	adds	r3, #4
 8006998:	4619      	mov	r1, r3
 800699a:	4610      	mov	r0, r2
 800699c:	f7fe fe0d 	bl	80055ba <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80069a0:	6a3b      	ldr	r3, [r7, #32]
 80069a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d009      	beq.n	80069bc <xTaskGenericNotify+0x104>
 80069a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	617b      	str	r3, [r7, #20]
 80069ba:	e7fe      	b.n	80069ba <xTaskGenericNotify+0x102>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c0:	4b0b      	ldr	r3, [pc, #44]	; (80069f0 <xTaskGenericNotify+0x138>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d907      	bls.n	80069da <xTaskGenericNotify+0x122>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 80069ca:	4b0a      	ldr	r3, [pc, #40]	; (80069f4 <xTaskGenericNotify+0x13c>)
 80069cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069d0:	601a      	str	r2, [r3, #0]
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80069da:	f7fe ffa1 	bl	8005920 <vPortExitCritical>

		return xReturn;
 80069de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3728      	adds	r7, #40	; 0x28
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	20007ef0 	.word	0x20007ef0
 80069ec:	20007dec 	.word	0x20007dec
 80069f0:	20007de8 	.word	0x20007de8
 80069f4:	e000ed04 	.word	0xe000ed04

080069f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b08e      	sub	sp, #56	; 0x38
 80069fc:	af04      	add	r7, sp, #16

	HAL_Init();
 80069fe:	f7fa ff89 	bl	8001914 <HAL_Init>
	SystemClock_Config();
 8006a02:	f000 fc3b 	bl	800727c <SystemClock_Config>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 8006a06:	4a85      	ldr	r2, [pc, #532]	; (8006c1c <main+0x224>)
 8006a08:	4b84      	ldr	r3, [pc, #528]	; (8006c1c <main+0x224>)
 8006a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a0c:	f043 0304 	orr.w	r3, r3, #4
 8006a10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a12:	4b82      	ldr	r3, [pc, #520]	; (8006c1c <main+0x224>)
 8006a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a16:	f003 0304 	and.w	r3, r3, #4
 8006a1a:	60fb      	str	r3, [r7, #12]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
	//__HAL_RCC_GPIOH_CLK_ENABLE();
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8006a1e:	4a7f      	ldr	r2, [pc, #508]	; (8006c1c <main+0x224>)
 8006a20:	4b7e      	ldr	r3, [pc, #504]	; (8006c1c <main+0x224>)
 8006a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a24:	f043 0301 	orr.w	r3, r3, #1
 8006a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a2a:	4b7c      	ldr	r3, [pc, #496]	; (8006c1c <main+0x224>)
 8006a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	60bb      	str	r3, [r7, #8]
 8006a34:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8006a36:	4a79      	ldr	r2, [pc, #484]	; (8006c1c <main+0x224>)
 8006a38:	4b78      	ldr	r3, [pc, #480]	; (8006c1c <main+0x224>)
 8006a3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a3c:	f043 0302 	orr.w	r3, r3, #2
 8006a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a42:	4b76      	ldr	r3, [pc, #472]	; (8006c1c <main+0x224>)
 8006a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	607b      	str	r3, [r7, #4]
 8006a4c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8006a4e:	4a73      	ldr	r2, [pc, #460]	; (8006c1c <main+0x224>)
 8006a50:	4b72      	ldr	r3, [pc, #456]	; (8006c1c <main+0x224>)
 8006a52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a54:	f043 0308 	orr.w	r3, r3, #8
 8006a58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a5a:	4b70      	ldr	r3, [pc, #448]	; (8006c1c <main+0x224>)
 8006a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a5e:	f003 0308 	and.w	r3, r3, #8
 8006a62:	603b      	str	r3, [r7, #0]
 8006a64:	683b      	ldr	r3, [r7, #0]

	c12832_hal_spi_init();
 8006a66:	f7f9 fd43 	bl	80004f0 <c12832_hal_spi_init>
	c12832_hal_gpio_init();
 8006a6a:	f7f9 fdb7 	bl	80005dc <c12832_hal_gpio_init>


	MX_GPIO_Init();
 8006a6e:	f000 fd95 	bl	800759c <MX_GPIO_Init>
	MX_DMA_Init();
 8006a72:	f000 fd8b 	bl	800758c <MX_DMA_Init>
	MX_I2C1_Init();
 8006a76:	f000 fc9d 	bl	80073b4 <MX_I2C1_Init>
	MX_SPI2_Init();
 8006a7a:	f000 fcdb 	bl	8007434 <MX_SPI2_Init>
	MX_SPI3_Init();
 8006a7e:	f000 fd17 	bl	80074b0 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 8006a82:	f000 fd53 	bl	800752c <MX_USART1_UART_Init>


	//testLedAndButtones();


	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8006a86:	2200      	movs	r2, #0
 8006a88:	2110      	movs	r1, #16
 8006a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a8e:	f7fb fa3d 	bl	8001f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8006a92:	2200      	movs	r2, #0
 8006a94:	2120      	movs	r1, #32
 8006a96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a9a:	f7fb fa37 	bl	8001f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	2140      	movs	r1, #64	; 0x40
 8006aa2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006aa6:	f7fb fa31 	bl	8001f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8006aaa:	2200      	movs	r2, #0
 8006aac:	2180      	movs	r1, #128	; 0x80
 8006aae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ab2:	f7fb fa2b 	bl	8001f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006abc:	4858      	ldr	r0, [pc, #352]	; (8006c20 <main+0x228>)
 8006abe:	f7fb fa25 	bl	8001f0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006ac8:	4855      	ldr	r0, [pc, #340]	; (8006c20 <main+0x228>)
 8006aca:	f7fb fa1f 	bl	8001f0c <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(DISPLAY_BACKLIGHT_GPIO_Port, DISPLAY_BACKLIGHT_Pin, GPIO_PIN_RESET);
 8006ace:	2200      	movs	r2, #0
 8006ad0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ad4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ad8:	f7fb fa18 	bl	8001f0c <HAL_GPIO_WritePin>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006adc:	f107 0310 	add.w	r3, r7, #16
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	601a      	str	r2, [r3, #0]
 8006ae4:	605a      	str	r2, [r3, #4]
 8006ae6:	609a      	str	r2, [r3, #8]
 8006ae8:	60da      	str	r2, [r3, #12]
 8006aea:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = DISPLAY_BACKLIGHT_Pin;
 8006aec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006af0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006af2:	2301      	movs	r3, #1
 8006af4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006af6:	2300      	movs	r3, #0
 8006af8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006afa:	2300      	movs	r3, #0
 8006afc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(DISPLAY_BACKLIGHT_GPIO_Port, &GPIO_InitStruct);
 8006afe:	f107 0310 	add.w	r3, r7, #16
 8006b02:	4619      	mov	r1, r3
 8006b04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b08:	f7fb f86a 	bl	8001be0 <HAL_GPIO_Init>

	DISPLAY_BACKLIGHT_OFF;
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b16:	f7fb f9f9 	bl	8001f0c <HAL_GPIO_WritePin>

	//HAL_Delay(2000);

	graphic_lcd_initialize ();
 8006b1a:	f7f9 fe6d 	bl	80007f8 <graphic_lcd_initialize>
	graphic_lcd_clear_screen ();
 8006b1e:	f7f9 fe01 	bl	8000724 <graphic_lcd_clear_screen>
	DISPLAY_BACKLIGHT_ON;
 8006b22:	2201      	movs	r2, #1
 8006b24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006b28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006b2c:	f7fb f9ee 	bl	8001f0c <HAL_GPIO_WritePin>
	//HAL_Delay(1000);




	Si7006_port_init();
 8006b30:	f000 f89e 	bl	8006c70 <Si7006_port_init>





	if(Si7006.check_hardware() == SI7006_ERROR){
 8006b34:	4b3b      	ldr	r3, [pc, #236]	; (8006c24 <main+0x22c>)
 8006b36:	691b      	ldr	r3, [r3, #16]
 8006b38:	4798      	blx	r3
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d105      	bne.n	8006b4c <main+0x154>
		graphic_lcd_write(0, 0, "Si7006 NOT READY");
 8006b40:	4a39      	ldr	r2, [pc, #228]	; (8006c28 <main+0x230>)
 8006b42:	2100      	movs	r1, #0
 8006b44:	2000      	movs	r0, #0
 8006b46:	f7f9 fe15 	bl	8000774 <graphic_lcd_write>
 8006b4a:	e004      	b.n	8006b56 <main+0x15e>
	}else{
		graphic_lcd_write(0, 0, "Si7006 READY");
 8006b4c:	4a37      	ldr	r2, [pc, #220]	; (8006c2c <main+0x234>)
 8006b4e:	2100      	movs	r1, #0
 8006b50:	2000      	movs	r0, #0
 8006b52:	f7f9 fe0f 	bl	8000774 <graphic_lcd_write>
	}


	int x = HAL_I2C_IsDeviceReady(&hi2c1,Si1133DevAddr, 1000, 1000);
 8006b56:	4b36      	ldr	r3, [pc, #216]	; (8006c30 <main+0x238>)
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	b299      	uxth	r1, r3
 8006b5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006b60:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b64:	4833      	ldr	r0, [pc, #204]	; (8006c34 <main+0x23c>)
 8006b66:	f7fb fc79 	bl	800245c <HAL_I2C_IsDeviceReady>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	627b      	str	r3, [r7, #36]	; 0x24
	if(x == HAL_OK) graphic_lcd_write(1, 0, "Si1133 READY");
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d105      	bne.n	8006b80 <main+0x188>
 8006b74:	4a30      	ldr	r2, [pc, #192]	; (8006c38 <main+0x240>)
 8006b76:	2100      	movs	r1, #0
 8006b78:	2001      	movs	r0, #1
 8006b7a:	f7f9 fdfb 	bl	8000774 <graphic_lcd_write>
 8006b7e:	e004      	b.n	8006b8a <main+0x192>
	else graphic_lcd_write(1, 0, "Si1133 NOT READY");
 8006b80:	4a2e      	ldr	r2, [pc, #184]	; (8006c3c <main+0x244>)
 8006b82:	2100      	movs	r1, #0
 8006b84:	2001      	movs	r0, #1
 8006b86:	f7f9 fdf5 	bl	8000774 <graphic_lcd_write>



	HAL_Delay(3000);
 8006b8a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8006b8e:	f7fa ff05 	bl	800199c <HAL_Delay>
	graphic_lcd_clear_screen ();
 8006b92:	f7f9 fdc7 	bl	8000724 <graphic_lcd_clear_screen>

#if(TX_NODE == 1)

	//testLedAndButtones();
	//xTaskCreate(xRadio,(signed portCHAR *) "t1", 500, NULL, tskIDLE_PRIORITY, &xRadioHandle );
	xTaskCreate(xGLCD,(signed portCHAR *) "t3", 500, NULL, tskIDLE_PRIORITY, &xGLCDHandle );
 8006b96:	2300      	movs	r3, #0
 8006b98:	9303      	str	r3, [sp, #12]
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	9302      	str	r3, [sp, #8]
 8006b9e:	4b28      	ldr	r3, [pc, #160]	; (8006c40 <main+0x248>)
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006bac:	4925      	ldr	r1, [pc, #148]	; (8006c44 <main+0x24c>)
 8006bae:	4826      	ldr	r0, [pc, #152]	; (8006c48 <main+0x250>)
 8006bb0:	f7ff f930 	bl	8005e14 <xTaskGenericCreate>
	xTaskCreate(xNotification,(signed portCHAR *) "t4", 200, NULL, tskIDLE_PRIORITY, &xNotificationHandle );
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	9303      	str	r3, [sp, #12]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	9302      	str	r3, [sp, #8]
 8006bbc:	4b23      	ldr	r3, [pc, #140]	; (8006c4c <main+0x254>)
 8006bbe:	9301      	str	r3, [sp, #4]
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	22c8      	movs	r2, #200	; 0xc8
 8006bc8:	4921      	ldr	r1, [pc, #132]	; (8006c50 <main+0x258>)
 8006bca:	4822      	ldr	r0, [pc, #136]	; (8006c54 <main+0x25c>)
 8006bcc:	f7ff f922 	bl	8005e14 <xTaskGenericCreate>
	xTaskCreate(xPC,(signed portCHAR *) "t5", 1000, NULL, tskIDLE_PRIORITY, &xPCHandle );
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	9303      	str	r3, [sp, #12]
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	9302      	str	r3, [sp, #8]
 8006bd8:	4b1f      	ldr	r3, [pc, #124]	; (8006c58 <main+0x260>)
 8006bda:	9301      	str	r3, [sp, #4]
 8006bdc:	2300      	movs	r3, #0
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	2300      	movs	r3, #0
 8006be2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006be6:	491d      	ldr	r1, [pc, #116]	; (8006c5c <main+0x264>)
 8006be8:	481d      	ldr	r0, [pc, #116]	; (8006c60 <main+0x268>)
 8006bea:	f7ff f913 	bl	8005e14 <xTaskGenericCreate>
	xTaskCreate(xButtons,(signed portCHAR *) "t6", 500, NULL, tskIDLE_PRIORITY, &xButtonsHandle );
 8006bee:	2300      	movs	r3, #0
 8006bf0:	9303      	str	r3, [sp, #12]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	9302      	str	r3, [sp, #8]
 8006bf6:	4b1b      	ldr	r3, [pc, #108]	; (8006c64 <main+0x26c>)
 8006bf8:	9301      	str	r3, [sp, #4]
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9300      	str	r3, [sp, #0]
 8006bfe:	2300      	movs	r3, #0
 8006c00:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006c04:	4918      	ldr	r1, [pc, #96]	; (8006c68 <main+0x270>)
 8006c06:	4819      	ldr	r0, [pc, #100]	; (8006c6c <main+0x274>)
 8006c08:	f7ff f904 	bl	8005e14 <xTaskGenericCreate>
	//xTaskCreate(xTxNode,(signed portCHAR *) "t7", 1000, NULL, tskIDLE_PRIORITY, &xTxNodeHandle );

	vTaskStartScheduler();
 8006c0c:	f7ff fa24 	bl	8006058 <vTaskStartScheduler>

	return 0;
 8006c10:	2300      	movs	r3, #0

	}



}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3728      	adds	r7, #40	; 0x28
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	bf00      	nop
 8006c1c:	40021000 	.word	0x40021000
 8006c20:	48000400 	.word	0x48000400
 8006c24:	20008094 	.word	0x20008094
 8006c28:	08007e38 	.word	0x08007e38
 8006c2c:	08007e4c 	.word	0x08007e4c
 8006c30:	20000040 	.word	0x20000040
 8006c34:	20008048 	.word	0x20008048
 8006c38:	08007e5c 	.word	0x08007e5c
 8006c3c:	08007e6c 	.word	0x08007e6c
 8006c40:	20007f10 	.word	0x20007f10
 8006c44:	08007e80 	.word	0x08007e80
 8006c48:	08007195 	.word	0x08007195
 8006c4c:	20007f14 	.word	0x20007f14
 8006c50:	08007e84 	.word	0x08007e84
 8006c54:	08006ec9 	.word	0x08006ec9
 8006c58:	20007f18 	.word	0x20007f18
 8006c5c:	08007e88 	.word	0x08007e88
 8006c60:	08006f19 	.word	0x08006f19
 8006c64:	20007f1c 	.word	0x20007f1c
 8006c68:	08007e8c 	.word	0x08007e8c
 8006c6c:	080071f9 	.word	0x080071f9

08006c70 <Si7006_port_init>:





Si7006_error_t Si7006_port_init(void){
 8006c70:	b580      	push	{r7, lr}
 8006c72:	af00      	add	r7, sp, #0
	Si7006.init = Si7006_port_init;
 8006c74:	4b0b      	ldr	r3, [pc, #44]	; (8006ca4 <Si7006_port_init+0x34>)
 8006c76:	4a0c      	ldr	r2, [pc, #48]	; (8006ca8 <Si7006_port_init+0x38>)
 8006c78:	601a      	str	r2, [r3, #0]
	Si7006.i2c_init = Si7006_port_i2c_init;
 8006c7a:	4b0a      	ldr	r3, [pc, #40]	; (8006ca4 <Si7006_port_init+0x34>)
 8006c7c:	4a0b      	ldr	r2, [pc, #44]	; (8006cac <Si7006_port_init+0x3c>)
 8006c7e:	605a      	str	r2, [r3, #4]
	Si7006.i2c_transmit = Si7006_port_i2c_transmit;
 8006c80:	4b08      	ldr	r3, [pc, #32]	; (8006ca4 <Si7006_port_init+0x34>)
 8006c82:	4a0b      	ldr	r2, [pc, #44]	; (8006cb0 <Si7006_port_init+0x40>)
 8006c84:	609a      	str	r2, [r3, #8]
	Si7006.i2c_receive = Si7006_port_i2c_receive;
 8006c86:	4b07      	ldr	r3, [pc, #28]	; (8006ca4 <Si7006_port_init+0x34>)
 8006c88:	4a0a      	ldr	r2, [pc, #40]	; (8006cb4 <Si7006_port_init+0x44>)
 8006c8a:	60da      	str	r2, [r3, #12]
	Si7006.check_hardware = Si7006_port_check_hardware;
 8006c8c:	4b05      	ldr	r3, [pc, #20]	; (8006ca4 <Si7006_port_init+0x34>)
 8006c8e:	4a0a      	ldr	r2, [pc, #40]	; (8006cb8 <Si7006_port_init+0x48>)
 8006c90:	611a      	str	r2, [r3, #16]
	Si7006.delay = Si7006_port_delay;
 8006c92:	4b04      	ldr	r3, [pc, #16]	; (8006ca4 <Si7006_port_init+0x34>)
 8006c94:	4a09      	ldr	r2, [pc, #36]	; (8006cbc <Si7006_port_init+0x4c>)
 8006c96:	615a      	str	r2, [r3, #20]

	return Si7006_port_check_hardware();
 8006c98:	f000 f856 	bl	8006d48 <Si7006_port_check_hardware>
 8006c9c:	4603      	mov	r3, r0

}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	bd80      	pop	{r7, pc}
 8006ca2:	bf00      	nop
 8006ca4:	20008094 	.word	0x20008094
 8006ca8:	08006c71 	.word	0x08006c71
 8006cac:	08006cc1 	.word	0x08006cc1
 8006cb0:	08006cd1 	.word	0x08006cd1
 8006cb4:	08006d0d 	.word	0x08006d0d
 8006cb8:	08006d49 	.word	0x08006d49
 8006cbc:	08006d7d 	.word	0x08006d7d

08006cc0 <Si7006_port_i2c_init>:
Si7006_error_t Si7006_port_i2c_init(void){
 8006cc0:	b480      	push	{r7}
 8006cc2:	af00      	add	r7, sp, #0

}
 8006cc4:	bf00      	nop
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr

08006cd0 <Si7006_port_i2c_transmit>:
Si7006_error_t Si7006_port_i2c_transmit(uint8_t *data, unsigned int size){
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(&hi2c1,(0x40<<1) ,data,size, 1000);
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	b29a      	uxth	r2, r3
 8006cde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006ce2:	9300      	str	r3, [sp, #0]
 8006ce4:	4613      	mov	r3, r2
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	2180      	movs	r1, #128	; 0x80
 8006cea:	4807      	ldr	r0, [pc, #28]	; (8006d08 <Si7006_port_i2c_transmit+0x38>)
 8006cec:	f7fb f9b4 	bl	8002058 <HAL_I2C_Master_Transmit>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK) return SI7006_SUCCESS;
 8006cf4:	7bfb      	ldrb	r3, [r7, #15]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <Si7006_port_i2c_transmit+0x2e>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	e000      	b.n	8006d00 <Si7006_port_i2c_transmit+0x30>
	else return SI7006_ERROR;
 8006cfe:	2301      	movs	r3, #1
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3710      	adds	r7, #16
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	20008048 	.word	0x20008048

08006d0c <Si7006_port_i2c_receive>:
Si7006_error_t Si7006_port_i2c_receive(uint8_t *data, unsigned int size){
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b086      	sub	sp, #24
 8006d10:	af02      	add	r7, sp, #8
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(&hi2c1,(0x40<<1) ,data,size, 1000);
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006d1e:	9300      	str	r3, [sp, #0]
 8006d20:	4613      	mov	r3, r2
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	2180      	movs	r1, #128	; 0x80
 8006d26:	4807      	ldr	r0, [pc, #28]	; (8006d44 <Si7006_port_i2c_receive+0x38>)
 8006d28:	f7fb fa96 	bl	8002258 <HAL_I2C_Master_Receive>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	73fb      	strb	r3, [r7, #15]
	if(ret == HAL_OK) return SI7006_SUCCESS;
 8006d30:	7bfb      	ldrb	r3, [r7, #15]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d101      	bne.n	8006d3a <Si7006_port_i2c_receive+0x2e>
 8006d36:	2300      	movs	r3, #0
 8006d38:	e000      	b.n	8006d3c <Si7006_port_i2c_receive+0x30>
	else return SI7006_ERROR;
 8006d3a:	2301      	movs	r3, #1
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	20008048 	.word	0x20008048

08006d48 <Si7006_port_check_hardware>:
Si7006_error_t Si7006_port_check_hardware(){
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b082      	sub	sp, #8
 8006d4c:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1,(0x40<<1), 1000, 1000);
 8006d4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006d52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006d56:	2180      	movs	r1, #128	; 0x80
 8006d58:	4807      	ldr	r0, [pc, #28]	; (8006d78 <Si7006_port_check_hardware+0x30>)
 8006d5a:	f7fb fb7f 	bl	800245c <HAL_I2C_IsDeviceReady>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	71fb      	strb	r3, [r7, #7]
	if(ret == HAL_OK) return SI7006_SUCCESS;
 8006d62:	79fb      	ldrb	r3, [r7, #7]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d101      	bne.n	8006d6c <Si7006_port_check_hardware+0x24>
 8006d68:	2300      	movs	r3, #0
 8006d6a:	e000      	b.n	8006d6e <Si7006_port_check_hardware+0x26>
	else return SI7006_ERROR;
 8006d6c:	2301      	movs	r3, #1
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3708      	adds	r7, #8
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	20008048 	.word	0x20008048

08006d7c <Si7006_port_delay>:
Si7006_error_t Si7006_port_delay(unsigned int ms){
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]

	HAL_Delay(ms);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f7fa fe09 	bl	800199c <HAL_Delay>
}
 8006d8a:	bf00      	nop
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	0000      	movs	r0, r0
	...

08006d98 <RadioReset>:
*/




void RadioReset(){
 8006d98:	b590      	push	{r4, r7, lr}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0

	NRF24L01p_RadioConfig.DataReadyInterruptEnabled = 0;
 8006d9e:	4b48      	ldr	r3, [pc, #288]	; (8006ec0 <RadioReset+0x128>)
 8006da0:	2200      	movs	r2, #0
 8006da2:	701a      	strb	r2, [r3, #0]
	NRF24L01p_RadioConfig.DataSentInterruptFlagEnabled = 0;
 8006da4:	4b46      	ldr	r3, [pc, #280]	; (8006ec0 <RadioReset+0x128>)
 8006da6:	2200      	movs	r2, #0
 8006da8:	705a      	strb	r2, [r3, #1]
	NRF24L01p_RadioConfig.MaxRetryInterruptFlagEnabled = 0;
 8006daa:	4b45      	ldr	r3, [pc, #276]	; (8006ec0 <RadioReset+0x128>)
 8006dac:	2200      	movs	r2, #0
 8006dae:	709a      	strb	r2, [r3, #2]
	NRF24L01p_RadioConfig.Crc = CONFIG_CRC_16BIT;
 8006db0:	4b43      	ldr	r3, [pc, #268]	; (8006ec0 <RadioReset+0x128>)
 8006db2:	220c      	movs	r2, #12
 8006db4:	70da      	strb	r2, [r3, #3]
	NRF24L01p_RadioConfig.AutoReTransmissionCount = 15;
 8006db6:	4b42      	ldr	r3, [pc, #264]	; (8006ec0 <RadioReset+0x128>)
 8006db8:	220f      	movs	r2, #15
 8006dba:	711a      	strb	r2, [r3, #4]
	NRF24L01p_RadioConfig.AutoReTransmitDelayX250us = 15;
 8006dbc:	4b40      	ldr	r3, [pc, #256]	; (8006ec0 <RadioReset+0x128>)
 8006dbe:	220f      	movs	r2, #15
 8006dc0:	715a      	strb	r2, [r3, #5]
	NRF24L01p_RadioConfig.frequencyOffset = 2;
 8006dc2:	4b3f      	ldr	r3, [pc, #252]	; (8006ec0 <RadioReset+0x128>)
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	719a      	strb	r2, [r3, #6]
	NRF24L01p_RadioConfig.datarate = RF_SETUP_RF_DR_2MBPS;
 8006dc8:	4b3d      	ldr	r3, [pc, #244]	; (8006ec0 <RadioReset+0x128>)
 8006dca:	2208      	movs	r2, #8
 8006dcc:	71da      	strb	r2, [r3, #7]
	NRF24L01p_RadioConfig.RfPower = RF_SETUP_RF_PWR_0DBM;
 8006dce:	4b3c      	ldr	r3, [pc, #240]	; (8006ec0 <RadioReset+0x128>)
 8006dd0:	2206      	movs	r2, #6
 8006dd2:	721a      	strb	r2, [r3, #8]
	NRF24L01p_RadioConfig.PllLock = 0;
 8006dd4:	4b3a      	ldr	r3, [pc, #232]	; (8006ec0 <RadioReset+0x128>)
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	725a      	strb	r2, [r3, #9]
	NRF24L01p_RadioConfig.ContWaveEnabled = 0;
 8006dda:	4b39      	ldr	r3, [pc, #228]	; (8006ec0 <RadioReset+0x128>)
 8006ddc:	2200      	movs	r2, #0
 8006dde:	729a      	strb	r2, [r3, #10]
	NRF24L01p_RadioConfig.FeatureDynamicPayloadEnabled = 1;
 8006de0:	4b37      	ldr	r3, [pc, #220]	; (8006ec0 <RadioReset+0x128>)
 8006de2:	2201      	movs	r2, #1
 8006de4:	72da      	strb	r2, [r3, #11]
	NRF24L01p_RadioConfig.FeaturePayloadWithAckEnabled = 1;
 8006de6:	4b36      	ldr	r3, [pc, #216]	; (8006ec0 <RadioReset+0x128>)
 8006de8:	2201      	movs	r2, #1
 8006dea:	731a      	strb	r2, [r3, #12]
	NRF24L01p_RadioConfig.FeatureDynamicPayloadWithNoAckEnabled = 1;
 8006dec:	4b34      	ldr	r3, [pc, #208]	; (8006ec0 <RadioReset+0x128>)
 8006dee:	2201      	movs	r2, #1
 8006df0:	735a      	strb	r2, [r3, #13]

    RxPipeConfig[0].address = 0x11223344EE;
 8006df2:	4a34      	ldr	r2, [pc, #208]	; (8006ec4 <RadioReset+0x12c>)
 8006df4:	a426      	add	r4, pc, #152	; (adr r4, 8006e90 <RadioReset+0xf8>)
 8006df6:	cc18      	ldmia	r4, {r3, r4}
 8006df8:	e9c2 3402 	strd	r3, r4, [r2, #8]
    RxPipeConfig[1].address = 0x9A4524CE01;
 8006dfc:	4a31      	ldr	r2, [pc, #196]	; (8006ec4 <RadioReset+0x12c>)
 8006dfe:	a426      	add	r4, pc, #152	; (adr r4, 8006e98 <RadioReset+0x100>)
 8006e00:	cc18      	ldmia	r4, {r3, r4}
 8006e02:	e9c2 3408 	strd	r3, r4, [r2, #32]
    RxPipeConfig[2].address = 0x9A4524CE02;
 8006e06:	4a2f      	ldr	r2, [pc, #188]	; (8006ec4 <RadioReset+0x12c>)
 8006e08:	a425      	add	r4, pc, #148	; (adr r4, 8006ea0 <RadioReset+0x108>)
 8006e0a:	cc18      	ldmia	r4, {r3, r4}
 8006e0c:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
    RxPipeConfig[3].address = 0x9A4524CE03;
 8006e10:	4a2c      	ldr	r2, [pc, #176]	; (8006ec4 <RadioReset+0x12c>)
 8006e12:	a425      	add	r4, pc, #148	; (adr r4, 8006ea8 <RadioReset+0x110>)
 8006e14:	cc18      	ldmia	r4, {r3, r4}
 8006e16:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
    RxPipeConfig[4].address = 0x9A4524CE04;
 8006e1a:	4a2a      	ldr	r2, [pc, #168]	; (8006ec4 <RadioReset+0x12c>)
 8006e1c:	a424      	add	r4, pc, #144	; (adr r4, 8006eb0 <RadioReset+0x118>)
 8006e1e:	cc18      	ldmia	r4, {r3, r4}
 8006e20:	e9c2 341a 	strd	r3, r4, [r2, #104]	; 0x68
    RxPipeConfig[5].address = 0x9A4524CE05;
 8006e24:	4a27      	ldr	r2, [pc, #156]	; (8006ec4 <RadioReset+0x12c>)
 8006e26:	a424      	add	r4, pc, #144	; (adr r4, 8006eb8 <RadioReset+0x120>)
 8006e28:	cc18      	ldmia	r4, {r3, r4}
 8006e2a:	e9c2 3420 	strd	r3, r4, [r2, #128]	; 0x80


	int i;
	for(i=0;i<6;i++){
 8006e2e:	2300      	movs	r3, #0
 8006e30:	607b      	str	r3, [r7, #4]
 8006e32:	e01f      	b.n	8006e74 <RadioReset+0xdc>
		RxPipeConfig[i].PipeEnabled = 1;
 8006e34:	4923      	ldr	r1, [pc, #140]	; (8006ec4 <RadioReset+0x12c>)
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	4613      	mov	r3, r2
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	4413      	add	r3, r2
 8006e3e:	00db      	lsls	r3, r3, #3
 8006e40:	440b      	add	r3, r1
 8006e42:	2201      	movs	r2, #1
 8006e44:	701a      	strb	r2, [r3, #0]
		RxPipeConfig[i].autoAckEnabled = 1;
 8006e46:	491f      	ldr	r1, [pc, #124]	; (8006ec4 <RadioReset+0x12c>)
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	4413      	add	r3, r2
 8006e50:	00db      	lsls	r3, r3, #3
 8006e52:	440b      	add	r3, r1
 8006e54:	3301      	adds	r3, #1
 8006e56:	2201      	movs	r2, #1
 8006e58:	701a      	strb	r2, [r3, #0]
		RxPipeConfig[i].dynamicPayloadEnabled = 1;
 8006e5a:	491a      	ldr	r1, [pc, #104]	; (8006ec4 <RadioReset+0x12c>)
 8006e5c:	687a      	ldr	r2, [r7, #4]
 8006e5e:	4613      	mov	r3, r2
 8006e60:	005b      	lsls	r3, r3, #1
 8006e62:	4413      	add	r3, r2
 8006e64:	00db      	lsls	r3, r3, #3
 8006e66:	440b      	add	r3, r1
 8006e68:	3311      	adds	r3, #17
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	701a      	strb	r2, [r3, #0]
	for(i=0;i<6;i++){
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	3301      	adds	r3, #1
 8006e72:	607b      	str	r3, [r7, #4]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2b05      	cmp	r3, #5
 8006e78:	dddc      	ble.n	8006e34 <RadioReset+0x9c>
	}


	NRF24L01p_ResetConfigValues(&NRF24L01p_RadioConfig, RxPipeConfig);
 8006e7a:	4912      	ldr	r1, [pc, #72]	; (8006ec4 <RadioReset+0x12c>)
 8006e7c:	4810      	ldr	r0, [pc, #64]	; (8006ec0 <RadioReset+0x128>)
 8006e7e:	f7f9 fdc7 	bl	8000a10 <NRF24L01p_ResetConfigValues>
}
 8006e82:	bf00      	nop
 8006e84:	370c      	adds	r7, #12
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd90      	pop	{r4, r7, pc}
 8006e8a:	bf00      	nop
 8006e8c:	f3af 8000 	nop.w
 8006e90:	223344ee 	.word	0x223344ee
 8006e94:	00000011 	.word	0x00000011
 8006e98:	4524ce01 	.word	0x4524ce01
 8006e9c:	0000009a 	.word	0x0000009a
 8006ea0:	4524ce02 	.word	0x4524ce02
 8006ea4:	0000009a 	.word	0x0000009a
 8006ea8:	4524ce03 	.word	0x4524ce03
 8006eac:	0000009a 	.word	0x0000009a
 8006eb0:	4524ce04 	.word	0x4524ce04
 8006eb4:	0000009a 	.word	0x0000009a
 8006eb8:	4524ce05 	.word	0x4524ce05
 8006ebc:	0000009a 	.word	0x0000009a
 8006ec0:	20008228 	.word	0x20008228
 8006ec4:	20007fb0 	.word	0x20007fb0

08006ec8 <xNotification>:

		}
	}
}

void xNotification( void *pvParameters ){
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
	uint32_t ulNotifiedValue;
	while(1){

		if(xTaskNotifyWait (0 , 0xFFFFFFFF, &ulNotifiedValue, portMAX_DELAY) == pdTRUE){
 8006ed0:	f107 020c 	add.w	r2, r7, #12
 8006ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8006edc:	2000      	movs	r0, #0
 8006ede:	f7ff fc65 	bl	80067ac <xTaskNotifyWait>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d10e      	bne.n	8006f06 <xNotification+0x3e>
						//DigitalPin_ClearValue(&led1);
			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006eee:	4808      	ldr	r0, [pc, #32]	; (8006f10 <xNotification+0x48>)
 8006ef0:	f7fb f80c 	bl	8001f0c <HAL_GPIO_WritePin>
						vTaskDelay(200);
 8006ef4:	20c8      	movs	r0, #200	; 0xc8
 8006ef6:	f7ff f85d 	bl	8005fb4 <vTaskDelay>
			HAL_GPIO_WritePin (GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8006efa:	2200      	movs	r2, #0
 8006efc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006f00:	4803      	ldr	r0, [pc, #12]	; (8006f10 <xNotification+0x48>)
 8006f02:	f7fb f803 	bl	8001f0c <HAL_GPIO_WritePin>

						//DigitalPin_SetValue(&led1);
		}

		vTaskDelay(100);
 8006f06:	2064      	movs	r0, #100	; 0x64
 8006f08:	f7ff f854 	bl	8005fb4 <vTaskDelay>
		if(xTaskNotifyWait (0 , 0xFFFFFFFF, &ulNotifiedValue, portMAX_DELAY) == pdTRUE){
 8006f0c:	e7e0      	b.n	8006ed0 <xNotification+0x8>
 8006f0e:	bf00      	nop
 8006f10:	48000400 	.word	0x48000400
 8006f14:	00000000 	.word	0x00000000

08006f18 <xPC>:
}




void xPC( void *pvParameters ){
 8006f18:	b590      	push	{r4, r7, lr}
 8006f1a:	b0ab      	sub	sp, #172	; 0xac
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
	char cmd[50];
	int CmdSize = 32;
 8006f20:	2320      	movs	r3, #32
 8006f22:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	custom_print("initialization\r\n");
 8006f26:	488c      	ldr	r0, [pc, #560]	; (8007158 <xPC+0x240>)
 8006f28:	f000 fbec 	bl	8007704 <custom_print>

	RadioReset();
 8006f2c:	f7ff ff34 	bl	8006d98 <RadioReset>

	char myMesg[32];

	Rxpayload.UseAck = 1;
 8006f30:	4b8a      	ldr	r3, [pc, #552]	; (800715c <xPC+0x244>)
 8006f32:	2201      	movs	r2, #1
 8006f34:	755a      	strb	r2, [r3, #21]


	Rxpayload.address = 0x11223344EE;
 8006f36:	4a89      	ldr	r2, [pc, #548]	; (800715c <xPC+0x244>)
 8006f38:	a485      	add	r4, pc, #532	; (adr r4, 8007150 <xPC+0x238>)
 8006f3a:	cc18      	ldmia	r4, {r3, r4}
 8006f3c:	e882 0018 	stmia.w	r2, {r3, r4}
	Rxpayload.data = (uint8_t*)myMesg;
 8006f40:	4a86      	ldr	r2, [pc, #536]	; (800715c <xPC+0x244>)
 8006f42:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006f46:	60d3      	str	r3, [r2, #12]
	Rxpayload.length = strlen(myMesg);
 8006f48:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	f7f9 f93f 	bl	80001d0 <strlen>
 8006f52:	4602      	mov	r2, r0
 8006f54:	4b81      	ldr	r3, [pc, #516]	; (800715c <xPC+0x244>)
 8006f56:	611a      	str	r2, [r3, #16]
	Rxpayload.retransmitCount = 15;
 8006f58:	4b80      	ldr	r3, [pc, #512]	; (800715c <xPC+0x244>)
 8006f5a:	220f      	movs	r2, #15
 8006f5c:	751a      	strb	r2, [r3, #20]


	//////
	/////
	custom_print ("\e[1;32mWlecome Everyone.\r\n\e[0m");
 8006f5e:	4880      	ldr	r0, [pc, #512]	; (8007160 <xPC+0x248>)
 8006f60:	f000 fbd0 	bl	8007704 <custom_print>
	custom_print ("\e[1;34mCygning Demo\r\n\e[0m");
 8006f64:	487f      	ldr	r0, [pc, #508]	; (8007164 <xPC+0x24c>)
 8006f66:	f000 fbcd 	bl	8007704 <custom_print>
    custom_print ("\e[1;35mFYS4260\r\n\e[0m");
 8006f6a:	487f      	ldr	r0, [pc, #508]	; (8007168 <xPC+0x250>)
 8006f6c:	f000 fbca 	bl	8007704 <custom_print>

    char command[50];
    char commandPtr = 0;
 8006f70:	2300      	movs	r3, #0
 8006f72:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	while(1){

		//custom_print("hello world\b\b\b\r\n");
		//custom_print ("\e[1;30mThis is a gray text.\r\n\e[0m");
		//custom_print ("\e[1;31mThis is a red text.\r\n\e[0m");
		custom_print("\r\n\e[1;32mCygnini>>\e[0m");
 8006f76:	487d      	ldr	r0, [pc, #500]	; (800716c <xPC+0x254>)
 8006f78:	f000 fbc4 	bl	8007704 <custom_print>
	    //custom_print ("\e[1;36mThis is a cyan text.\r\n\e[0m");
	    //custom_print ("\e[1;37mThis is a white text.\r\n\e[0m");


	    int i = 0;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		char c;
		while(1){
			//c = pc_getc();
			HAL_StatusTypeDef rxerr = HAL_UART_Receive(&huart1, &c, 1, 0);
 8006f82:	f107 010b 	add.w	r1, r7, #11
 8006f86:	2300      	movs	r3, #0
 8006f88:	2201      	movs	r2, #1
 8006f8a:	4879      	ldr	r0, [pc, #484]	; (8007170 <xPC+0x258>)
 8006f8c:	f7fd fe17 	bl	8004bbe <HAL_UART_Receive>
 8006f90:	4603      	mov	r3, r0
 8006f92:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93

			if(rxerr == HAL_OK){
 8006f96:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d13a      	bne.n	8007014 <xPC+0xfc>
				//printf("%#2x",c);
				if(c == '\r'){
 8006f9e:	7afb      	ldrb	r3, [r7, #11]
 8006fa0:	2b0d      	cmp	r3, #13
 8006fa2:	d113      	bne.n	8006fcc <xPC+0xb4>
				   cmd[i] = 0;
 8006fa4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006fa8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fac:	4413      	add	r3, r2
 8006fae:	2200      	movs	r2, #0
 8006fb0:	701a      	strb	r2, [r3, #0]
				   if(i>0) break;
 8006fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	dc7c      	bgt.n	80070b4 <xPC+0x19c>

				   command[commandPtr] = 0;
 8006fba:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006fbe:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8006fc2:	4413      	add	r3, r2
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f803 2c9c 	strb.w	r2, [r3, #-156]
 8006fca:	e023      	b.n	8007014 <xPC+0xfc>
				//	i--;
				//	cmd[i] = 0;
				//	pc_putc(0x7f);
				//}
				else{
					if(i<CmdSize){
 8006fcc:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8006fd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	da1d      	bge.n	8007014 <xPC+0xfc>
						pc_putc(c);
 8006fd8:	7afb      	ldrb	r3, [r7, #11]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f000 fb80 	bl	80076e0 <pc_putc>
						cmd[i] = c;
 8006fe0:	7af9      	ldrb	r1, [r7, #11]
 8006fe2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8006fe6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fea:	4413      	add	r3, r2
 8006fec:	460a      	mov	r2, r1
 8006fee:	701a      	strb	r2, [r3, #0]
						i++;
 8006ff0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

						command[commandPtr] = c;
 8006ffa:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8006ffe:	7afa      	ldrb	r2, [r7, #11]
 8007000:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8007004:	440b      	add	r3, r1
 8007006:	f803 2c9c 	strb.w	r2, [r3, #-156]
						commandPtr++;
 800700a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800700e:	3301      	adds	r3, #1
 8007010:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			}




			if(NRF24L01p_readable()){
 8007014:	f7f9 fe48 	bl	8000ca8 <NRF24L01p_readable>
 8007018:	4603      	mov	r3, r0
 800701a:	2b00      	cmp	r3, #0
 800701c:	d0b1      	beq.n	8006f82 <xPC+0x6a>
				xTaskNotify ( xNotificationHandle, (1<<0), eSetBits);
 800701e:	4b55      	ldr	r3, [pc, #340]	; (8007174 <xPC+0x25c>)
 8007020:	6818      	ldr	r0, [r3, #0]
 8007022:	2300      	movs	r3, #0
 8007024:	2201      	movs	r2, #1
 8007026:	2101      	movs	r1, #1
 8007028:	f7ff fc46 	bl	80068b8 <xTaskGenericNotify>
				//custom_print("message received\r\n");

				Rxpayload.data = RxData;
 800702c:	4b4b      	ldr	r3, [pc, #300]	; (800715c <xPC+0x244>)
 800702e:	4a52      	ldr	r2, [pc, #328]	; (8007178 <xPC+0x260>)
 8007030:	60da      	str	r2, [r3, #12]

				NRF24L01p_clear_data_ready_flag();
 8007032:	f7fa f9e7 	bl	8001404 <NRF24L01p_clear_data_ready_flag>
				NRF24L01p_readPayload(&Rxpayload);
 8007036:	4849      	ldr	r0, [pc, #292]	; (800715c <xPC+0x244>)
 8007038:	f7f9 fe7a 	bl	8000d30 <NRF24L01p_readPayload>
				Rxpayload.data[Rxpayload.length] = '\0';
 800703c:	4b47      	ldr	r3, [pc, #284]	; (800715c <xPC+0x244>)
 800703e:	68da      	ldr	r2, [r3, #12]
 8007040:	4b46      	ldr	r3, [pc, #280]	; (800715c <xPC+0x244>)
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	4413      	add	r3, r2
 8007046:	2200      	movs	r2, #0
 8007048:	701a      	strb	r2, [r3, #0]

				graphic_lcd_write(1, 0, "RECEIVED DATA");
 800704a:	4a4c      	ldr	r2, [pc, #304]	; (800717c <xPC+0x264>)
 800704c:	2100      	movs	r1, #0
 800704e:	2001      	movs	r0, #1
 8007050:	f7f9 fb90 	bl	8000774 <graphic_lcd_write>
				graphic_lcd_write(2, 0, Rxpayload.data);
 8007054:	4b41      	ldr	r3, [pc, #260]	; (800715c <xPC+0x244>)
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	461a      	mov	r2, r3
 800705a:	2100      	movs	r1, #0
 800705c:	2002      	movs	r0, #2
 800705e:	f7f9 fb89 	bl	8000774 <graphic_lcd_write>

				custom_print("\r\n\r\n");
 8007062:	4847      	ldr	r0, [pc, #284]	; (8007180 <xPC+0x268>)
 8007064:	f000 fb4e 	bl	8007704 <custom_print>
				custom_print(Rxpayload.data);
 8007068:	4b3c      	ldr	r3, [pc, #240]	; (800715c <xPC+0x244>)
 800706a:	68db      	ldr	r3, [r3, #12]
 800706c:	4618      	mov	r0, r3
 800706e:	f000 fb49 	bl	8007704 <custom_print>
				custom_print("\r\n\r\n");
 8007072:	4843      	ldr	r0, [pc, #268]	; (8007180 <xPC+0x268>)
 8007074:	f000 fb46 	bl	8007704 <custom_print>

				//xTaskNotify ( xGLCDHandle, (1<<0), eSetBits);
				NRF24L01p_flush_rx();
 8007078:	f7fa f82d 	bl	80010d6 <NRF24L01p_flush_rx>


				custom_print("\r\n\e[1;32mCygnini>>\e[0m");
 800707c:	483b      	ldr	r0, [pc, #236]	; (800716c <xPC+0x254>)
 800707e:	f000 fb41 	bl	8007704 <custom_print>


				for(int m=0;m<commandPtr;m++){
 8007082:	2300      	movs	r3, #0
 8007084:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007088:	e00d      	b.n	80070a6 <xPC+0x18e>
					pc_putc(command[m]);
 800708a:	f107 020c 	add.w	r2, r7, #12
 800708e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007092:	4413      	add	r3, r2
 8007094:	781b      	ldrb	r3, [r3, #0]
 8007096:	4618      	mov	r0, r3
 8007098:	f000 fb22 	bl	80076e0 <pc_putc>
				for(int m=0;m<commandPtr;m++){
 800709c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070a0:	3301      	adds	r3, #1
 80070a2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80070a6:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 80070aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070ae:	429a      	cmp	r2, r3
 80070b0:	dceb      	bgt.n	800708a <xPC+0x172>
		while(1){
 80070b2:	e766      	b.n	8006f82 <xPC+0x6a>
				   if(i>0) break;
 80070b4:	bf00      	nop



		}

		commandPtr = 0;
 80070b6:	2300      	movs	r3, #0
 80070b8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


		for(int j=0;j<=i;j++){
 80070bc:	2300      	movs	r3, #0
 80070be:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80070c2:	e010      	b.n	80070e6 <xPC+0x1ce>
			cmdMsg[j] = cmd[j];
 80070c4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80070c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070cc:	4413      	add	r3, r2
 80070ce:	7819      	ldrb	r1, [r3, #0]
 80070d0:	4a2c      	ldr	r2, [pc, #176]	; (8007184 <xPC+0x26c>)
 80070d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070d6:	4413      	add	r3, r2
 80070d8:	460a      	mov	r2, r1
 80070da:	701a      	strb	r2, [r3, #0]
		for(int j=0;j<=i;j++){
 80070dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80070e0:	3301      	adds	r3, #1
 80070e2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80070e6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80070ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80070ee:	429a      	cmp	r2, r3
 80070f0:	dde8      	ble.n	80070c4 <xPC+0x1ac>

		//custom_print(cmdMsg);
		//custom_print("\r\n");


		sprintf(TxData, cmdMsg);
 80070f2:	4924      	ldr	r1, [pc, #144]	; (8007184 <xPC+0x26c>)
 80070f4:	4824      	ldr	r0, [pc, #144]	; (8007188 <xPC+0x270>)
 80070f6:	f000 fe21 	bl	8007d3c <siprintf>
		//TxPayload.data = tempString;
		TxPayload.data = TxData;
 80070fa:	4b24      	ldr	r3, [pc, #144]	; (800718c <xPC+0x274>)
 80070fc:	4a22      	ldr	r2, [pc, #136]	; (8007188 <xPC+0x270>)
 80070fe:	60da      	str	r2, [r3, #12]
		TxPayload.UseAck = 1;
 8007100:	4b22      	ldr	r3, [pc, #136]	; (800718c <xPC+0x274>)
 8007102:	2201      	movs	r2, #1
 8007104:	755a      	strb	r2, [r3, #21]
		TxPayload.length = strlen(cmdMsg);
 8007106:	481f      	ldr	r0, [pc, #124]	; (8007184 <xPC+0x26c>)
 8007108:	f7f9 f862 	bl	80001d0 <strlen>
 800710c:	4602      	mov	r2, r0
 800710e:	4b1f      	ldr	r3, [pc, #124]	; (800718c <xPC+0x274>)
 8007110:	611a      	str	r2, [r3, #16]
		//TxPayload.length = strlen(tempString);
		TxPayload.address = 0x11223344EE;
 8007112:	4a1e      	ldr	r2, [pc, #120]	; (800718c <xPC+0x274>)
 8007114:	a40e      	add	r4, pc, #56	; (adr r4, 8007150 <xPC+0x238>)
 8007116:	cc18      	ldmia	r4, {r3, r4}
 8007118:	e882 0018 	stmia.w	r2, {r3, r4}

		NRF24L01p_writePayload(&TxPayload);
 800711c:	481b      	ldr	r0, [pc, #108]	; (800718c <xPC+0x274>)
 800711e:	f7f9 fdd5 	bl	8000ccc <NRF24L01p_writePayload>

		NRF24L01p_ErrorStatus_t ret = NRF24L01p_TransmitPayload(&TxPayload);
 8007122:	481a      	ldr	r0, [pc, #104]	; (800718c <xPC+0x274>)
 8007124:	f7f9 fe3e 	bl	8000da4 <NRF24L01p_TransmitPayload>
 8007128:	4603      	mov	r3, r0
 800712a:	f887 3092 	strb.w	r3, [r7, #146]	; 0x92

		if(ret == NRF24L01P_SUCCESS){
 800712e:	f897 3092 	ldrb.w	r3, [r7, #146]	; 0x92
 8007132:	2b01      	cmp	r3, #1
 8007134:	d002      	beq.n	800713c <xPC+0x224>

		}
		else{
			custom_print("\t\t\r\n\e[1;31mTransmission Failed\e[0m");
 8007136:	4816      	ldr	r0, [pc, #88]	; (8007190 <xPC+0x278>)
 8007138:	f000 fae4 	bl	8007704 <custom_print>
		}



		NRF24L01p_flush_tx();
 800713c:	f7f9 ffb6 	bl	80010ac <NRF24L01p_flush_tx>
		//NRF24L01p_flush_rx();

		HAL_Delay(200);
 8007140:	20c8      	movs	r0, #200	; 0xc8
 8007142:	f7fa fc2b 	bl	800199c <HAL_Delay>




		//xTaskNotify ( xGLCDHandle, (1<<0), eSetBits);
		vTaskDelay(100);
 8007146:	2064      	movs	r0, #100	; 0x64
 8007148:	f7fe ff34 	bl	8005fb4 <vTaskDelay>
	while(1){
 800714c:	e713      	b.n	8006f76 <xPC+0x5e>
 800714e:	bf00      	nop
 8007150:	223344ee 	.word	0x223344ee
 8007154:	00000011 	.word	0x00000011
 8007158:	08007eb0 	.word	0x08007eb0
 800715c:	20008148 	.word	0x20008148
 8007160:	08007ec4 	.word	0x08007ec4
 8007164:	08007ee4 	.word	0x08007ee4
 8007168:	08007f00 	.word	0x08007f00
 800716c:	08007f18 	.word	0x08007f18
 8007170:	200081b8 	.word	0x200081b8
 8007174:	20007f14 	.word	0x20007f14
 8007178:	20008258 	.word	0x20008258
 800717c:	08007f30 	.word	0x08007f30
 8007180:	08007f40 	.word	0x08007f40
 8007184:	200080ac 	.word	0x200080ac
 8007188:	20008238 	.word	0x20008238
 800718c:	20008190 	.word	0x20008190
 8007190:	08007f48 	.word	0x08007f48

08007194 <xGLCD>:
}




void xGLCD( void *pvParameters ){
 8007194:	b580      	push	{r7, lr}
 8007196:	b08c      	sub	sp, #48	; 0x30
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
	uint32_t ulNotifiedValue;

	int dataCount = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	62fb      	str	r3, [r7, #44]	; 0x2c
	char msg[30];
	while(1){

		if(xTaskNotifyWait (0 , 0xFFFFFFFF, &ulNotifiedValue, portMAX_DELAY) == pdTRUE){
 80071a0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80071a4:	f04f 33ff 	mov.w	r3, #4294967295
 80071a8:	f04f 31ff 	mov.w	r1, #4294967295
 80071ac:	2000      	movs	r0, #0
 80071ae:	f7ff fafd 	bl	80067ac <xTaskNotifyWait>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d117      	bne.n	80071e8 <xGLCD+0x54>
			dataCount++;
 80071b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071ba:	3301      	adds	r3, #1
 80071bc:	62fb      	str	r3, [r7, #44]	; 0x2c
			sprintf(msg, "total messages: %d", dataCount);
 80071be:	f107 0308 	add.w	r3, r7, #8
 80071c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071c4:	490a      	ldr	r1, [pc, #40]	; (80071f0 <xGLCD+0x5c>)
 80071c6:	4618      	mov	r0, r3
 80071c8:	f000 fdb8 	bl	8007d3c <siprintf>
			graphic_lcd_clear_screen ();
 80071cc:	f7f9 faaa 	bl	8000724 <graphic_lcd_clear_screen>
			graphic_lcd_write(1, 0, msg);
 80071d0:	f107 0308 	add.w	r3, r7, #8
 80071d4:	461a      	mov	r2, r3
 80071d6:	2100      	movs	r1, #0
 80071d8:	2001      	movs	r0, #1
 80071da:	f7f9 facb 	bl	8000774 <graphic_lcd_write>
			graphic_lcd_write(3, 0, cmdMsg);
 80071de:	4a05      	ldr	r2, [pc, #20]	; (80071f4 <xGLCD+0x60>)
 80071e0:	2100      	movs	r1, #0
 80071e2:	2003      	movs	r0, #3
 80071e4:	f7f9 fac6 	bl	8000774 <graphic_lcd_write>
						//DigitalPin_SetValue(&led1);
		}

		vTaskDelay(100);
 80071e8:	2064      	movs	r0, #100	; 0x64
 80071ea:	f7fe fee3 	bl	8005fb4 <vTaskDelay>
		if(xTaskNotifyWait (0 , 0xFFFFFFFF, &ulNotifiedValue, portMAX_DELAY) == pdTRUE){
 80071ee:	e7d7      	b.n	80071a0 <xGLCD+0xc>
 80071f0:	08007f6c 	.word	0x08007f6c
 80071f4:	200080ac 	.word	0x200080ac

080071f8 <xButtons>:

	}
}

void xButtons (void *pvParameters) {
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]

	printf("this is button loop\r\n");
 8007200:	4819      	ldr	r0, [pc, #100]	; (8007268 <xButtons+0x70>)
 8007202:	f000 fdb1 	bl	8007d68 <puts>
	while(1){
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0){
 8007206:	2101      	movs	r1, #1
 8007208:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800720c:	f7fa fe66 	bl	8001edc <HAL_GPIO_ReadPin>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d102      	bne.n	800721c <xButtons+0x24>
			custom_print("you pressed button D\r\n");
 8007216:	4815      	ldr	r0, [pc, #84]	; (800726c <xButtons+0x74>)
 8007218:	f000 fa74 	bl	8007704 <custom_print>

		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0){
 800721c:	2102      	movs	r1, #2
 800721e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007222:	f7fa fe5b 	bl	8001edc <HAL_GPIO_ReadPin>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d102      	bne.n	8007232 <xButtons+0x3a>
			custom_print("you pressed button C\r\n");
 800722c:	4810      	ldr	r0, [pc, #64]	; (8007270 <xButtons+0x78>)
 800722e:	f000 fa69 	bl	8007704 <custom_print>

		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 0){
 8007232:	2104      	movs	r1, #4
 8007234:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007238:	f7fa fe50 	bl	8001edc <HAL_GPIO_ReadPin>
 800723c:	4603      	mov	r3, r0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d102      	bne.n	8007248 <xButtons+0x50>
			custom_print("you pressed button B\r\n");
 8007242:	480c      	ldr	r0, [pc, #48]	; (8007274 <xButtons+0x7c>)
 8007244:	f000 fa5e 	bl	8007704 <custom_print>

		}
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 0){
 8007248:	2108      	movs	r1, #8
 800724a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800724e:	f7fa fe45 	bl	8001edc <HAL_GPIO_ReadPin>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d102      	bne.n	800725e <xButtons+0x66>
			custom_print("you pressed button A\r\n");
 8007258:	4807      	ldr	r0, [pc, #28]	; (8007278 <xButtons+0x80>)
 800725a:	f000 fa53 	bl	8007704 <custom_print>

		}

		vTaskDelay(200);
 800725e:	20c8      	movs	r0, #200	; 0xc8
 8007260:	f7fe fea8 	bl	8005fb4 <vTaskDelay>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == 0){
 8007264:	e7cf      	b.n	8007206 <xButtons+0xe>
 8007266:	bf00      	nop
 8007268:	08007f80 	.word	0x08007f80
 800726c:	08007f98 	.word	0x08007f98
 8007270:	08007fb0 	.word	0x08007fb0
 8007274:	08007fc8 	.word	0x08007fc8
 8007278:	08007fe0 	.word	0x08007fe0

0800727c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b0ae      	sub	sp, #184	; 0xb8
 8007280:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007282:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007286:	2244      	movs	r2, #68	; 0x44
 8007288:	2100      	movs	r1, #0
 800728a:	4618      	mov	r0, r3
 800728c:	f000 fdbc 	bl	8007e08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007290:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007294:	2200      	movs	r2, #0
 8007296:	601a      	str	r2, [r3, #0]
 8007298:	605a      	str	r2, [r3, #4]
 800729a:	609a      	str	r2, [r3, #8]
 800729c:	60da      	str	r2, [r3, #12]
 800729e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072a0:	463b      	mov	r3, r7
 80072a2:	2260      	movs	r2, #96	; 0x60
 80072a4:	2100      	movs	r1, #0
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 fdae 	bl	8007e08 <memset>

  /**Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80072ac:	f7fb fc12 	bl	8002ad4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80072b0:	4a3e      	ldr	r2, [pc, #248]	; (80073ac <SystemClock_Config+0x130>)
 80072b2:	4b3e      	ldr	r3, [pc, #248]	; (80073ac <SystemClock_Config+0x130>)
 80072b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072b8:	f023 0318 	bic.w	r3, r3, #24
 80072bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /**Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80072c0:	2314      	movs	r3, #20
 80072c2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80072c4:	2301      	movs	r3, #1
 80072c6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80072c8:	2301      	movs	r3, #1
 80072ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80072ce:	2300      	movs	r3, #0
 80072d0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_7;
 80072d4:	2370      	movs	r3, #112	; 0x70
 80072d6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80072da:	2302      	movs	r3, #2
 80072dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80072e0:	2301      	movs	r3, #1
 80072e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 80072e6:	2301      	movs	r3, #1
 80072e8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 36;
 80072ec:	2324      	movs	r3, #36	; 0x24
 80072ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80072f2:	2307      	movs	r3, #7
 80072f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80072f8:	2306      	movs	r3, #6
 80072fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80072fe:	2304      	movs	r3, #4
 8007300:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007304:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8007308:	4618      	mov	r0, r3
 800730a:	f7fb fc57 	bl	8002bbc <HAL_RCC_OscConfig>
 800730e:	4603      	mov	r3, r0
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8007314:	f000 fa0c 	bl	8007730 <Error_Handler>
  }
  /**Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007318:	230f      	movs	r3, #15
 800731a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800731c:	2303      	movs	r3, #3
 800731e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007320:	2300      	movs	r3, #0
 8007322:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007324:	2300      	movs	r3, #0
 8007326:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007328:	2300      	movs	r3, #0
 800732a:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800732c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8007330:	2104      	movs	r1, #4
 8007332:	4618      	mov	r0, r3
 8007334:	f7fc f804 	bl	8003340 <HAL_RCC_ClockConfig>
 8007338:	4603      	mov	r3, r0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d001      	beq.n	8007342 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800733e:	f000 f9f7 	bl	8007730 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8007342:	4b1b      	ldr	r3, [pc, #108]	; (80073b0 <SystemClock_Config+0x134>)
 8007344:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8007346:	2300      	movs	r3, #0
 8007348:	623b      	str	r3, [r7, #32]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800734a:	2300      	movs	r3, #0
 800734c:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 800734e:	2300      	movs	r3, #0
 8007350:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8007352:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007356:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8007358:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800735c:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800735e:	2301      	movs	r3, #1
 8007360:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8007362:	2301      	movs	r3, #1
 8007364:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 26;
 8007366:	231a      	movs	r3, #26
 8007368:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 800736a:	2311      	movs	r3, #17
 800736c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800736e:	2302      	movs	r3, #2
 8007370:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8007372:	2302      	movs	r3, #2
 8007374:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8007376:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800737a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800737c:	463b      	mov	r3, r7
 800737e:	4618      	mov	r0, r3
 8007380:	f7fc faac 	bl	80038dc <HAL_RCCEx_PeriphCLKConfig>
 8007384:	4603      	mov	r3, r0
 8007386:	2b00      	cmp	r3, #0
 8007388:	d001      	beq.n	800738e <SystemClock_Config+0x112>
  {
    Error_Handler();
 800738a:	f000 f9d1 	bl	8007730 <Error_Handler>
  }
  /**Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800738e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007392:	f7fb fbbd 	bl	8002b10 <HAL_PWREx_ControlVoltageScaling>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d001      	beq.n	80073a0 <SystemClock_Config+0x124>
  {
    Error_Handler();
 800739c:	f000 f9c8 	bl	8007730 <Error_Handler>
  }
  /**Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80073a0:	f7fc fce2 	bl	8003d68 <HAL_RCCEx_EnableMSIPLLMode>


}
 80073a4:	bf00      	nop
 80073a6:	37b8      	adds	r7, #184	; 0xb8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	40021000 	.word	0x40021000
 80073b0:	00022841 	.word	0x00022841

080073b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80073b8:	4b1b      	ldr	r3, [pc, #108]	; (8007428 <MX_I2C1_Init+0x74>)
 80073ba:	4a1c      	ldr	r2, [pc, #112]	; (800742c <MX_I2C1_Init+0x78>)
 80073bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702991;
 80073be:	4b1a      	ldr	r3, [pc, #104]	; (8007428 <MX_I2C1_Init+0x74>)
 80073c0:	4a1b      	ldr	r2, [pc, #108]	; (8007430 <MX_I2C1_Init+0x7c>)
 80073c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80073c4:	4b18      	ldr	r3, [pc, #96]	; (8007428 <MX_I2C1_Init+0x74>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80073ca:	4b17      	ldr	r3, [pc, #92]	; (8007428 <MX_I2C1_Init+0x74>)
 80073cc:	2201      	movs	r2, #1
 80073ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80073d0:	4b15      	ldr	r3, [pc, #84]	; (8007428 <MX_I2C1_Init+0x74>)
 80073d2:	2200      	movs	r2, #0
 80073d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80073d6:	4b14      	ldr	r3, [pc, #80]	; (8007428 <MX_I2C1_Init+0x74>)
 80073d8:	2200      	movs	r2, #0
 80073da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80073dc:	4b12      	ldr	r3, [pc, #72]	; (8007428 <MX_I2C1_Init+0x74>)
 80073de:	2200      	movs	r2, #0
 80073e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80073e2:	4b11      	ldr	r3, [pc, #68]	; (8007428 <MX_I2C1_Init+0x74>)
 80073e4:	2200      	movs	r2, #0
 80073e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80073e8:	4b0f      	ldr	r3, [pc, #60]	; (8007428 <MX_I2C1_Init+0x74>)
 80073ea:	2200      	movs	r2, #0
 80073ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80073ee:	480e      	ldr	r0, [pc, #56]	; (8007428 <MX_I2C1_Init+0x74>)
 80073f0:	f7fa fda4 	bl	8001f3c <HAL_I2C_Init>
 80073f4:	4603      	mov	r3, r0
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d001      	beq.n	80073fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80073fa:	f000 f999 	bl	8007730 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80073fe:	2100      	movs	r1, #0
 8007400:	4809      	ldr	r0, [pc, #36]	; (8007428 <MX_I2C1_Init+0x74>)
 8007402:	f7fb facd 	bl	80029a0 <HAL_I2CEx_ConfigAnalogFilter>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800740c:	f000 f990 	bl	8007730 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8007410:	2100      	movs	r1, #0
 8007412:	4805      	ldr	r0, [pc, #20]	; (8007428 <MX_I2C1_Init+0x74>)
 8007414:	f7fb fb0f 	bl	8002a36 <HAL_I2CEx_ConfigDigitalFilter>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d001      	beq.n	8007422 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800741e:	f000 f987 	bl	8007730 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8007422:	bf00      	nop
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20008048 	.word	0x20008048
 800742c:	40005400 	.word	0x40005400
 8007430:	00702991 	.word	0x00702991

08007434 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8007438:	4b1b      	ldr	r3, [pc, #108]	; (80074a8 <MX_SPI2_Init+0x74>)
 800743a:	4a1c      	ldr	r2, [pc, #112]	; (80074ac <MX_SPI2_Init+0x78>)
 800743c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800743e:	4b1a      	ldr	r3, [pc, #104]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007440:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007444:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007446:	4b18      	ldr	r3, [pc, #96]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007448:	2200      	movs	r2, #0
 800744a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800744c:	4b16      	ldr	r3, [pc, #88]	; (80074a8 <MX_SPI2_Init+0x74>)
 800744e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007452:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007454:	4b14      	ldr	r3, [pc, #80]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007456:	2200      	movs	r2, #0
 8007458:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800745a:	4b13      	ldr	r3, [pc, #76]	; (80074a8 <MX_SPI2_Init+0x74>)
 800745c:	2200      	movs	r2, #0
 800745e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007460:	4b11      	ldr	r3, [pc, #68]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007462:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007466:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007468:	4b0f      	ldr	r3, [pc, #60]	; (80074a8 <MX_SPI2_Init+0x74>)
 800746a:	2200      	movs	r2, #0
 800746c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800746e:	4b0e      	ldr	r3, [pc, #56]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007470:	2200      	movs	r2, #0
 8007472:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007474:	4b0c      	ldr	r3, [pc, #48]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007476:	2200      	movs	r2, #0
 8007478:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800747a:	4b0b      	ldr	r3, [pc, #44]	; (80074a8 <MX_SPI2_Init+0x74>)
 800747c:	2200      	movs	r2, #0
 800747e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8007480:	4b09      	ldr	r3, [pc, #36]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007482:	2207      	movs	r2, #7
 8007484:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007486:	4b08      	ldr	r3, [pc, #32]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007488:	2200      	movs	r2, #0
 800748a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800748c:	4b06      	ldr	r3, [pc, #24]	; (80074a8 <MX_SPI2_Init+0x74>)
 800748e:	2208      	movs	r2, #8
 8007490:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007492:	4805      	ldr	r0, [pc, #20]	; (80074a8 <MX_SPI2_Init+0x74>)
 8007494:	f7fc fdcc 	bl	8004030 <HAL_SPI_Init>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d001      	beq.n	80074a2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800749e:	f000 f947 	bl	8007730 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80074a2:	bf00      	nop
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	20007f20 	.word	0x20007f20
 80074ac:	40003800 	.word	0x40003800

080074b0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80074b4:	4b1b      	ldr	r3, [pc, #108]	; (8007524 <MX_SPI3_Init+0x74>)
 80074b6:	4a1c      	ldr	r2, [pc, #112]	; (8007528 <MX_SPI3_Init+0x78>)
 80074b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80074ba:	4b1a      	ldr	r3, [pc, #104]	; (8007524 <MX_SPI3_Init+0x74>)
 80074bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80074c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80074c2:	4b18      	ldr	r3, [pc, #96]	; (8007524 <MX_SPI3_Init+0x74>)
 80074c4:	2200      	movs	r2, #0
 80074c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80074c8:	4b16      	ldr	r3, [pc, #88]	; (8007524 <MX_SPI3_Init+0x74>)
 80074ca:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80074ce:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80074d0:	4b14      	ldr	r3, [pc, #80]	; (8007524 <MX_SPI3_Init+0x74>)
 80074d2:	2200      	movs	r2, #0
 80074d4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80074d6:	4b13      	ldr	r3, [pc, #76]	; (8007524 <MX_SPI3_Init+0x74>)
 80074d8:	2200      	movs	r2, #0
 80074da:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80074dc:	4b11      	ldr	r3, [pc, #68]	; (8007524 <MX_SPI3_Init+0x74>)
 80074de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074e2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074e4:	4b0f      	ldr	r3, [pc, #60]	; (8007524 <MX_SPI3_Init+0x74>)
 80074e6:	2200      	movs	r2, #0
 80074e8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80074ea:	4b0e      	ldr	r3, [pc, #56]	; (8007524 <MX_SPI3_Init+0x74>)
 80074ec:	2200      	movs	r2, #0
 80074ee:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80074f0:	4b0c      	ldr	r3, [pc, #48]	; (8007524 <MX_SPI3_Init+0x74>)
 80074f2:	2200      	movs	r2, #0
 80074f4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074f6:	4b0b      	ldr	r3, [pc, #44]	; (8007524 <MX_SPI3_Init+0x74>)
 80074f8:	2200      	movs	r2, #0
 80074fa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80074fc:	4b09      	ldr	r3, [pc, #36]	; (8007524 <MX_SPI3_Init+0x74>)
 80074fe:	2207      	movs	r2, #7
 8007500:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007502:	4b08      	ldr	r3, [pc, #32]	; (8007524 <MX_SPI3_Init+0x74>)
 8007504:	2200      	movs	r2, #0
 8007506:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007508:	4b06      	ldr	r3, [pc, #24]	; (8007524 <MX_SPI3_Init+0x74>)
 800750a:	2208      	movs	r2, #8
 800750c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800750e:	4805      	ldr	r0, [pc, #20]	; (8007524 <MX_SPI3_Init+0x74>)
 8007510:	f7fc fd8e 	bl	8004030 <HAL_SPI_Init>
 8007514:	4603      	mov	r3, r0
 8007516:	2b00      	cmp	r3, #0
 8007518:	d001      	beq.n	800751e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800751a:	f000 f909 	bl	8007730 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800751e:	bf00      	nop
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	200080e0 	.word	0x200080e0
 8007528:	40003c00 	.word	0x40003c00

0800752c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007530:	4b14      	ldr	r3, [pc, #80]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007532:	4a15      	ldr	r2, [pc, #84]	; (8007588 <MX_USART1_UART_Init+0x5c>)
 8007534:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8007536:	4b13      	ldr	r3, [pc, #76]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007538:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800753c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800753e:	4b11      	ldr	r3, [pc, #68]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007540:	2200      	movs	r2, #0
 8007542:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007544:	4b0f      	ldr	r3, [pc, #60]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007546:	2200      	movs	r2, #0
 8007548:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800754a:	4b0e      	ldr	r3, [pc, #56]	; (8007584 <MX_USART1_UART_Init+0x58>)
 800754c:	2200      	movs	r2, #0
 800754e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007550:	4b0c      	ldr	r3, [pc, #48]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007552:	220c      	movs	r2, #12
 8007554:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007556:	4b0b      	ldr	r3, [pc, #44]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007558:	2200      	movs	r2, #0
 800755a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800755c:	4b09      	ldr	r3, [pc, #36]	; (8007584 <MX_USART1_UART_Init+0x58>)
 800755e:	2200      	movs	r2, #0
 8007560:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007562:	4b08      	ldr	r3, [pc, #32]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007564:	2200      	movs	r2, #0
 8007566:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007568:	4b06      	ldr	r3, [pc, #24]	; (8007584 <MX_USART1_UART_Init+0x58>)
 800756a:	2200      	movs	r2, #0
 800756c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800756e:	4805      	ldr	r0, [pc, #20]	; (8007584 <MX_USART1_UART_Init+0x58>)
 8007570:	f7fd fa47 	bl	8004a02 <HAL_UART_Init>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d001      	beq.n	800757e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800757a:	f000 f8d9 	bl	8007730 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800757e:	bf00      	nop
 8007580:	bd80      	pop	{r7, pc}
 8007582:	bf00      	nop
 8007584:	200081b8 	.word	0x200081b8
 8007588:	40013800 	.word	0x40013800

0800758c <MX_DMA_Init>:
/**
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  */
static void MX_DMA_Init(void)
{
 800758c:	b480      	push	{r7}
 800758e:	af00      	add	r7, sp, #0


}
 8007590:	bf00      	nop
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
	...

0800759c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b088      	sub	sp, #32
 80075a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80075a2:	f107 030c 	add.w	r3, r7, #12
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
 80075aa:	605a      	str	r2, [r3, #4]
 80075ac:	609a      	str	r2, [r3, #8]
 80075ae:	60da      	str	r2, [r3, #12]
 80075b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80075b2:	4a47      	ldr	r2, [pc, #284]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075b4:	4b46      	ldr	r3, [pc, #280]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075b8:	f043 0301 	orr.w	r3, r3, #1
 80075bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80075be:	4b44      	ldr	r3, [pc, #272]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075c2:	f003 0301 	and.w	r3, r3, #1
 80075c6:	60bb      	str	r3, [r7, #8]
 80075c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80075ca:	4a41      	ldr	r2, [pc, #260]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075cc:	4b40      	ldr	r3, [pc, #256]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075d0:	f043 0304 	orr.w	r3, r3, #4
 80075d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80075d6:	4b3e      	ldr	r3, [pc, #248]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075da:	f003 0304 	and.w	r3, r3, #4
 80075de:	607b      	str	r3, [r7, #4]
 80075e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80075e2:	4a3b      	ldr	r2, [pc, #236]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075e4:	4b3a      	ldr	r3, [pc, #232]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075e8:	f043 0302 	orr.w	r3, r3, #2
 80075ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80075ee:	4b38      	ldr	r3, [pc, #224]	; (80076d0 <MX_GPIO_Init+0x134>)
 80075f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075f2:	f003 0302 	and.w	r3, r3, #2
 80075f6:	603b      	str	r3, [r7, #0]
 80075f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 80075fa:	2200      	movs	r2, #0
 80075fc:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8007600:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007604:	f7fa fc82 	bl	8001f0c <HAL_GPIO_WritePin>
                          |GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8007608:	2200      	movs	r2, #0
 800760a:	f44f 7158 	mov.w	r1, #864	; 0x360
 800760e:	4831      	ldr	r0, [pc, #196]	; (80076d4 <MX_GPIO_Init+0x138>)
 8007610:	f7fa fc7c 	bl	8001f0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8007614:	2200      	movs	r2, #0
 8007616:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 800761a:	482f      	ldr	r0, [pc, #188]	; (80076d8 <MX_GPIO_Init+0x13c>)
 800761c:	f7fa fc76 	bl	8001f0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8007620:	230f      	movs	r3, #15
 8007622:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007624:	2300      	movs	r3, #0
 8007626:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007628:	2300      	movs	r3, #0
 800762a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800762c:	f107 030c 	add.w	r3, r7, #12
 8007630:	4619      	mov	r1, r3
 8007632:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007636:	f7fa fad3 	bl	8001be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7
                           PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
 800763a:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 800763e:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007640:	2301      	movs	r3, #1
 8007642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007644:	2300      	movs	r3, #0
 8007646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007648:	2300      	movs	r3, #0
 800764a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800764c:	f107 030c 	add.w	r3, r7, #12
 8007650:	4619      	mov	r1, r3
 8007652:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007656:	f7fa fac3 	bl	8001be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 800765a:	f44f 7358 	mov.w	r3, #864	; 0x360
 800765e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007660:	2301      	movs	r3, #1
 8007662:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007664:	2300      	movs	r3, #0
 8007666:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007668:	2300      	movs	r3, #0
 800766a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800766c:	f107 030c 	add.w	r3, r7, #12
 8007670:	4619      	mov	r1, r3
 8007672:	4818      	ldr	r0, [pc, #96]	; (80076d4 <MX_GPIO_Init+0x138>)
 8007674:	f7fa fab4 	bl	8001be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007678:	2301      	movs	r3, #1
 800767a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800767c:	4b17      	ldr	r3, [pc, #92]	; (80076dc <MX_GPIO_Init+0x140>)
 800767e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007680:	2300      	movs	r3, #0
 8007682:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007684:	f107 030c 	add.w	r3, r7, #12
 8007688:	4619      	mov	r1, r3
 800768a:	4813      	ldr	r0, [pc, #76]	; (80076d8 <MX_GPIO_Init+0x13c>)
 800768c:	f7fa faa8 	bl	8001be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9;
 8007690:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8007694:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007696:	2301      	movs	r3, #1
 8007698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800769a:	2300      	movs	r3, #0
 800769c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800769e:	2300      	movs	r3, #0
 80076a0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80076a2:	f107 030c 	add.w	r3, r7, #12
 80076a6:	4619      	mov	r1, r3
 80076a8:	480b      	ldr	r0, [pc, #44]	; (80076d8 <MX_GPIO_Init+0x13c>)
 80076aa:	f7fa fa99 	bl	8001be0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80076ae:	2380      	movs	r3, #128	; 0x80
 80076b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80076b2:	4b0a      	ldr	r3, [pc, #40]	; (80076dc <MX_GPIO_Init+0x140>)
 80076b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076b6:	2300      	movs	r3, #0
 80076b8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80076ba:	f107 030c 	add.w	r3, r7, #12
 80076be:	4619      	mov	r1, r3
 80076c0:	4804      	ldr	r0, [pc, #16]	; (80076d4 <MX_GPIO_Init+0x138>)
 80076c2:	f7fa fa8d 	bl	8001be0 <HAL_GPIO_Init>

}
 80076c6:	bf00      	nop
 80076c8:	3720      	adds	r7, #32
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	40021000 	.word	0x40021000
 80076d4:	48000800 	.word	0x48000800
 80076d8:	48000400 	.word	0x48000400
 80076dc:	10110000 	.word	0x10110000

080076e0 <pc_putc>:




static void pc_putc(char c){
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	4603      	mov	r3, r0
 80076e8:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &c, 1,0xFFFF);
 80076ea:	1df9      	adds	r1, r7, #7
 80076ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80076f0:	2201      	movs	r2, #1
 80076f2:	4803      	ldr	r0, [pc, #12]	; (8007700 <pc_putc+0x20>)
 80076f4:	f7fd f9d6 	bl	8004aa4 <HAL_UART_Transmit>

}
 80076f8:	bf00      	nop
 80076fa:	3708      	adds	r7, #8
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}
 8007700:	200081b8 	.word	0x200081b8

08007704 <custom_print>:
	char c;
	HAL_UART_Receive(&huart1, &c, 1, 0);
	return c;
}

static void custom_print(char *str){
 8007704:	b580      	push	{r7, lr}
 8007706:	b082      	sub	sp, #8
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str),0xFFFF);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f7f8 fd5f 	bl	80001d0 <strlen>
 8007712:	4603      	mov	r3, r0
 8007714:	b29a      	uxth	r2, r3
 8007716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800771a:	6879      	ldr	r1, [r7, #4]
 800771c:	4803      	ldr	r0, [pc, #12]	; (800772c <custom_print+0x28>)
 800771e:	f7fd f9c1 	bl	8004aa4 <HAL_UART_Transmit>

}
 8007722:	bf00      	nop
 8007724:	3708      	adds	r7, #8
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	200081b8 	.word	0x200081b8

08007730 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007730:	b480      	push	{r7}
 8007732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007734:	bf00      	nop
 8007736:	46bd      	mov	sp, r7
 8007738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773c:	4770      	bx	lr
	...

08007740 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007740:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007778 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8007744:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8007746:	e003      	b.n	8007750 <LoopCopyDataInit>

08007748 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8007748:	4b0c      	ldr	r3, [pc, #48]	; (800777c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800774a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800774c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800774e:	3104      	adds	r1, #4

08007750 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8007750:	480b      	ldr	r0, [pc, #44]	; (8007780 <LoopForever+0xa>)
	ldr	r3, =_edata
 8007752:	4b0c      	ldr	r3, [pc, #48]	; (8007784 <LoopForever+0xe>)
	adds	r2, r0, r1
 8007754:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8007756:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8007758:	d3f6      	bcc.n	8007748 <CopyDataInit>
	ldr	r2, =_sbss
 800775a:	4a0b      	ldr	r2, [pc, #44]	; (8007788 <LoopForever+0x12>)
	b	LoopFillZerobss
 800775c:	e002      	b.n	8007764 <LoopFillZerobss>

0800775e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800775e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8007760:	f842 3b04 	str.w	r3, [r2], #4

08007764 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8007764:	4b09      	ldr	r3, [pc, #36]	; (800778c <LoopForever+0x16>)
	cmp	r2, r3
 8007766:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8007768:	d3f9      	bcc.n	800775e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800776a:	f000 f9d1 	bl	8007b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800776e:	f000 fb27 	bl	8007dc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007772:	f7ff f941 	bl	80069f8 <main>

08007776 <LoopForever>:

LoopForever:
    b LoopForever
 8007776:	e7fe      	b.n	8007776 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8007778:	2000c000 	.word	0x2000c000
	ldr	r3, =_sidata
 800777c:	08008328 	.word	0x08008328
	ldr	r0, =_sdata
 8007780:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8007784:	20000048 	.word	0x20000048
	ldr	r2, =_sbss
 8007788:	20000048 	.word	0x20000048
	ldr	r3, = _ebss
 800778c:	20008278 	.word	0x20008278

08007790 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007790:	e7fe      	b.n	8007790 <ADC1_IRQHandler>
	...

08007794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b082      	sub	sp, #8
 8007798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800779a:	4a12      	ldr	r2, [pc, #72]	; (80077e4 <HAL_MspInit+0x50>)
 800779c:	4b11      	ldr	r3, [pc, #68]	; (80077e4 <HAL_MspInit+0x50>)
 800779e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077a0:	f043 0301 	orr.w	r3, r3, #1
 80077a4:	6613      	str	r3, [r2, #96]	; 0x60
 80077a6:	4b0f      	ldr	r3, [pc, #60]	; (80077e4 <HAL_MspInit+0x50>)
 80077a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	607b      	str	r3, [r7, #4]
 80077b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80077b2:	4a0c      	ldr	r2, [pc, #48]	; (80077e4 <HAL_MspInit+0x50>)
 80077b4:	4b0b      	ldr	r3, [pc, #44]	; (80077e4 <HAL_MspInit+0x50>)
 80077b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80077bc:	6593      	str	r3, [r2, #88]	; 0x58
 80077be:	4b09      	ldr	r3, [pc, #36]	; (80077e4 <HAL_MspInit+0x50>)
 80077c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077c6:	603b      	str	r3, [r7, #0]
 80077c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80077ca:	2200      	movs	r2, #0
 80077cc:	210f      	movs	r1, #15
 80077ce:	f06f 0001 	mvn.w	r0, #1
 80077d2:	f7fa f9ce 	bl	8001b72 <HAL_NVIC_SetPriority>
  HAL_InitTick(15);
 80077d6:	200f      	movs	r0, #15
 80077d8:	f7fa f8aa 	bl	8001930 <HAL_InitTick>
  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80077dc:	bf00      	nop
 80077de:	3708      	adds	r7, #8
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	40021000 	.word	0x40021000

080077e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b08a      	sub	sp, #40	; 0x28
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077f0:	f107 0314 	add.w	r3, r7, #20
 80077f4:	2200      	movs	r2, #0
 80077f6:	601a      	str	r2, [r3, #0]
 80077f8:	605a      	str	r2, [r3, #4]
 80077fa:	609a      	str	r2, [r3, #8]
 80077fc:	60da      	str	r2, [r3, #12]
 80077fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a18      	ldr	r2, [pc, #96]	; (8007868 <HAL_I2C_MspInit+0x80>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d129      	bne.n	800785e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800780a:	4a18      	ldr	r2, [pc, #96]	; (800786c <HAL_I2C_MspInit+0x84>)
 800780c:	4b17      	ldr	r3, [pc, #92]	; (800786c <HAL_I2C_MspInit+0x84>)
 800780e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007810:	f043 0301 	orr.w	r3, r3, #1
 8007814:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007816:	4b15      	ldr	r3, [pc, #84]	; (800786c <HAL_I2C_MspInit+0x84>)
 8007818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800781a:	f003 0301 	and.w	r3, r3, #1
 800781e:	613b      	str	r3, [r7, #16]
 8007820:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007822:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007826:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007828:	2312      	movs	r3, #18
 800782a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800782c:	2301      	movs	r3, #1
 800782e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007830:	2303      	movs	r3, #3
 8007832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007834:	2304      	movs	r3, #4
 8007836:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007838:	f107 0314 	add.w	r3, r7, #20
 800783c:	4619      	mov	r1, r3
 800783e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007842:	f7fa f9cd 	bl	8001be0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007846:	4a09      	ldr	r2, [pc, #36]	; (800786c <HAL_I2C_MspInit+0x84>)
 8007848:	4b08      	ldr	r3, [pc, #32]	; (800786c <HAL_I2C_MspInit+0x84>)
 800784a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800784c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007850:	6593      	str	r3, [r2, #88]	; 0x58
 8007852:	4b06      	ldr	r3, [pc, #24]	; (800786c <HAL_I2C_MspInit+0x84>)
 8007854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007856:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800785a:	60fb      	str	r3, [r7, #12]
 800785c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800785e:	bf00      	nop
 8007860:	3728      	adds	r7, #40	; 0x28
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
 8007866:	bf00      	nop
 8007868:	40005400 	.word	0x40005400
 800786c:	40021000 	.word	0x40021000

08007870 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b08c      	sub	sp, #48	; 0x30
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007878:	f107 031c 	add.w	r3, r7, #28
 800787c:	2200      	movs	r2, #0
 800787e:	601a      	str	r2, [r3, #0]
 8007880:	605a      	str	r2, [r3, #4]
 8007882:	609a      	str	r2, [r3, #8]
 8007884:	60da      	str	r2, [r3, #12]
 8007886:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a33      	ldr	r2, [pc, #204]	; (800795c <HAL_SPI_MspInit+0xec>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d129      	bne.n	80078e6 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007892:	4a33      	ldr	r2, [pc, #204]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 8007894:	4b32      	ldr	r3, [pc, #200]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 8007896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800789c:	6593      	str	r3, [r2, #88]	; 0x58
 800789e:	4b30      	ldr	r3, [pc, #192]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078a6:	61bb      	str	r3, [r7, #24]
 80078a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078aa:	4a2d      	ldr	r2, [pc, #180]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078ac:	4b2c      	ldr	r3, [pc, #176]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078b0:	f043 0302 	orr.w	r3, r3, #2
 80078b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80078b6:	4b2a      	ldr	r3, [pc, #168]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078ba:	f003 0302 	and.w	r3, r3, #2
 80078be:	617b      	str	r3, [r7, #20]
 80078c0:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80078c2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80078c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078c8:	2302      	movs	r3, #2
 80078ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078cc:	2300      	movs	r3, #0
 80078ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078d0:	2303      	movs	r3, #3
 80078d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80078d4:	2305      	movs	r3, #5
 80078d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80078d8:	f107 031c 	add.w	r3, r7, #28
 80078dc:	4619      	mov	r1, r3
 80078de:	4821      	ldr	r0, [pc, #132]	; (8007964 <HAL_SPI_MspInit+0xf4>)
 80078e0:	f7fa f97e 	bl	8001be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80078e4:	e035      	b.n	8007952 <HAL_SPI_MspInit+0xe2>
  else if(hspi->Instance==SPI3)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	4a1f      	ldr	r2, [pc, #124]	; (8007968 <HAL_SPI_MspInit+0xf8>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d130      	bne.n	8007952 <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80078f0:	4a1b      	ldr	r2, [pc, #108]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078f2:	4b1b      	ldr	r3, [pc, #108]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80078fa:	6593      	str	r3, [r2, #88]	; 0x58
 80078fc:	4b18      	ldr	r3, [pc, #96]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 80078fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007900:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007904:	613b      	str	r3, [r7, #16]
 8007906:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007908:	4a15      	ldr	r2, [pc, #84]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 800790a:	4b15      	ldr	r3, [pc, #84]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 800790c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800790e:	f043 0304 	orr.w	r3, r3, #4
 8007912:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007914:	4b12      	ldr	r3, [pc, #72]	; (8007960 <HAL_SPI_MspInit+0xf0>)
 8007916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007918:	f003 0304 	and.w	r3, r3, #4
 800791c:	60fb      	str	r3, [r7, #12]
 800791e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8007920:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8007924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007926:	2302      	movs	r3, #2
 8007928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800792a:	2300      	movs	r3, #0
 800792c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800792e:	2303      	movs	r3, #3
 8007930:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8007932:	2306      	movs	r3, #6
 8007934:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007936:	f107 031c 	add.w	r3, r7, #28
 800793a:	4619      	mov	r1, r3
 800793c:	480b      	ldr	r0, [pc, #44]	; (800796c <HAL_SPI_MspInit+0xfc>)
 800793e:	f7fa f94f 	bl	8001be0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8007942:	2200      	movs	r2, #0
 8007944:	2105      	movs	r1, #5
 8007946:	2033      	movs	r0, #51	; 0x33
 8007948:	f7fa f913 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 800794c:	2033      	movs	r0, #51	; 0x33
 800794e:	f7fa f92c 	bl	8001baa <HAL_NVIC_EnableIRQ>
}
 8007952:	bf00      	nop
 8007954:	3730      	adds	r7, #48	; 0x30
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}
 800795a:	bf00      	nop
 800795c:	40003800 	.word	0x40003800
 8007960:	40021000 	.word	0x40021000
 8007964:	48000400 	.word	0x48000400
 8007968:	40003c00 	.word	0x40003c00
 800796c:	48000800 	.word	0x48000800

08007970 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b08a      	sub	sp, #40	; 0x28
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007978:	f107 0314 	add.w	r3, r7, #20
 800797c:	2200      	movs	r2, #0
 800797e:	601a      	str	r2, [r3, #0]
 8007980:	605a      	str	r2, [r3, #4]
 8007982:	609a      	str	r2, [r3, #8]
 8007984:	60da      	str	r2, [r3, #12]
 8007986:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4a1b      	ldr	r2, [pc, #108]	; (80079fc <HAL_UART_MspInit+0x8c>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d12f      	bne.n	80079f2 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007992:	4a1b      	ldr	r2, [pc, #108]	; (8007a00 <HAL_UART_MspInit+0x90>)
 8007994:	4b1a      	ldr	r3, [pc, #104]	; (8007a00 <HAL_UART_MspInit+0x90>)
 8007996:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007998:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800799c:	6613      	str	r3, [r2, #96]	; 0x60
 800799e:	4b18      	ldr	r3, [pc, #96]	; (8007a00 <HAL_UART_MspInit+0x90>)
 80079a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80079a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079a6:	613b      	str	r3, [r7, #16]
 80079a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80079aa:	4a15      	ldr	r2, [pc, #84]	; (8007a00 <HAL_UART_MspInit+0x90>)
 80079ac:	4b14      	ldr	r3, [pc, #80]	; (8007a00 <HAL_UART_MspInit+0x90>)
 80079ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079b0:	f043 0302 	orr.w	r3, r3, #2
 80079b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80079b6:	4b12      	ldr	r3, [pc, #72]	; (8007a00 <HAL_UART_MspInit+0x90>)
 80079b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079ba:	f003 0302 	and.w	r3, r3, #2
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80079c2:	23c0      	movs	r3, #192	; 0xc0
 80079c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079c6:	2302      	movs	r3, #2
 80079c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079ca:	2300      	movs	r3, #0
 80079cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80079ce:	2303      	movs	r3, #3
 80079d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80079d2:	2307      	movs	r3, #7
 80079d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80079d6:	f107 0314 	add.w	r3, r7, #20
 80079da:	4619      	mov	r1, r3
 80079dc:	4809      	ldr	r0, [pc, #36]	; (8007a04 <HAL_UART_MspInit+0x94>)
 80079de:	f7fa f8ff 	bl	8001be0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80079e2:	2200      	movs	r2, #0
 80079e4:	2105      	movs	r1, #5
 80079e6:	2025      	movs	r0, #37	; 0x25
 80079e8:	f7fa f8c3 	bl	8001b72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80079ec:	2025      	movs	r0, #37	; 0x25
 80079ee:	f7fa f8dc 	bl	8001baa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80079f2:	bf00      	nop
 80079f4:	3728      	adds	r7, #40	; 0x28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	40013800 	.word	0x40013800
 8007a00:	40021000 	.word	0x40021000
 8007a04:	48000400 	.word	0x48000400

08007a08 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007a0c:	bf00      	nop
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8007a16:	b480      	push	{r7}
 8007a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007a1a:	e7fe      	b.n	8007a1a <HardFault_Handler+0x4>

08007a1c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007a20:	e7fe      	b.n	8007a20 <MemManage_Handler+0x4>

08007a22 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8007a22:	b480      	push	{r7}
 8007a24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007a26:	e7fe      	b.n	8007a26 <BusFault_Handler+0x4>

08007a28 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007a2c:	e7fe      	b.n	8007a2c <UsageFault_Handler+0x4>

08007a2e <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007a32:	bf00      	nop
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8007a40:	f7fd fd83 	bl	800554a <osSystickHandler>
  HAL_IncTick();
 8007a44:	f7f9 ff90 	bl	8001968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007a48:	bf00      	nop
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <TIM1_UP_TIM16_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
*/
void TIM1_UP_TIM16_IRQHandler(void)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8007a50:	bf00      	nop
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr

08007a5a <DMA2_Channel1_IRQHandler>:

/**
* @brief This function handles DMA2 channel1 global interrupt.
*/
void DMA2_Channel1_IRQHandler(void)
{
 8007a5a:	b480      	push	{r7}
 8007a5c:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8007a5e:	bf00      	nop
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <DMA2_Channel2_IRQHandler>:

/**
* @brief This function handles DMA2 channel2 global interrupt.
*/
void DMA2_Channel2_IRQHandler(void)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8007a6c:	bf00      	nop
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr

08007a76 <USB_IRQHandler>:

/**
* @brief This function handles USB event interrupt through EXTI line 17.
*/
void USB_IRQHandler(void)
{
 8007a76:	b480      	push	{r7}
 8007a78:	af00      	add	r7, sp, #0
  /* USER CODE END USB_IRQn 0 */

  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8007a7a:	bf00      	nop
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b083      	sub	sp, #12
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007a8c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007a90:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007a94:	f003 0301 	and.w	r3, r3, #1
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d013      	beq.n	8007ac4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007a9c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007aa0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007aa4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00b      	beq.n	8007ac4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007aac:	e000      	b.n	8007ab0 <ITM_SendChar+0x2c>
  __ASM volatile ("nop");
 8007aae:	bf00      	nop
 8007ab0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d0f9      	beq.n	8007aae <ITM_SendChar+0x2a>
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8007aba:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	b2d2      	uxtb	r2, r2
 8007ac2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007ac4:	687b      	ldr	r3, [r7, #4]
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	370c      	adds	r7, #12
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <_write>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b086      	sub	sp, #24
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	60f8      	str	r0, [r7, #12]
 8007ada:	60b9      	str	r1, [r7, #8]
 8007adc:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
	int i=0;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	617b      	str	r3, [r7, #20]
	for(i=0 ; i<len ; i++)
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	617b      	str	r3, [r7, #20]
 8007ae6:	e009      	b.n	8007afc <_write+0x2a>
	ITM_SendChar((*ptr++));
 8007ae8:	68bb      	ldr	r3, [r7, #8]
 8007aea:	1c5a      	adds	r2, r3, #1
 8007aec:	60ba      	str	r2, [r7, #8]
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	4618      	mov	r0, r3
 8007af2:	f7ff ffc7 	bl	8007a84 <ITM_SendChar>
	for(i=0 ; i<len ; i++)
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	3301      	adds	r3, #1
 8007afa:	617b      	str	r3, [r7, #20]
 8007afc:	697a      	ldr	r2, [r7, #20]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	dbf1      	blt.n	8007ae8 <_write+0x16>

	return len;
 8007b04:	687b      	ldr	r3, [r7, #4]

}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3718      	adds	r7, #24
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
	...

08007b10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007b10:	b480      	push	{r7}
 8007b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007b14:	4a17      	ldr	r2, [pc, #92]	; (8007b74 <SystemInit+0x64>)
 8007b16:	4b17      	ldr	r3, [pc, #92]	; (8007b74 <SystemInit+0x64>)
 8007b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8007b24:	4a14      	ldr	r2, [pc, #80]	; (8007b78 <SystemInit+0x68>)
 8007b26:	4b14      	ldr	r3, [pc, #80]	; (8007b78 <SystemInit+0x68>)
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f043 0301 	orr.w	r3, r3, #1
 8007b2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8007b30:	4b11      	ldr	r3, [pc, #68]	; (8007b78 <SystemInit+0x68>)
 8007b32:	2200      	movs	r2, #0
 8007b34:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8007b36:	4a10      	ldr	r2, [pc, #64]	; (8007b78 <SystemInit+0x68>)
 8007b38:	4b0f      	ldr	r3, [pc, #60]	; (8007b78 <SystemInit+0x68>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8007b40:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8007b44:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8007b46:	4b0c      	ldr	r3, [pc, #48]	; (8007b78 <SystemInit+0x68>)
 8007b48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8007b4c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007b4e:	4a0a      	ldr	r2, [pc, #40]	; (8007b78 <SystemInit+0x68>)
 8007b50:	4b09      	ldr	r3, [pc, #36]	; (8007b78 <SystemInit+0x68>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b58:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8007b5a:	4b07      	ldr	r3, [pc, #28]	; (8007b78 <SystemInit+0x68>)
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007b60:	4b04      	ldr	r3, [pc, #16]	; (8007b74 <SystemInit+0x64>)
 8007b62:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007b66:	609a      	str	r2, [r3, #8]
#endif
}
 8007b68:	bf00      	nop
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop
 8007b74:	e000ed00 	.word	0xe000ed00
 8007b78:	40021000 	.word	0x40021000

08007b7c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
	int div = 1;
 8007b88:	2301      	movs	r3, #1
 8007b8a:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8007b8c:	e004      	b.n	8007b98 <ts_itoa+0x1c>
		div *= base;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	fb02 f303 	mul.w	r3, r2, r3
 8007b96:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	68ba      	ldr	r2, [r7, #8]
 8007b9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d2f3      	bcs.n	8007b8e <ts_itoa+0x12>

	while (div != 0)
 8007ba6:	e029      	b.n	8007bfc <ts_itoa+0x80>
	{
		int num = d/div;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	68ba      	ldr	r2, [r7, #8]
 8007bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bb0:	613b      	str	r3, [r7, #16]
		d = d%div;
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8007bba:	fb02 f201 	mul.w	r2, r2, r1
 8007bbe:	1a9b      	subs	r3, r3, r2
 8007bc0:	60bb      	str	r3, [r7, #8]
		div /= base;
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	fb92 f3f3 	sdiv	r3, r2, r3
 8007bca:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	2b09      	cmp	r3, #9
 8007bd0:	dd0a      	ble.n	8007be8 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	1c59      	adds	r1, r3, #1
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	6011      	str	r1, [r2, #0]
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	b2d2      	uxtb	r2, r2
 8007be0:	3237      	adds	r2, #55	; 0x37
 8007be2:	b2d2      	uxtb	r2, r2
 8007be4:	701a      	strb	r2, [r3, #0]
 8007be6:	e009      	b.n	8007bfc <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	1c59      	adds	r1, r3, #1
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	6011      	str	r1, [r2, #0]
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	b2d2      	uxtb	r2, r2
 8007bf6:	3230      	adds	r2, #48	; 0x30
 8007bf8:	b2d2      	uxtb	r2, r2
 8007bfa:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1d2      	bne.n	8007ba8 <ts_itoa+0x2c>
	}
}
 8007c02:	bf00      	nop
 8007c04:	371c      	adds	r7, #28
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8007c0e:	b580      	push	{r7, lr}
 8007c10:	b088      	sub	sp, #32
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	60f8      	str	r0, [r7, #12]
 8007c16:	60b9      	str	r1, [r7, #8]
 8007c18:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8007c1e:	e07d      	b.n	8007d1c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	2b25      	cmp	r3, #37	; 0x25
 8007c26:	d171      	bne.n	8007d0c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	60bb      	str	r3, [r7, #8]
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	2b64      	cmp	r3, #100	; 0x64
 8007c34:	d01e      	beq.n	8007c74 <ts_formatstring+0x66>
 8007c36:	2b64      	cmp	r3, #100	; 0x64
 8007c38:	dc06      	bgt.n	8007c48 <ts_formatstring+0x3a>
 8007c3a:	2b58      	cmp	r3, #88	; 0x58
 8007c3c:	d050      	beq.n	8007ce0 <ts_formatstring+0xd2>
 8007c3e:	2b63      	cmp	r3, #99	; 0x63
 8007c40:	d00e      	beq.n	8007c60 <ts_formatstring+0x52>
 8007c42:	2b25      	cmp	r3, #37	; 0x25
 8007c44:	d058      	beq.n	8007cf8 <ts_formatstring+0xea>
 8007c46:	e05d      	b.n	8007d04 <ts_formatstring+0xf6>
 8007c48:	2b73      	cmp	r3, #115	; 0x73
 8007c4a:	d02b      	beq.n	8007ca4 <ts_formatstring+0x96>
 8007c4c:	2b73      	cmp	r3, #115	; 0x73
 8007c4e:	dc02      	bgt.n	8007c56 <ts_formatstring+0x48>
 8007c50:	2b69      	cmp	r3, #105	; 0x69
 8007c52:	d00f      	beq.n	8007c74 <ts_formatstring+0x66>
 8007c54:	e056      	b.n	8007d04 <ts_formatstring+0xf6>
 8007c56:	2b75      	cmp	r3, #117	; 0x75
 8007c58:	d037      	beq.n	8007cca <ts_formatstring+0xbc>
 8007c5a:	2b78      	cmp	r3, #120	; 0x78
 8007c5c:	d040      	beq.n	8007ce0 <ts_formatstring+0xd2>
 8007c5e:	e051      	b.n	8007d04 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	60fa      	str	r2, [r7, #12]
 8007c66:	687a      	ldr	r2, [r7, #4]
 8007c68:	1d11      	adds	r1, r2, #4
 8007c6a:	6079      	str	r1, [r7, #4]
 8007c6c:	6812      	ldr	r2, [r2, #0]
 8007c6e:	b2d2      	uxtb	r2, r2
 8007c70:	701a      	strb	r2, [r3, #0]
				break;
 8007c72:	e047      	b.n	8007d04 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	1d1a      	adds	r2, r3, #4
 8007c78:	607a      	str	r2, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	da07      	bge.n	8007c94 <ts_formatstring+0x86>
					{
						val *= -1;
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	425b      	negs	r3, r3
 8007c88:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	1c5a      	adds	r2, r3, #1
 8007c8e:	60fa      	str	r2, [r7, #12]
 8007c90:	222d      	movs	r2, #45	; 0x2d
 8007c92:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8007c94:	69f9      	ldr	r1, [r7, #28]
 8007c96:	f107 030c 	add.w	r3, r7, #12
 8007c9a:	220a      	movs	r2, #10
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f7ff ff6d 	bl	8007b7c <ts_itoa>
				}
				break;
 8007ca2:	e02f      	b.n	8007d04 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	1d1a      	adds	r2, r3, #4
 8007ca8:	607a      	str	r2, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8007cae:	e007      	b.n	8007cc0 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	1c5a      	adds	r2, r3, #1
 8007cb4:	60fa      	str	r2, [r7, #12]
 8007cb6:	69ba      	ldr	r2, [r7, #24]
 8007cb8:	1c51      	adds	r1, r2, #1
 8007cba:	61b9      	str	r1, [r7, #24]
 8007cbc:	7812      	ldrb	r2, [r2, #0]
 8007cbe:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8007cc0:	69bb      	ldr	r3, [r7, #24]
 8007cc2:	781b      	ldrb	r3, [r3, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1f3      	bne.n	8007cb0 <ts_formatstring+0xa2>
					}
				}
				break;
 8007cc8:	e01c      	b.n	8007d04 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	1d1a      	adds	r2, r3, #4
 8007cce:	607a      	str	r2, [r7, #4]
 8007cd0:	6819      	ldr	r1, [r3, #0]
 8007cd2:	f107 030c 	add.w	r3, r7, #12
 8007cd6:	220a      	movs	r2, #10
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f7ff ff4f 	bl	8007b7c <ts_itoa>
				break;
 8007cde:	e011      	b.n	8007d04 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	1d1a      	adds	r2, r3, #4
 8007ce4:	607a      	str	r2, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4619      	mov	r1, r3
 8007cea:	f107 030c 	add.w	r3, r7, #12
 8007cee:	2210      	movs	r2, #16
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f7ff ff43 	bl	8007b7c <ts_itoa>
				break;
 8007cf6:	e005      	b.n	8007d04 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	1c5a      	adds	r2, r3, #1
 8007cfc:	60fa      	str	r2, [r7, #12]
 8007cfe:	2225      	movs	r2, #37	; 0x25
 8007d00:	701a      	strb	r2, [r3, #0]
				  break;
 8007d02:	bf00      	nop
			}
			fmt++;
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	3301      	adds	r3, #1
 8007d08:	60bb      	str	r3, [r7, #8]
 8007d0a:	e007      	b.n	8007d1c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	1c5a      	adds	r2, r3, #1
 8007d10:	60fa      	str	r2, [r7, #12]
 8007d12:	68ba      	ldr	r2, [r7, #8]
 8007d14:	1c51      	adds	r1, r2, #1
 8007d16:	60b9      	str	r1, [r7, #8]
 8007d18:	7812      	ldrb	r2, [r2, #0]
 8007d1a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	f47f af7d 	bne.w	8007c20 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	461a      	mov	r2, r3
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	1ad3      	subs	r3, r2, r3
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3720      	adds	r7, #32
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8007d3c:	b40e      	push	{r1, r2, r3}
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b085      	sub	sp, #20
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8007d46:	f107 0320 	add.w	r3, r7, #32
 8007d4a:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	69f9      	ldr	r1, [r7, #28]
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f7ff ff5c 	bl	8007c0e <ts_formatstring>
 8007d56:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8007d58:	68fb      	ldr	r3, [r7, #12]
}
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	3714      	adds	r7, #20
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d64:	b003      	add	sp, #12
 8007d66:	4770      	bx	lr

08007d68 <puts>:
**  the result is EOF.
**
**===========================================================================
*/
int puts(const char *s)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b086      	sub	sp, #24
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
	int length = strlen(s);
 8007d70:	6878      	ldr	r0, [r7, #4]
 8007d72:	f7f8 fa2d 	bl	80001d0 <strlen>
 8007d76:	4603      	mov	r3, r0
 8007d78:	613b      	str	r3, [r7, #16]
	int numbytes = 0;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	60fb      	str	r3, [r7, #12]
	int res;

	numbytes = _write(1, (char*)s, length);
 8007d7e:	693a      	ldr	r2, [r7, #16]
 8007d80:	6879      	ldr	r1, [r7, #4]
 8007d82:	2001      	movs	r0, #1
 8007d84:	f7ff fea5 	bl	8007ad2 <_write>
 8007d88:	60f8      	str	r0, [r7, #12]
	numbytes += _write(1, "\n", 1);
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	490b      	ldr	r1, [pc, #44]	; (8007dbc <puts+0x54>)
 8007d8e:	2001      	movs	r0, #1
 8007d90:	f7ff fe9f 	bl	8007ad2 <_write>
 8007d94:	4602      	mov	r2, r0
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	4413      	add	r3, r2
 8007d9a:	60fb      	str	r3, [r7, #12]

	if (numbytes == (length+1))
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d102      	bne.n	8007dac <puts+0x44>
	{
		res = 0;
 8007da6:	2300      	movs	r3, #0
 8007da8:	617b      	str	r3, [r7, #20]
 8007daa:	e002      	b.n	8007db2 <puts+0x4a>
	}
	else
	{
		res = EOF;
 8007dac:	f04f 33ff 	mov.w	r3, #4294967295
 8007db0:	617b      	str	r3, [r7, #20]
	}

	return res;
 8007db2:	697b      	ldr	r3, [r7, #20]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3718      	adds	r7, #24
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	080080f8 	.word	0x080080f8

08007dc0 <__libc_init_array>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	4e0d      	ldr	r6, [pc, #52]	; (8007df8 <__libc_init_array+0x38>)
 8007dc4:	4c0d      	ldr	r4, [pc, #52]	; (8007dfc <__libc_init_array+0x3c>)
 8007dc6:	1ba4      	subs	r4, r4, r6
 8007dc8:	10a4      	asrs	r4, r4, #2
 8007dca:	2500      	movs	r5, #0
 8007dcc:	42a5      	cmp	r5, r4
 8007dce:	d109      	bne.n	8007de4 <__libc_init_array+0x24>
 8007dd0:	4e0b      	ldr	r6, [pc, #44]	; (8007e00 <__libc_init_array+0x40>)
 8007dd2:	4c0c      	ldr	r4, [pc, #48]	; (8007e04 <__libc_init_array+0x44>)
 8007dd4:	f000 f820 	bl	8007e18 <_init>
 8007dd8:	1ba4      	subs	r4, r4, r6
 8007dda:	10a4      	asrs	r4, r4, #2
 8007ddc:	2500      	movs	r5, #0
 8007dde:	42a5      	cmp	r5, r4
 8007de0:	d105      	bne.n	8007dee <__libc_init_array+0x2e>
 8007de2:	bd70      	pop	{r4, r5, r6, pc}
 8007de4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007de8:	4798      	blx	r3
 8007dea:	3501      	adds	r5, #1
 8007dec:	e7ee      	b.n	8007dcc <__libc_init_array+0xc>
 8007dee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007df2:	4798      	blx	r3
 8007df4:	3501      	adds	r5, #1
 8007df6:	e7f2      	b.n	8007dde <__libc_init_array+0x1e>
 8007df8:	08008318 	.word	0x08008318
 8007dfc:	08008318 	.word	0x08008318
 8007e00:	08008318 	.word	0x08008318
 8007e04:	0800831c 	.word	0x0800831c

08007e08 <memset>:
 8007e08:	4402      	add	r2, r0
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d100      	bne.n	8007e12 <memset+0xa>
 8007e10:	4770      	bx	lr
 8007e12:	f803 1b01 	strb.w	r1, [r3], #1
 8007e16:	e7f9      	b.n	8007e0c <memset+0x4>

08007e18 <_init>:
 8007e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e1a:	bf00      	nop
 8007e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e1e:	bc08      	pop	{r3}
 8007e20:	469e      	mov	lr, r3
 8007e22:	4770      	bx	lr

08007e24 <_fini>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	bf00      	nop
 8007e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e2a:	bc08      	pop	{r3}
 8007e2c:	469e      	mov	lr, r3
 8007e2e:	4770      	bx	lr
