

<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>bsg_dataflow电路库 &mdash; BasejumpDoc  documentation</title>
  

  
  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />

  
  
  
  

  
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="../" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/language_data.js"></script>
    
    <script type="text/javascript" src="../_static/js/theme.js"></script>

    
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="bsg_mem电路库" href="bsg_mem.html" />
    <link rel="prev" title="Welcome to BasejumpDoc’s documentation!" href="../index.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="../index.html" class="icon icon-home" alt="Documentation Home"> BasejumpDoc
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        
        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">bsg_dataflow电路库</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#bsg-1-to-n-tagged">bsg_1_to_n_tagged</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-1-to-n-tagged-fifo">bsg_1_to_n_tagged_fifo</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-1-to-n-tagged-fifo-shared">bsg_1_to_n_tagged_fifo_shared</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-8b10b-decode-comb">bsg_8b10b_decode_comb</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-8b10b-encode-comb">bsg_8b10b_encode_comb</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-8b10b-shift-decoder">bsg_8b10b_shift_decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-channel-narrow">bsg_channel_narrow</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id7">bsg_channel_narrow</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-channel-tunnel">bsg_channel_tunnel</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-channel-tunnel-in">bsg_channel_tunnel_in</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-channel-tunnel-out">bsg_channel_tunnel_out</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-channel-tunnel-wormhole">bsg_channel_tunnel_wormhole</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-compare-and-swap">bsg_compare_and_swap</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-credit-to-token">bsg_credit_to_token</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-large">bsg_fifo_1r1w_large</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-large-banked">bsg_fifo_1r1w_large_banked</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-narrowed">bsg_fifo_1r1w_narrowed</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-pseudo-large">bsg_fifo_1r1w_pseudo_large</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-small">bsg_fifo_1r1w_small</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-small-credit-on-input">bsg_fifo_1r1w_small_credit_on_input</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-small-hardened">bsg_fifo_1r1w_small_hardened</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1r1w-small-unhardened">bsg_fifo_1r1w_small_unhardened</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-1rw-large">bsg_fifo_1rw_large</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-bypass">bsg_fifo_bypass</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-reorder">bsg_fifo_reorder</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-shift-datapath">bsg_fifo_shift_datapath</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-fifo-tracker">bsg_fifo_tracker</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-flatten-2d-array">bsg_flatten_2D_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-flow-convert">bsg_flow_convert</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-flow-counter">bsg_flow_counter</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-make-2d-array">bsg_make_2D_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-one-fifo">bsg_one_fifo</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-parallel-in-serial-out">bsg_parallel_in_serial_out</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-parallel-in-serial-out-dynamic">bsg_parallel_in_serial_out_dynamic</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-permute-box">bsg_permute_box</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-ready-to-credit-flow-converter">bsg_ready_to_credit_flow_converter</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-relay-fifo">bsg_relay_fifo</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-round-robin-1-to-n">bsg_round_robin_1_to_n</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-round-robin-2-to-2">bsg_round_robin_2_to_2</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-rr-f2f-input">bsg_rr_f2f_input</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-round-robin-n-to-1">bsg_round_robin_n_to_1</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-sbox">bsg_sbox</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-sbox-ctrl-concentrate">bsg_sbox_ctrl_concentrate</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-scatter-gather">bsg_scatter_gather</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-serial-in-parallel-out">bsg_serial_in_parallel_out</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-serial-in-parallel-out-dynamic">bsg_serial_in_parallel_out_dynamic</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-serial-in-parallel-out-full">bsg_serial_in_parallel_out_full</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-shift-reg">bsg_shift_reg</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-sort-4">bsg_sort_4</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-sort-stable">bsg_sort_stable</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-two-buncher">bsg_two_buncher</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id34">bsg_two_buncher</a></li>
<li class="toctree-l2"><a class="reference internal" href="#bsg-two-fifo">bsg_two_fifo</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bsg_mem.html">bsg_mem电路库</a></li>
<li class="toctree-l1"><a class="reference internal" href="bsg_misc.html">bsg_misc电路库</a></li>
</ul>

            
          
        </div>
        
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">BasejumpDoc</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
        
      <li>bsg_dataflow电路库</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/source/bsg_dataflow.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="bsg-dataflow">
<h1>bsg_dataflow电路库<a class="headerlink" href="#bsg-dataflow" title="Permalink to this headline">¶</a></h1>
<div class="section" id="bsg-1-to-n-tagged">
<h2>bsg_1_to_n_tagged<a class="headerlink" href="#bsg-1-to-n-tagged" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is intended to take one input and send it to one of several channels according to tag.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 11%" />
<col style="width: 16%" />
<col style="width: 18%" />
<col style="width: 55%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>tag_i</p></td>
<td><p>tag_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_i</p></td>
<td><p>num_out_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>num_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 18%" />
<col style="width: 49%" />
<col style="width: 33%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>num_out_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id1"><span class="problematic" id="id2">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_1_to_n_tagged.jpg" src="source\image/bsg_1_to_n_tagged.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-1-to-n-tagged-fifo">
<h2>bsg_1_to_n_tagged_fifo<a class="headerlink" href="#bsg-1-to-n-tagged-fifo" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 25%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>tag_i</p></td>
<td><p>tag_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>num_out_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>num_out_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>num_out_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 45%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>num_out_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>unbuffered_mask_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>use_pseudo_large_fifo_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id3"><span class="problematic" id="id4">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_1_to_n_tagged_fifo.jpg" src="source\image/bsg_1_to_n_tagged_fifo.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-1-to-n-tagged-fifo-shared">
<h2>bsg_1_to_n_tagged_fifo_shared<a class="headerlink" href="#bsg-1-to-n-tagged-fifo-shared" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module implements a FIFO that takes in a multiplexed stream on one end, and provides demultiplexed access on the other.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 15%" />
<col style="width: 25%" />
<col style="width: 50%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>tag_i</p></td>
<td><p>tag_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>num_out_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>num_out_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>num_out_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 45%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>num_out_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>unbuffered_mask_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>use_pseudo_large_fifo_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id5"><span class="problematic" id="id6">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_1_to_n_tagged_fifo_shared.jpg" src="source\image/bsg_1_to_n_tagged_fifo_shared.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-8b10b-decode-comb">
<h2>bsg_8b10b_decode_comb<a class="headerlink" href="#bsg-8b10b-decode-comb" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is byte oriented DC balanced 8B/10B block transfer decoder.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 24%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>10</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>rd_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>8</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>k_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>rd_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_err_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>rd_err_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_8b10b_decode_comb.jpg" src="source\image/bsg_8b10b_decode_comb.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-8b10b-encode-comb">
<h2>bsg_8b10b_encode_comb<a class="headerlink" href="#bsg-8b10b-encode-comb" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is byte oriented DC balanced 8B/10B block transfer encoder.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 24%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>8</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>k_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>rd_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>10</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>rd_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>kerr_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_8b10b_encode_comb.jpg" src="source\image/bsg_8b10b_encode_comb.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-8b10b-shift-decoder">
<h2>bsg_8b10b_shift_decoder<a class="headerlink" href="#bsg-8b10b-shift-decoder" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is byte oriented DC balanced 8B/10B block transfer decoder with shift register.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 24%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>8</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>k_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>frame_align_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_8b10b_shift_decoder.jpg" src="source\image/bsg_8b10b_shift_decoder.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-channel-narrow">
<h2>bsg_channel_narrow<a class="headerlink" href="#bsg-channel-narrow" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes output of a previous module and sends this data in smaller number of bits by receiving deque from next module.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 24%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>deque_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>deque_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>1width_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 45%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_in_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>width_out_p</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>lsb_to_msb_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_channel_narrow.jpg" src="source\image/bsg_channel_narrow.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="id7">
<h2>bsg_channel_narrow<a class="headerlink" href="#id7" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes output of a previous module and sends this data in smaller number of bits by receiving deque from next module.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 24%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>deque_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>deque_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>1width_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 26%" />
<col style="width: 45%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_in_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>width_out_p</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>lsb_to_msb_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_channel_narrow.jpg" src="source\image/bsg_channel_narrow.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-channel-tunnel">
<h2>bsg_channel_tunnel<a class="headerlink" href="#bsg-channel-tunnel" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module allows you to multiplex multiple streams over a shared interconnect without having deadlock occur because of stream interleaving.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 10%" />
<col style="width: 18%" />
<col style="width: 24%" />
<col style="width: 48%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>multi_data_i</p></td>
<td><p>tagged_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>multi_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>multi_yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data_i</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>v_i</p></td>
<td><p>num_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>num_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>OUTPUT</p></td>
<td><p>multi_yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>multi_data_o</p></td>
<td><p>tagged_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>multi_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_o</p></td>
<td><p>num_in_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>num_in_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 44%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>num_in_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>remote_credits_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>use_pseudo_large_fifo_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>lg_remote_credits_lp</p></td>
<td><p>internal signal width</p></td>
<td><p>$clog2(remote_credits_p+1)</p></td>
</tr>
<tr class="row-odd"><td><p>lg_credit_decimation_p</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id8"><span class="problematic" id="id9">`</span></a>BSG_MIN(lg_remote_credits_lp,4)</p></td>
</tr>
<tr class="row-even"><td><p>tag_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>$clog2(num_in_p+1)</p></td>
</tr>
<tr class="row-odd"><td><p>tagged_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>tag_width_lp + width_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_channel_tunnel.jpg" src="source\image/bsg_channel_tunnel.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-channel-tunnel-in">
<h2>bsg_channel_tunnel_in<a class="headerlink" href="#bsg-channel-tunnel-in" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes N channels and tunnels them, with credit flow control.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 8%" />
<col style="width: 25%" />
<col style="width: 28%" />
<col style="width: 39%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>tagged_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>num_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>num_in_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>credit_local_return_data_o</p></td>
<td><p>num_in_p*lg_remote_credits_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>credit_local_return_v_o</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 44%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>num_in_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>remote_credits_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>use_pseudo_large_fifo_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>lg_remote_credits_lp</p></td>
<td><p>internal signal width</p></td>
<td><p>$clog2(remote_credits_p+1)</p></td>
</tr>
<tr class="row-odd"><td><p>lg_credit_decimation_p</p></td>
<td><p>input data width</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>tag_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>$clog2(num_in_p+1)</p></td>
</tr>
<tr class="row-odd"><td><p>tagged_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>tag_width_lp+width_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_channel_tunnel_in.jpg" src="source\image/bsg_channel_tunnel_in.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-channel-tunnel-out">
<h2>bsg_channel_tunnel_out<a class="headerlink" href="#bsg-channel-tunnel-out" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes N channels and tunnels them, with credit flow control.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 8%" />
<col style="width: 25%" />
<col style="width: 28%" />
<col style="width: 39%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>num_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>credit_local_return_data_i</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>credit_local_return_v_i</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>credit_remote_return_data_i</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>num_in_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>tagged_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>credit_remote_return_yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 25%" />
<col style="width: 44%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>num_in_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>remote_credits_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>lg_remote_credits_lp</p></td>
<td><p>internal signal width</p></td>
<td><p>$clog2(remote_credits_p+1)</p></td>
</tr>
<tr class="row-even"><td><p>lg_credit_decimation_p</p></td>
<td><p>input data width</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>$clog2(num_in_p+1)</p></td>
</tr>
<tr class="row-even"><td><p>tagged_width_lp</p></td>
<td><p>input data width</p></td>
<td><p>tag_width_lp+width_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_channel_tunnel_out.jpg" src="source\image/bsg_channel_tunnel_out.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-channel-tunnel-wormhole">
<h2>bsg_channel_tunnel_wormhole<a class="headerlink" href="#bsg-channel-tunnel-wormhole" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a special version bsg_channel_tunnel that accepts wormhole packet.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clock</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>multi_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>multi_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>multi_yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>link_i</p></td>
<td><p>num_in_p*bsg_ready_and_link_sif_width_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>multi_ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>multi_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>multi_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>link_o</p></td>
<td><p>num_in_p*bsg_ready_and_link_sif_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 23%" />
<col style="width: 49%" />
<col style="width: 28%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>x_cord_width_p</p></td>
<td><p>data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>y_cord_width_p</p></td>
<td><p>data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>len_width_p</p></td>
<td><p>length width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>reserved_width_p</p></td>
<td><p>data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>num_in_p</p></td>
<td><p>total number of inputs multiplexed</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>remote_credits_p</p></td>
<td><p>max number of wormhole packets buffer can store</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>max_payload_flits_p</p></td>
<td><p>max possible “wormhole packet payload length” setting</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_credit_decimation_p</p></td>
<td><p>how often does channel tunnel return credits to sender</p></td>
<td><p><a href="#id10"><span class="problematic" id="id11">`</span></a>BSG_MIN($clog2(remote_credits_p+1),4)</p></td>
</tr>
<tr class="row-odd"><td><p>use_pseudo_large_fifo_p</p></td>
<td><p>use pseudo large fifo when read / write utilization is less than 50%</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>bsg_ready_and_link_sif_width_lp</p></td>
<td><p>local parameters</p></td>
<td><p><a href="#id12"><span class="problematic" id="id13">`</span></a>bsg_ready_and_link_sif_width(width_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_channel_tunnel_wormhole.jpg" src="source\image/bsg_channel_tunnel_wormhole.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-compare-and-swap">
<h2>bsg_compare_and_swap<a class="headerlink" href="#bsg-compare-and-swap" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module compare two values and swap them if they are not in order.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>2*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>swap_on_equal_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>2*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>swapped_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>t_p</p></td>
<td><p>data range</p></td>
<td><p><a href="#id14"><span class="problematic" id="id15">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
</tr>
<tr class="row-even"><td><p>b_p</p></td>
<td><p>data range</p></td>
<td><p><a href="#id16"><span class="problematic" id="id17">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
</tr>
<tr class="row-odd"><td><p>cond_swap_on_equal_p</p></td>
<td><p>select signal</p></td>
<td><p><a href="#id18"><span class="problematic" id="id19">`</span></a>BSG_SAFE_CLOG2(num_out_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_compare_and_swap.jpg" src="source\image/bsg_compare_and_swap.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-credit-to-token">
<h2>bsg_credit_to_token<a class="headerlink" href="#bsg-credit-to-token" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a counter for credits, that every decimation_p credits it would assert token_o signal once.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>credit_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>ready_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>token_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>decimation_p</p></td>
<td><p>signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>max_val_p</p></td>
<td><p>signal width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_credit_to_token.jpg" src="source\image/bsg_credit_to_token.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-large">
<h2>bsg_fifo_1r1w_large<a class="headerlink" href="#bsg-fifo-1r1w-large" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This implementation is specifically  intended for processes where 1RW rams are much cheaper than 1R1W rams.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_large.jpg" src="source\image/bsg_fifo_1r1w_large.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-large-banked">
<h2>bsg_fifo_1r1w_large_banked<a class="headerlink" href="#bsg-fifo-1r1w-large-banked" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This implementation using two banks is specifically  intended for processes where 1RW rams are much cheaper than 1R1W rams.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_large_banked.jpg" src="source\image/bsg_fifo_1r1w_large_banked.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-narrowed">
<h2>bsg_fifo_1r1w_narrowed<a class="headerlink" href="#bsg-fifo-1r1w-narrowed" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a small fifo which has a bsg_channel_narrow on its output, that would send out each data in several steps based on the input and output width.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>width_out_p</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>lsb_to_msb_p</p></td>
<td><p>select signal</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_narrowed.jpg" src="source\image/bsg_fifo_1r1w_narrowed.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-pseudo-large">
<h2>bsg_fifo_1r1w_pseudo_large<a class="headerlink" href="#bsg-fifo-1r1w-pseudo-large" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This fifo looks like a 1R1W fifo but actually is implemented with a 1RW FIFO for the bulk of its storage, and has a small 1R1W FIFO to help decouple reads and writes that may conflict.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>early_yumi_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>verbose_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_pseudo_large.jpg" src="source\image/bsg_fifo_1r1w_pseudo_large.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-small">
<h2>bsg_fifo_1r1w_small<a class="headerlink" href="#bsg-fifo-1r1w-small" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module implements a FIFO with 1 read and 1 write and can use different memory implementations.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>harden_p</p></td>
<td><p>use harden IP or not</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_pseudo_large.jpg" src="source\image/bsg_fifo_1r1w_pseudo_large.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-small-credit-on-input">
<h2>bsg_fifo_1r1w_small_credit_on_input<a class="headerlink" href="#bsg-fifo-1r1w-small-credit-on-input" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module converts between the valid-credit (input) and valid-ready (output) handshakes, by using a fifo to keep the data.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>credit_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_small_credit_on_input.jpg" src="source\image/bsg_fifo_1r1w_small_credit_on_input.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-small-hardened">
<h2>bsg_fifo_1r1w_small_hardened<a class="headerlink" href="#bsg-fifo-1r1w-small-hardened" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a FIFO with 1 read and 1 write,used for smaller FIFOs.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_small_hardened.jpg" src="source\image/bsg_fifo_1r1w_small_hardened.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1r1w-small-unhardened">
<h2>bsg_fifo_1r1w_small_unhardened<a class="headerlink" href="#bsg-fifo-1r1w-small-unhardened" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a FIFO with 1 read and 1 write,using 1-write 1-async-read resgister file implementation.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1r1w_small_unhardened.jpg" src="source\image/bsg_fifo_1r1w_small_unhardened.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-1rw-large">
<h2>bsg_fifo_1rw_large<a class="headerlink" href="#bsg-fifo-1rw-large" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a FIFO with only one read or write port, using a 1RW <em>synchronous read</em> ram.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>enq_not_deq_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>full_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>empty_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal signal width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>verbose_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_1rw_large.jpg" src="source\image/bsg_fifo_1rw_large.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-bypass">
<h2>bsg_fifo_bypass<a class="headerlink" href="#bsg-fifo-bypass" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a FIFO bypass circuit.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>fifo_ready_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>fifo_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>fifo_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>fifo_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>fifo_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>fifo_yumi_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_bypass.jpg" src="source\image/bsg_fifo_bypass.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-reorder">
<h2>bsg_fifo_reorder<a class="headerlink" href="#bsg-fifo-reorder" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a reordering circuit for FIFO.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>INPUT</p></td>
<td><p>fifo_alloc_yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>write_v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>write_id_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>write_data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>fifo_deq_yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="5"><p>OUTPUT</p></td>
<td><p>fifo_alloc_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>fifo_alloc_id_o</p></td>
<td><p>lg_els_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>fifo_deq_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>fifo_deq_data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>empty_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>Internal signal range</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_els_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id20"><span class="problematic" id="id21">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_reorder.jpg" src="source\image/bsg_fifo_reorder.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-shift-datapath">
<h2>bsg_fifo_shift_datapath<a class="headerlink" href="#bsg-fifo-shift-datapath" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module creates an array of shift registers, with independently controlled three input muxes.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>sel_i</p></td>
<td><p>els_p*2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>default_p</p></td>
<td><p>default initial value</p></td>
<td><p>{ (width_p) {1’b0} }</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_shift_datapath.jpg" src="source\image/bsg_fifo_shift_datapath.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-fifo-tracker">
<h2>bsg_fifo_tracker<a class="headerlink" href="#bsg-fifo-tracker" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module returns whether FIFO is empty or full.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>enq_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>deq_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="5"><p>OUTPUT</p></td>
<td><p>wptr_r_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>rptr_r_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>rptr_n_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>full_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>empty_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>ptr_width_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id22"><span class="problematic" id="id23">`</span></a>BSG_SAFE_CLOG2(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_fifo_tracker.jpg" src="source\image/bsg_fifo_tracker.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-flatten-2d-array">
<h2>bsg_flatten_2D_array<a class="headerlink" href="#bsg-flatten-2d-array" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module converts a two-dimensional array to a one-dimensional array.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>items_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_flatten_2D_array.jpg" src="source\image/bsg_flatten_2D_array.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-flow-convert">
<h2>bsg_flow_convert<a class="headerlink" href="#bsg-flow-convert" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module converts between the various link-level flow-control protocols.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>fc_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>fc_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>send_v_and_ready_p</p></td>
<td><p>input data width</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>send_v_then_yumi_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>send_ready_then_v_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>send_retry_then_v_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>send_v_and_retry_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>recv_v_and_ready_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>recv_v_then_yumi_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>recv_ready_then_v_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>recv_v_and_retry_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>recv_v_then_retry_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_flow_convert.jpg" src="source\image/bsg_flow_convert.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-flow-counter">
<h2>bsg_flow_counter<a class="headerlink" href="#bsg-flow-counter" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module counts the number of free elements or number of existing elements in the connected module.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>ready_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>count_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>els_p</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>count_free_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>ptr_width_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id24"><span class="problematic" id="id25">`</span></a>BSG_WIDTH(els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_flow_counter.jpg" src="source\image/bsg_flow_counter.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-make-2d-array">
<h2>bsg_make_2D_array<a class="headerlink" href="#bsg-make-2d-array" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module creates a two-dimensional array.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>items_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_make_2D_array.jpg" src="source\image/bsg_make_2D_array.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-one-fifo">
<h2>bsg_one_fifo<a class="headerlink" href="#bsg-one-fifo" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is used to pipeline links and convert interfaces  from valid/ready to valid-&gt;yumi.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>ptr_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_one_fifo.jpg" src="source\image/bsg_one_fifo.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-parallel-in-serial-out">
<h2>bsg_parallel_in_serial_out<a class="headerlink" href="#bsg-parallel-in-serial-out" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes in a multi-word data and serializes it to a single word output.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>valid_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>valid_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>hi_to_lo_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_parallel_in_serial_out.jpg" src="source\image/bsg_parallel_in_serial_out.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-parallel-in-serial-out-dynamic">
<h2>bsg_parallel_in_serial_out_dynamic<a class="headerlink" href="#bsg-parallel-in-serial-out-dynamic" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes in a multi-word data and serializes it to a single word output.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>len_i</p></td>
<td><p>lg_max_els_lp</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>data_i</p></td>
<td><p>max_els_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>len_v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>max_els_p</p></td>
<td><p>input data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_max_els_lp</p></td>
<td><p>input data width</p></td>
<td><p><a href="#id26"><span class="problematic" id="id27">`</span></a>BSG_SAFE_CLOG2(max_els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_parallel_in_serial_out_dynamic.jpg" src="source\image/bsg_parallel_in_serial_out_dynamic.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-permute-box">
<h2>bsg_permute_box<a class="headerlink" href="#bsg-permute-box" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module selects the input signal and outputs it.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>select_i</p></td>
<td><p>lg_items_lp*items_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>OUTPUT</p></td>
<td><p>data_o</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>items_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_items_lp</p></td>
<td><p>input data width</p></td>
<td><p>$bits(items_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_permute_box.jpg" src="source\image/bsg_permute_box.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-ready-to-credit-flow-converter">
<h2>bsg_ready_to_credit_flow_converter<a class="headerlink" href="#bsg-ready-to-credit-flow-converter" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module converts between the valid-ready (input) and valid-credit (output) handshakes, by keeping the count of available credits.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>credit_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>credit_initial_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>credit_max_val_p</p></td>
<td><p>input data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>decimation_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>ptr_width_lp</p></td>
<td><p>internal signal bit width</p></td>
<td><p><a href="#id28"><span class="problematic" id="id29">`</span></a>BSG_WIDTH(credit_max_val_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_ready_to_credit_flow_converter.jpg" src="source\image/bsg_ready_to_credit_flow_converter.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-relay-fifo">
<h2>bsg_relay_fifo<a class="headerlink" href="#bsg-relay-fifo" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module converts between the valid-ready (input) and valid-credit (output) handshakes, by keeping the count of available credits.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_relay_fifo.jpg" src="source\image/bsg_relay_fifo.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-round-robin-1-to-n">
<h2>bsg_round_robin_1_to_n<a class="headerlink" href="#bsg-round-robin-1-to-n" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is intended to take one input and send it to one of several channels in round robin order.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>valid_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>ready_i</p></td>
<td><p>num_out_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>valid_o</p></td>
<td><p>num_out_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>useless</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>num_out_p</p></td>
<td><p>input and output data width</p></td>
<td><p>2</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_round_robin_1_to_n.jpg" src="source\image/bsg_round_robin_1_to_n.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-round-robin-2-to-2">
<h2>bsg_round_robin_2_to_2<a class="headerlink" href="#bsg-round-robin-2-to-2" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is intended for round robining on the input to a pair of fifos.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p*2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_i</p></td>
<td><p>2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>2</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>width_p*2</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>2</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_round_robin_2_to_2.jpg" src="source\image/bsg_round_robin_2_to_2.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-rr-f2f-input">
<h2>bsg_rr_f2f_input<a class="headerlink" href="#bsg-rr-f2f-input" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is intended for round robining on the input to a pair of fifos.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>width_p*2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_i</p></td>
<td><p>2</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>2</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>width_p*2</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>2</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_rr_f2f_input.jpg" src="source\image/bsg_rr_f2f_input.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-round-robin-n-to-1">
<h2>bsg_round_robin_n_to_1<a class="headerlink" href="#bsg-round-robin-n-to-1" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is intended to merge the outputs of several fifos together to act as one.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>num_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>yumi_o</p></td>
<td><p>num_in_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>tag_o</p></td>
<td><p>tag_width_lp</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>num_in_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>strict_p</p></td>
<td><p>select signal</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>tag_width_lp</p></td>
<td><p>output data width</p></td>
<td><p><a href="#id30"><span class="problematic" id="id31">`</span></a>BSG_SAFE_CLOG2(num_in_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_round_robin_n_to_1.jpg" src="source\image/bsg_round_robin_n_to_1.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-sbox">
<h2>bsg_sbox<a class="headerlink" href="#bsg-sbox" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module concentrates working channel signals to reduce the complexity of downstream logic.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="8"><p>INPUT</p></td>
<td><p>calibration_done_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>channel_active_i</p></td>
<td><p>num_channels_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>in_v_i</p></td>
<td><p>num_channels_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>in_data_i</p></td>
<td><p>channel_width_p*num_channels_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>out_me_v_i</p></td>
<td><p>num_in_p*width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>out_me_data_i</p></td>
<td><p>num_in_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>out_me_ready_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>in_yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="6"><p>OUTPUT</p></td>
<td><p>in_yumi_o</p></td>
<td><p>num_channels_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>in_v_o</p></td>
<td><p>num_channels_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>in_data_o</p></td>
<td><p>channel_width_p*num_channels_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>out_me_ready_o</p></td>
<td><p>num_channels_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>out_me_v_o</p></td>
<td><p>num_channels_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>out_me_data_o</p></td>
<td><p>channel_width_p*num_channels_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>num_channels_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>channel_width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>pipeline_indir_p</p></td>
<td><p>select signal</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>pipeline_outdir_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>one_hot_p</p></td>
<td><p>select signal</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_sbox.jpg" src="source\image/bsg_sbox.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-sbox-ctrl-concentrate">
<h2>bsg_sbox_ctrl_concentrate<a class="headerlink" href="#bsg-sbox-ctrl-concentrate" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module generates permutation vectors that perform concentration (fwd) and deconcentration (bkwd).</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>vec_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>fwd_perm_o</p></td>
<td><p>lg_width_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>fwd_valid_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>bkwd_perm_o</p></td>
<td><p>lg_width_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>lg_width_p</p></td>
<td><p>output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_sbox_ctrl_concentrate.jpg" src="source\image/bsg_sbox_ctrl_concentrate.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-scatter-gather">
<h2>bsg_scatter_gather<a class="headerlink" href="#bsg-scatter-gather" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module generates permutation vectors that perform concentration (fwd) and deconcentration (bkwd).</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>vec_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>fwd_o</p></td>
<td><p>lg_width_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>fwd_datapath_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>bk_o</p></td>
<td><p>lg_width_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>bk_datapath_o</p></td>
<td><p>lg_width_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>vec_size_lp</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_scatter_gather.jpg" src="source\image/bsg_scatter_gather.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-serial-in-parallel-out">
<h2>bsg_serial_in_parallel_out<a class="headerlink" href="#bsg-serial-in-parallel-out" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a data structure that takes one word per cycle and allows more than one word per cycle to exit and the number of words extracted can vary dynamically.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>valid_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_cnt_i</p></td>
<td><p>$clog2(out_els_p+1)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>valid_o</p></td>
<td><p>out_els_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>out_els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>internal initial signal bit width</p></td>
<td><p>-1</p></td>
</tr>
<tr class="row-even"><td><p>out_els_p</p></td>
<td><p>input and output data width</p></td>
<td><p>els_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_serial_in_parallel_out.jpg" src="source\image/bsg_serial_in_parallel_out.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-serial-in-parallel-out-dynamic">
<h2>bsg_serial_in_parallel_out_dynamic<a class="headerlink" href="#bsg-serial-in-parallel-out-dynamic" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a data structure that takes one word per cycle and allows more than one word per cycle to exit and the number of words extracted can vary dynamically.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>len_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>data_i</p></td>
<td><p>$clog2(out_els_p+1)</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="4"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>len_ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>max_els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>max_els_p</p></td>
<td><p>internal initial signal bit width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>lg_max_els_lp</p></td>
<td><p>input and output data width</p></td>
<td><p><a href="#id32"><span class="problematic" id="id33">`</span></a>BSG_SAFE_CLOG2(max_els_p)</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_serial_in_parallel_out_dynamic.jpg" src="source\image/bsg_serial_in_parallel_out_dynamic.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-serial-in-parallel-out-full">
<h2>bsg_serial_in_parallel_out_full<a class="headerlink" href="#bsg-serial-in-parallel-out-full" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a simpler version of bsg_serial_in_parallel_out.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>els_p*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>els_p</p></td>
<td><p>output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-even"><td><p>hi_to_lo_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>use_minimal_buffering_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_serial_in_parallel_out_full.jpg" src="source\image/bsg_serial_in_parallel_out_full.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-shift-reg">
<h2>bsg_shift_reg<a class="headerlink" href="#bsg-shift-reg" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module implements a shift register of fixed latency.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>valid_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>data_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>OUTPUT</p></td>
<td><p>valid_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>stages_p</p></td>
<td><p>internal initial signal bit width</p></td>
<td><p>“inv”</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_shift_reg.jpg" src="source\image/bsg_shift_reg.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-sort-4">
<h2>bsg_sort_4<a class="headerlink" href="#bsg-sort-4" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module is a sorting network implementation.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>items_p</p></td>
<td><p>input and output data width</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>t_p</p></td>
<td><p>inclusive range of bits</p></td>
<td><p>width_p-1</p></td>
</tr>
<tr class="row-odd"><td><p>b_p</p></td>
<td><p>inclusive range of bits</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_sort_4.jpg" src="source\image/bsg_sort_4.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-sort-stable">
<h2>bsg_sort_stable<a class="headerlink" href="#bsg-sort-stable" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module implements a stable 4-item sort.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>INPUT</p></td>
<td><p>i</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>OUTPUT</p></td>
<td><p>o</p></td>
<td><p>width_p*items_p</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>items_p</p></td>
<td><p>input and output data width</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>t_p</p></td>
<td><p>inclusive range of bits</p></td>
<td><p>width_p-1</p></td>
</tr>
<tr class="row-odd"><td><p>b_p</p></td>
<td><p>inclusive range of bits</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_sort_stable.jpg" src="source\image/bsg_sort_stable.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-two-buncher">
<h2>bsg_two_buncher<a class="headerlink" href="#bsg-two-buncher" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes an incoming stream of words. if the output is read every cycle, the data passes straight through without latency. if the output is not read, then one element is buffered internally and either one or two elements may be pulled out on the next cycle.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>2*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>2</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_two_buncher.jpg" src="source\image/bsg_two_buncher.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="id34">
<h2>bsg_two_buncher<a class="headerlink" href="#id34" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module takes an incoming stream of words. if the output is read every cycle, the data passes straight through without latency. if the output is not read, then one element is buffered internally and either one or two elements may be pulled out on the next cycle.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>INPUT</p></td>
<td><p>data_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>v_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td><p>ready_i</p></td>
<td><p>width_p</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>data_o</p></td>
<td><p>2*width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>v_o</p></td>
<td><p>2</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>-1</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_two_buncher.jpg" src="source\image/bsg_two_buncher.jpg" />
</div></blockquote>
</li>
</ul>
</div>
<div class="section" id="bsg-two-fifo">
<h2>bsg_two_fifo<a class="headerlink" href="#bsg-two-fifo" title="Permalink to this headline">¶</a></h2>
<ul>
<li><p>Overview</p>
<p>This module implements two element FIFO.</p>
</li>
</ul>
<ul>
<li><p>Port</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 7%" />
<col style="width: 23%" />
<col style="width: 34%" />
<col style="width: 36%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>TYPE</p></td>
<td><p>NAME</p></td>
<td><p>WIDTH</p></td>
<td><p>DESCRIPTION</p></td>
</tr>
<tr class="row-even"><td><p>CLOCK</p></td>
<td><p>clk_i</p></td>
<td><p>1</p></td>
<td><p>clock input port</p></td>
</tr>
<tr class="row-odd"><td><p>RESET</p></td>
<td><p>reset_i</p></td>
<td><p>1</p></td>
<td><p>reset input port</p></td>
</tr>
<tr class="row-even"><td rowspan="2"><p>INPUT</p></td>
<td><p>v_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-odd"><td><p>yumi_i</p></td>
<td><p>1</p></td>
<td><p>data input port</p></td>
</tr>
<tr class="row-even"><td rowspan="3"><p>OUTPUT</p></td>
<td><p>ready_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-odd"><td><p>data_o</p></td>
<td><p>width_p</p></td>
<td><p>data output port</p></td>
</tr>
<tr class="row-even"><td><p>v_o</p></td>
<td><p>1</p></td>
<td><p>data output port</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Parameter</p>
<table class="docutils align-default">
<colgroup>
<col style="width: 24%" />
<col style="width: 46%" />
<col style="width: 30%" />
</colgroup>
<tbody>
<tr class="row-odd"><td><p>NAME</p></td>
<td><p>DESCRIPTION</p></td>
<td><p>DEFAULT</p></td>
</tr>
<tr class="row-even"><td><p>width_p</p></td>
<td><p>input and output data width</p></td>
<td><p>“inv”</p></td>
</tr>
<tr class="row-odd"><td><p>verbose_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>allow_enq_deq_on_full_p</p></td>
<td><p>select signal</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>ready_THEN_valid_p</p></td>
<td><p>select signal</p></td>
<td><p>allow_enq_deq_on_full_p</p></td>
</tr>
</tbody>
</table>
</li>
</ul>
<ul>
<li><p>Assertion</p>
<p>None</p>
</li>
</ul>
<ul>
<li><p>Details &amp; Circuit structure</p>
<blockquote>
<div><img alt="source\image/bsg_two_fifo.jpg" src="source\image/bsg_two_fifo.jpg" />
</div></blockquote>
</li>
</ul>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="bsg_mem.html" class="btn btn-neutral float-right" title="bsg_mem电路库" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="../index.html" class="btn btn-neutral float-left" title="Welcome to BasejumpDoc’s documentation!" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        
        &copy; Copyright 2020, Zion Group

    </p>
  </div>
    
    
    
    Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    
    <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a>
    
    provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>