# RISC-V-core
Building a RISC-V cpu core from scratch in Transactional level verilog
Logic diagram of the final RISC-V CPU core. Ctrl-click here to [explore in its own tab](https://github.com/Mac16661/RISC-V-core/blob/main/riscv-CPU-CORE.svg)

![Final Core](riscv-CPU-CORE.svg)
