{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1516624057369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1516624057369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 13:27:37 2018 " "Processing started: Mon Jan 22 13:27:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1516624057369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624057369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624057369 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1516624057767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "studentdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file studentdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StudentDesign " "Found entity 1: StudentDesign" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624066454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624066456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "krets_12.bdf 1 1 " "Found 1 design units, including 1 entities, in source file krets_12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Krets_12 " "Found entity 1: Krets_12" {  } { { "Krets_12.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/Krets_12.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624066458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "ABS.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/ABS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624066460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segAll-behavior " "Found design unit 1: wb_hexTo7segAll-behavior" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_hexTo7segAll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066831 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segAll " "Found entity 1: wb_hexTo7segAll" {  } { { "wb_hexTo7segAll.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_hexTo7segAll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624066831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_hexto7segone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_hexto7segone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_hexTo7segOne-behavior " "Found design unit 1: wb_hexTo7segOne-behavior" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_hexTo7segOne.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066833 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_hexTo7segOne " "Found entity 1: wb_hexTo7segOne" {  } { { "wb_hexTo7segOne.vhd" "" { Text "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/wb_hexTo7segOne.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1516624066833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624066833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StudentDesign " "Elaborating entity \"StudentDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1516624066864 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "DVO " "Pin \"DVO\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 216 664 840 232 "DVO" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1516624066865 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "STATUS\[7..0\] " "Pin \"STATUS\[7..0\]\" is missing source" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1516624066865 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 264 88 256 280 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1516624066865 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "RESET_N " "Pin \"RESET_N\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 288 88 256 304 "RESET_N" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1516624066865 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI " "Pin \"DVI\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 216 88 256 232 "DVI" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1516624066865 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D " "Pin \"D\" not connected" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D\[7..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1516624066865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ABS ABS:inst " "Elaborating entity \"ABS\" for hierarchy \"ABS:inst\"" {  } { { "StudentDesign.bdf" "inst" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 64 384 536 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516624066866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Krets_12 ABS:inst\|Krets_12:inst3 " "Elaborating entity \"Krets_12\" for hierarchy \"ABS:inst\|Krets_12:inst3\"" {  } { { "ABS.bdf" "inst3" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/ABS.bdf" { { 592 448 544 752 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516624066897 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DVO GND " "Pin \"DVO\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 216 664 840 232 "DVO" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|DVO"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[7\] GND " "Pin \"STATUS\[7\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[6\] GND " "Pin \"STATUS\[6\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[5\] GND " "Pin \"STATUS\[5\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[4\] GND " "Pin \"STATUS\[4\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[3\] GND " "Pin \"STATUS\[3\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[2\] GND " "Pin \"STATUS\[2\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[1\] GND " "Pin \"STATUS\[1\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "STATUS\[0\] GND " "Pin \"STATUS\[0\]\" is stuck at GND" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 664 840 208 "STATUS\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1516624067371 "|StudentDesign|STATUS[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1516624067371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1516624067432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1516624067886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1516624067886 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[7\] " "No output dependent on input pin \"C\[7\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[6\] " "No output dependent on input pin \"C\[6\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[5\] " "No output dependent on input pin \"C\[5\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[3\] " "No output dependent on input pin \"C\[3\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[2\] " "No output dependent on input pin \"C\[2\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[1\] " "No output dependent on input pin \"C\[1\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "C\[0\] " "No output dependent on input pin \"C\[0\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 192 88 256 208 "C" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|C[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 264 88 256 280 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 288 88 256 304 "RESET_N" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DVI " "No output dependent on input pin \"DVI\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 216 88 256 232 "DVI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|DVI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[7\] " "No output dependent on input pin \"D\[7\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[6\] " "No output dependent on input pin \"D\[6\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "No output dependent on input pin \"D\[5\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "No output dependent on input pin \"D\[4\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "StudentDesign.bdf" "" { Schematic "C:/Users/stens/Documents/NTNU/TFE4205/Lab2/StudentDesign.bdf" { { 240 88 256 256 "D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1516624067955 "|StudentDesign|D[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1516624067955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1516624067956 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1516624067956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1516624067956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1516624067956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1516624067989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 22 13:27:47 2018 " "Processing ended: Mon Jan 22 13:27:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1516624067989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1516624067989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1516624067989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1516624067989 ""}
