# tt
Skip to content
Navigation Menu
TinyTapeout
/
tt10-verilog-template

Type / to search
Code
Issues
1
Pull requests
Actions
Projects
Security
Insights
tt10-verilog-template
Public template
TinyTapeout/tt10-verilog-template
Go to file
t
Add file
Folders and files
Name		
Latest commit
urish
urish
chore: update tags for tt10
5077094
 · 
3 days ago
History
.devcontainer
chore: update tags for tt10
3 days ago
.github/workflows
chore: update tags for tt10
3 days ago
.vscode
feat: add "surfer" VCD viewer to dev container
2 months ago
docs
TT07 Verilog Project Template
7 months ago
src
fix: use DECAP_CELL / FILL_CELL settings from PDK
last week
test
docs: mention Surfer as an alternative to GTKWave (#13)
5 days ago
.gitignore
chore: devcontainer setup
2 months ago
LICENSE
TT07 Verilog Project Template
7 months ago
README.md
docs: update url for local hardening doc
5 months ago
info.yaml
style: remove trailing whitespace
5 months ago
Repository files navigation
README
Apache-2.0 license
   

Tiny Tapeout Verilog Project Template
Read the documentation for project
What is Tiny Tapeout?
Tiny Tapeout is an educational project that aims to make it easier and cheaper than ever to get your digital and analog designs manufactured on a real chip.

To learn more and get started, visit https://tinytapeout.com.

Set up your Verilog project
Add your Verilog files to the src folder.
Edit the info.yaml and update information about your project, paying special attention to the source_files and top_module properties. If you are upgrading an existing Tiny Tapeout project, check out our online info.yaml migration tool.
Edit docs/info.md and add a description of your project.
Adapt the testbench to your design. See test/README.md for more information.
The GitHub action will automatically build the ASIC files using OpenLane.

Enable GitHub actions to build the results page
Enabling GitHub Pages
Resources
FAQ
Digital design lessons
Learn how semiconductors work
Join the community
Build your design locally
What next?
Submit your design to the next shuttle.
Edit this README and explain your design, how it works, and how to test it.
Share your project on your social network of choice:
LinkedIn #tinytapeout @TinyTapeout
Mastodon #tinytapeout @matthewvenn
X (formerly Twitter) #tinytapeout @tinytapeout
About
Submission template for Tiny Tapeout 10 - Verilog HDL Projects

Resources
 Readme
License
 Apache-2.0 license
 Activity
 Custom properties
Stars
 0 stars
Watchers
 2 watching
Forks
 1 fork
Report repository
Releases
No releases published
Packages
No packages published
Contributors
5
@urish
@mattvenn
@stevej
@tommythorn
@rishabhrkaushik
Languages
Verilog
38.6%
 
Python
20.6%
 
Makefile
20.2%
 
Dockerfile
18.7%
 
Shell
1.9%
Footer
© 2024 GitHub, Inc.
Footer navigation
Terms
Privacy
Security
Status
Docs
Contact
Manage cookies
Do not share my personal information
