$date
	Fri Oct 08 12:29:07 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " pt $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#6
0"
#12
1"
#18
0"
1!
#24
1"
#30
0"
#36
1"
0!
#42
0"
#48
1"
#54
0"
1!
#60
1"
#66
0"
#72
1"
0!
#78
0"
#84
1"
#90
0"
1!
#96
1"
#102
0"
#108
1"
0!
#114
0"
#120
1"
#126
0"
1!
#132
1"
#138
0"
#144
1"
0!
#150
0"
#156
1"
#162
0"
1!
#168
1"
#174
0"
#180
1"
0!
#186
0"
#192
1"
#198
0"
1!
#204
1"
#210
0"
#216
1"
0!
#222
0"
#228
1"
#234
0"
1!
#240
1"
#246
0"
#252
1"
0!
#258
0"
#264
1"
#270
0"
1!
#276
1"
#282
0"
#288
1"
0!
#294
0"
#300
1"
#306
0"
1!
#312
1"
#318
0"
#324
1"
0!
#330
0"
#336
1"
#342
0"
1!
#348
1"
#354
0"
#360
1"
0!
#366
0"
#372
1"
#378
0"
1!
#384
1"
#390
0"
#396
1"
0!
#402
0"
#408
1"
#414
0"
1!
#420
1"
#426
0"
#432
1"
0!
#438
0"
#444
1"
#450
0"
1!
#456
1"
#462
0"
#468
1"
0!
#474
0"
#480
1"
#486
0"
1!
#492
1"
#498
0"
#500
