module shifter(
	input [7:0]data_in,
	input [2:0]sh_amt,
	input [1:0]opcode,
	output [7:0]data_out
);



always @(*)
	begin
	
	if (sh_amt > 0)
		begin
			case (opcode)
		
				0 : data_out <= {data_in[7 - sh_amt : 0], data_in[7 : ( 7 - sh_amt + 1)};
				1 : data_out <= data_in << sh_amt;
				2 : data_out <= {data_in[sh_amt : 0], data_in[7 : sh_amt - 1]};
				3 : data_out <= data_in >> sh_amt;
		end
	else
		data_out <= data_in;
	
	end




endmodule
