// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _qrf_basic_HH_
#define _qrf_basic_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "qrf_givens_float_s.h"
#include "music_faddfsub_32ncg.h"
#include "music_fmul_32ns_3ibs.h"
#include "qrf_basic_Qi_M_real.h"

namespace ap_rtl {

struct qrf_basic : public sc_module {
    // Port declarations 28
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > A_M_real_address0;
    sc_out< sc_logic > A_M_real_ce0;
    sc_in< sc_lv<32> > A_M_real_q0;
    sc_out< sc_lv<4> > A_M_imag_address0;
    sc_out< sc_logic > A_M_imag_ce0;
    sc_in< sc_lv<32> > A_M_imag_q0;
    sc_out< sc_lv<4> > Q_M_real_address0;
    sc_out< sc_logic > Q_M_real_ce0;
    sc_out< sc_logic > Q_M_real_we0;
    sc_out< sc_lv<32> > Q_M_real_d0;
    sc_out< sc_lv<4> > Q_M_imag_address0;
    sc_out< sc_logic > Q_M_imag_ce0;
    sc_out< sc_logic > Q_M_imag_we0;
    sc_out< sc_lv<32> > Q_M_imag_d0;
    sc_out< sc_lv<4> > R_M_real_address0;
    sc_out< sc_logic > R_M_real_ce0;
    sc_out< sc_logic > R_M_real_we0;
    sc_out< sc_lv<32> > R_M_real_d0;
    sc_out< sc_lv<4> > R_M_imag_address0;
    sc_out< sc_logic > R_M_imag_ce0;
    sc_out< sc_logic > R_M_imag_we0;
    sc_out< sc_lv<32> > R_M_imag_d0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    qrf_basic(sc_module_name name);
    SC_HAS_PROCESS(qrf_basic);

    ~qrf_basic();

    sc_trace_file* mVcdFile;

    qrf_basic_Qi_M_real* Qi_M_real_U;
    qrf_basic_Qi_M_real* Qi_M_imag_U;
    qrf_basic_Qi_M_real* Ri_M_real_U;
    qrf_basic_Qi_M_real* Ri_M_imag_U;
    qrf_givens_float_s* grp_qrf_givens_float_s_fu_584;
    music_faddfsub_32ncg<1,4,32,32,32>* music_faddfsub_32ncg_U71;
    music_faddfsub_32ncg<1,4,32,32,32>* music_faddfsub_32ncg_U72;
    music_fmul_32ns_3ibs<1,2,32,32,32>* music_fmul_32ns_3ibs_U73;
    music_fmul_32ns_3ibs<1,2,32,32,32>* music_fmul_32ns_3ibs_U74;
    sc_signal< sc_lv<36> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<3> > c12_0_reg_484;
    sc_signal< sc_lv<3> > k_0_reg_528;
    sc_signal< sc_lv<3> > k13_0_reg_539;
    sc_signal< sc_lv<3> > c15_0_reg_562;
    sc_signal< sc_lv<3> > c16_0_reg_573;
    sc_signal< sc_lv<32> > Ri_M_real_q0;
    sc_signal< sc_lv<32> > reg_628;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_state16_pp2_stage1_iter0;
    sc_signal< bool > ap_block_state24_pp2_stage1_iter1;
    sc_signal< bool > ap_block_state32_pp2_stage1_iter2;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln511_reg_1604;
    sc_signal< sc_lv<1> > icmp_ln513_reg_1613;
    sc_signal< sc_lv<32> > Ri_M_imag_q0;
    sc_signal< sc_lv<32> > reg_634;
    sc_signal< sc_lv<32> > Ri_M_real_q1;
    sc_signal< sc_lv<32> > reg_640;
    sc_signal< sc_lv<32> > Ri_M_imag_q1;
    sc_signal< sc_lv<32> > reg_646;
    sc_signal< sc_lv<32> > grp_fu_611_p2;
    sc_signal< sc_lv<32> > reg_652;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_state17_pp2_stage2_iter0;
    sc_signal< bool > ap_block_state25_pp2_stage2_iter1;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage6;
    sc_signal< bool > ap_block_state21_pp2_stage6_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage6_iter1;
    sc_signal< bool > ap_block_pp2_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_state36_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state44_pp3_stage2_iter1;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln519_reg_1646;
    sc_signal< sc_lv<1> > icmp_ln521_reg_1655;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage6;
    sc_signal< bool > ap_block_state40_pp3_stage6_iter0;
    sc_signal< bool > ap_block_state48_pp3_stage6_iter1;
    sc_signal< bool > ap_block_pp3_stage6_11001;
    sc_signal< sc_lv<32> > grp_fu_616_p2;
    sc_signal< sc_lv<32> > reg_657;
    sc_signal< sc_lv<32> > reg_662;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< bool > ap_block_state18_pp2_stage3_iter0;
    sc_signal< bool > ap_block_state26_pp2_stage3_iter1;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage7;
    sc_signal< bool > ap_block_state22_pp2_stage7_iter0;
    sc_signal< bool > ap_block_state30_pp2_stage7_iter1;
    sc_signal< bool > ap_block_pp2_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage3;
    sc_signal< bool > ap_block_state37_pp3_stage3_iter0;
    sc_signal< bool > ap_block_state45_pp3_stage3_iter1;
    sc_signal< bool > ap_block_pp3_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage7;
    sc_signal< bool > ap_block_state41_pp3_stage7_iter0;
    sc_signal< bool > ap_block_state49_pp3_stage7_iter1;
    sc_signal< bool > ap_block_pp3_stage7_11001;
    sc_signal< sc_lv<32> > reg_667;
    sc_signal< sc_lv<32> > reg_672;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage4;
    sc_signal< bool > ap_block_state19_pp2_stage4_iter0;
    sc_signal< bool > ap_block_state27_pp2_stage4_iter1;
    sc_signal< bool > ap_block_pp2_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_state15_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage4;
    sc_signal< bool > ap_block_state38_pp3_stage4_iter0;
    sc_signal< bool > ap_block_state46_pp3_stage4_iter1;
    sc_signal< bool > ap_block_pp3_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_state34_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state50_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<32> > reg_678;
    sc_signal< sc_lv<32> > reg_684;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage5;
    sc_signal< bool > ap_block_state20_pp2_stage5_iter0;
    sc_signal< bool > ap_block_state28_pp2_stage5_iter1;
    sc_signal< bool > ap_block_pp2_stage5_11001;
    sc_signal< sc_lv<1> > icmp_ln513_reg_1613_pp2_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage5;
    sc_signal< bool > ap_block_state39_pp3_stage5_iter0;
    sc_signal< bool > ap_block_state47_pp3_stage5_iter1;
    sc_signal< bool > ap_block_pp3_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< bool > ap_block_state35_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state43_pp3_stage1_iter1;
    sc_signal< bool > ap_block_state51_pp3_stage1_iter2;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln521_reg_1655_pp3_iter1_reg;
    sc_signal< sc_lv<32> > reg_690;
    sc_signal< sc_lv<32> > grp_fu_597_p2;
    sc_signal< sc_lv<32> > reg_696;
    sc_signal< sc_lv<32> > reg_701;
    sc_signal< sc_lv<32> > reg_706;
    sc_signal< sc_lv<32> > reg_711;
    sc_signal< sc_lv<32> > reg_716;
    sc_signal< sc_lv<32> > reg_721;
    sc_signal< sc_lv<32> > grp_fu_602_p2;
    sc_signal< sc_lv<32> > reg_726;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_lv<32> > reg_733;
    sc_signal< sc_lv<2> > add_ln459_fu_738_p2;
    sc_signal< sc_lv<2> > add_ln459_reg_1387;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<2> > add_ln459_1_fu_744_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<2> > add_ln460_fu_776_p2;
    sc_signal< sc_lv<2> > add_ln460_reg_1403;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<2> > add_ln460_1_fu_782_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln471_fu_814_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > r_fu_820_p2;
    sc_signal< sc_lv<3> > r_reg_1423;
    sc_signal< sc_lv<6> > zext_ln1067_fu_838_p1;
    sc_signal< sc_lv<6> > zext_ln1067_reg_1428;
    sc_signal< sc_lv<4> > Qi_M_real_addr_1_reg_1434;
    sc_signal< sc_lv<4> > Qi_M_imag_addr_1_reg_1439;
    sc_signal< sc_lv<3> > c_1_fu_860_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln480_fu_887_p2;
    sc_signal< sc_lv<1> > icmp_ln480_reg_1455;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<3> > c_fu_893_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln482_2_fu_908_p1;
    sc_signal< sc_lv<64> > zext_ln482_2_reg_1464;
    sc_signal< sc_lv<4> > add_ln486_fu_950_p2;
    sc_signal< sc_lv<4> > add_ln486_reg_1483;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<2> > select_ln486_fu_962_p3;
    sc_signal< sc_lv<2> > select_ln486_reg_1488;
    sc_signal< sc_lv<1> > icmp_ln486_fu_944_p2;
    sc_signal< sc_lv<1> > select_ln486_1_fu_987_p3;
    sc_signal< sc_lv<1> > select_ln486_1_reg_1493;
    sc_signal< sc_lv<3> > select_ln486_3_fu_1023_p3;
    sc_signal< sc_lv<3> > select_ln486_3_reg_1498;
    sc_signal< sc_lv<3> > select_ln486_4_fu_1041_p3;
    sc_signal< sc_lv<3> > select_ln486_4_reg_1503;
    sc_signal< sc_lv<32> > select_ln486_5_fu_1061_p3;
    sc_signal< sc_lv<32> > select_ln486_5_reg_1508;
    sc_signal< sc_lv<32> > zext_ln498_fu_1069_p1;
    sc_signal< sc_lv<32> > zext_ln498_reg_1513;
    sc_signal< sc_lv<1> > icmp_ln499_fu_1077_p2;
    sc_signal< sc_lv<5> > zext_ln503_fu_1091_p1;
    sc_signal< sc_lv<5> > zext_ln503_reg_1522;
    sc_signal< sc_lv<4> > Ri_M_real_addr_2_reg_1528;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_2_reg_1534;
    sc_signal< sc_lv<5> > zext_ln503_2_fu_1115_p1;
    sc_signal< sc_lv<5> > zext_ln503_2_reg_1540;
    sc_signal< sc_lv<4> > Ri_M_real_addr_3_reg_1546;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_3_reg_1551;
    sc_signal< sc_lv<32> > p_r_M_imag_4_reg_1556;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_qrf_givens_float_s_fu_584_ap_ready;
    sc_signal< sc_logic > grp_qrf_givens_float_s_fu_584_ap_done;
    sc_signal< sc_lv<32> > p_r_M_real_4_reg_1562;
    sc_signal< sc_lv<32> > p_r_M_imag_3_reg_1568;
    sc_signal< sc_lv<32> > p_r_M_real_3_reg_1574;
    sc_signal< sc_lv<32> > p_r_M_imag_1_reg_1580;
    sc_signal< sc_lv<32> > p_r_M_real_1_reg_1586;
    sc_signal< sc_lv<32> > p_r_M_imag_reg_1592;
    sc_signal< sc_lv<32> > p_r_M_real_reg_1598;
    sc_signal< sc_lv<1> > icmp_ln511_fu_1168_p2;
    sc_signal< sc_lv<3> > k_fu_1174_p2;
    sc_signal< sc_lv<3> > k_reg_1608;
    sc_signal< sc_lv<1> > icmp_ln513_fu_1180_p2;
    sc_signal< sc_lv<1> > icmp_ln513_reg_1613_pp2_iter2_reg;
    sc_signal< sc_lv<4> > Ri_M_real_addr_5_reg_1617;
    sc_signal< sc_lv<4> > Ri_M_real_addr_5_reg_1617_pp2_iter1_reg;
    sc_signal< sc_lv<4> > Ri_M_real_addr_6_reg_1623;
    sc_signal< sc_lv<4> > Ri_M_real_addr_6_reg_1623_pp2_iter1_reg;
    sc_signal< sc_lv<4> > Ri_M_real_addr_6_reg_1623_pp2_iter2_reg;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_5_reg_1629;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_5_reg_1629_pp2_iter1_reg;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_6_reg_1635;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_6_reg_1635_pp2_iter1_reg;
    sc_signal< sc_lv<4> > Ri_M_imag_addr_6_reg_1635_pp2_iter2_reg;
    sc_signal< sc_lv<32> > add_ln521_1_fu_1211_p2;
    sc_signal< sc_lv<32> > add_ln521_1_reg_1641;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<1> > icmp_ln519_fu_1215_p2;
    sc_signal< sc_lv<3> > k_1_fu_1221_p2;
    sc_signal< sc_lv<3> > k_1_reg_1650;
    sc_signal< sc_lv<1> > icmp_ln521_fu_1231_p2;
    sc_signal< sc_lv<1> > icmp_ln521_reg_1655_pp3_iter2_reg;
    sc_signal< sc_lv<4> > Qi_M_real_addr_4_reg_1659;
    sc_signal< sc_lv<4> > Qi_M_real_addr_4_reg_1659_pp3_iter1_reg;
    sc_signal< sc_lv<4> > Qi_M_real_addr_5_reg_1665;
    sc_signal< sc_lv<4> > Qi_M_real_addr_5_reg_1665_pp3_iter1_reg;
    sc_signal< sc_lv<4> > Qi_M_real_addr_5_reg_1665_pp3_iter2_reg;
    sc_signal< sc_lv<4> > Qi_M_imag_addr_4_reg_1670;
    sc_signal< sc_lv<4> > Qi_M_imag_addr_4_reg_1670_pp3_iter1_reg;
    sc_signal< sc_lv<4> > Qi_M_imag_addr_5_reg_1676;
    sc_signal< sc_lv<4> > Qi_M_imag_addr_5_reg_1676_pp3_iter1_reg;
    sc_signal< sc_lv<4> > Qi_M_imag_addr_5_reg_1676_pp3_iter2_reg;
    sc_signal< sc_lv<32> > Qi_M_real_q0;
    sc_signal< sc_lv<32> > p_t_real_2_reg_1681;
    sc_signal< sc_lv<32> > Qi_M_imag_q0;
    sc_signal< sc_lv<32> > p_t_imag_2_reg_1686;
    sc_signal< sc_lv<32> > Qi_M_real_q1;
    sc_signal< sc_lv<32> > p_t_real_3_reg_1691;
    sc_signal< sc_lv<32> > Qi_M_imag_q1;
    sc_signal< sc_lv<32> > p_t_imag_3_reg_1696;
    sc_signal< sc_lv<2> > grp_fu_623_p2;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_lv<1> > icmp_ln532_fu_1262_p2;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_lv<3> > r_1_fu_1268_p2;
    sc_signal< sc_lv<3> > r_1_reg_1710;
    sc_signal< sc_lv<6> > zext_ln545_fu_1274_p1;
    sc_signal< sc_lv<6> > zext_ln545_reg_1715;
    sc_signal< sc_lv<6> > zext_ln533_fu_1286_p1;
    sc_signal< sc_lv<6> > zext_ln533_reg_1720;
    sc_signal< sc_lv<1> > icmp_ln533_fu_1290_p2;
    sc_signal< sc_lv<1> > icmp_ln533_reg_1726;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state54_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state55_pp4_stage0_iter1;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<3> > c_2_fu_1296_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<5> > tmp_11_fu_1306_p3;
    sc_signal< sc_lv<5> > tmp_11_reg_1735;
    sc_signal< sc_lv<1> > icmp_ln541_fu_1354_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< bool > ap_block_state57_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state58_pp5_stage0_iter1;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<3> > c_3_fu_1360_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<1> > icmp_ln543_fu_1366_p2;
    sc_signal< sc_lv<1> > icmp_ln543_reg_1759;
    sc_signal< sc_lv<64> > zext_ln545_2_fu_1381_p1;
    sc_signal< sc_lv<64> > zext_ln545_2_reg_1763;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state15;
    sc_signal< bool > ap_block_pp2_stage7_subdone;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state34;
    sc_signal< bool > ap_block_pp3_stage7_subdone;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state54;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state57;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< sc_lv<4> > Qi_M_real_address0;
    sc_signal< sc_logic > Qi_M_real_ce0;
    sc_signal< sc_logic > Qi_M_real_we0;
    sc_signal< sc_lv<32> > Qi_M_real_d0;
    sc_signal< sc_lv<4> > Qi_M_real_address1;
    sc_signal< sc_logic > Qi_M_real_ce1;
    sc_signal< sc_logic > Qi_M_real_we1;
    sc_signal< sc_lv<32> > Qi_M_real_d1;
    sc_signal< sc_lv<4> > Qi_M_imag_address0;
    sc_signal< sc_logic > Qi_M_imag_ce0;
    sc_signal< sc_logic > Qi_M_imag_we0;
    sc_signal< sc_lv<4> > Qi_M_imag_address1;
    sc_signal< sc_logic > Qi_M_imag_ce1;
    sc_signal< sc_logic > Qi_M_imag_we1;
    sc_signal< sc_lv<32> > Qi_M_imag_d1;
    sc_signal< sc_lv<4> > Ri_M_real_address0;
    sc_signal< sc_logic > Ri_M_real_ce0;
    sc_signal< sc_logic > Ri_M_real_we0;
    sc_signal< sc_lv<32> > Ri_M_real_d0;
    sc_signal< sc_lv<4> > Ri_M_real_address1;
    sc_signal< sc_logic > Ri_M_real_ce1;
    sc_signal< sc_logic > Ri_M_real_we1;
    sc_signal< sc_lv<32> > Ri_M_real_d1;
    sc_signal< sc_lv<4> > Ri_M_imag_address0;
    sc_signal< sc_logic > Ri_M_imag_ce0;
    sc_signal< sc_logic > Ri_M_imag_we0;
    sc_signal< sc_lv<32> > Ri_M_imag_d0;
    sc_signal< sc_lv<4> > Ri_M_imag_address1;
    sc_signal< sc_logic > Ri_M_imag_ce1;
    sc_signal< sc_logic > Ri_M_imag_we1;
    sc_signal< sc_lv<32> > Ri_M_imag_d1;
    sc_signal< sc_logic > grp_qrf_givens_float_s_fu_584_ap_start;
    sc_signal< sc_logic > grp_qrf_givens_float_s_fu_584_ap_idle;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_0;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_1;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_2;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_3;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_4;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_5;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_6;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_7;
    sc_signal< sc_lv<32> > grp_qrf_givens_float_s_fu_584_ap_return_8;
    sc_signal< sc_lv<2> > phi_ln459_reg_415;
    sc_signal< sc_lv<1> > icmp_ln459_fu_764_p2;
    sc_signal< sc_lv<1> > icmp_ln459_1_fu_770_p2;
    sc_signal< sc_lv<2> > phi_ln459_1_reg_427;
    sc_signal< sc_lv<2> > phi_ln460_reg_438;
    sc_signal< sc_lv<1> > icmp_ln460_fu_802_p2;
    sc_signal< sc_lv<1> > icmp_ln460_1_fu_808_p2;
    sc_signal< sc_lv<2> > phi_ln460_1_reg_450;
    sc_signal< sc_lv<3> > r_0_reg_461;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<3> > c_0_reg_473;
    sc_signal< sc_lv<1> > icmp_ln472_fu_854_p2;
    sc_signal< sc_lv<4> > indvar_flatten_reg_495;
    sc_signal< sc_lv<3> > j_0_reg_506;
    sc_signal< sc_lv<2> > i_0_reg_517;
    sc_signal< sc_lv<3> > ap_phi_mux_k_0_phi_fu_532_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_k13_0_phi_fu_543_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<3> > r14_0_reg_550;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > grp_qrf_givens_float_s_fu_584_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln1027_fu_758_p1;
    sc_signal< sc_lv<64> > zext_ln1027_1_fu_796_p1;
    sc_signal< sc_lv<64> > zext_ln1067_1_fu_848_p1;
    sc_signal< sc_lv<64> > zext_ln1067_3_fu_881_p1;
    sc_signal< sc_lv<1> > icmp_ln474_fu_866_p2;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln503_1_fu_1101_p1;
    sc_signal< sc_lv<64> > zext_ln503_3_fu_1125_p1;
    sc_signal< sc_lv<64> > zext_ln516_1_fu_1194_p1;
    sc_signal< sc_lv<64> > zext_ln516_2_fu_1205_p1;
    sc_signal< sc_lv<64> > zext_ln524_1_fu_1245_p1;
    sc_signal< sc_lv<64> > zext_ln524_2_fu_1256_p1;
    sc_signal< sc_lv<64> > zext_ln538_3_fu_1319_p1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<64> > zext_ln538_2_fu_1333_p1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< bool > ap_block_pp3_stage4;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< bool > ap_block_pp3_stage5;
    sc_signal< bool > ap_block_pp2_stage4;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< bool > ap_block_pp2_stage5;
    sc_signal< sc_lv<32> > grp_fu_597_p0;
    sc_signal< sc_lv<32> > grp_fu_597_p1;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< bool > ap_block_pp2_stage6;
    sc_signal< bool > ap_block_pp2_stage7;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< bool > ap_block_pp3_stage3;
    sc_signal< bool > ap_block_pp3_stage6;
    sc_signal< bool > ap_block_pp3_stage7;
    sc_signal< bool > ap_block_pp3_stage2;
    sc_signal< sc_lv<32> > grp_fu_602_p0;
    sc_signal< sc_lv<32> > grp_fu_602_p1;
    sc_signal< sc_lv<32> > grp_fu_611_p0;
    sc_signal< sc_lv<32> > grp_fu_611_p1;
    sc_signal< sc_lv<32> > grp_fu_616_p0;
    sc_signal< sc_lv<32> > grp_fu_616_p1;
    sc_signal< sc_lv<2> > grp_fu_623_p0;
    sc_signal< sc_lv<4> > tmp_5_fu_750_p3;
    sc_signal< sc_lv<4> > tmp_12_fu_788_p3;
    sc_signal< sc_lv<5> > tmp_7_fu_830_p3;
    sc_signal< sc_lv<6> > zext_ln482_fu_826_p1;
    sc_signal< sc_lv<6> > add_ln1067_fu_842_p2;
    sc_signal< sc_lv<6> > zext_ln1067_2_fu_872_p1;
    sc_signal< sc_lv<6> > add_ln1067_1_fu_876_p2;
    sc_signal< sc_lv<6> > zext_ln482_1_fu_899_p1;
    sc_signal< sc_lv<6> > add_ln482_fu_903_p2;
    sc_signal< sc_lv<1> > icmp_ln490_fu_918_p2;
    sc_signal< sc_lv<32> > zext_ln486_fu_914_p1;
    sc_signal< sc_lv<32> > zext_ln490_fu_924_p1;
    sc_signal< sc_lv<32> > xor_ln521_fu_932_p2;
    sc_signal< sc_lv<1> > icmp_ln498_fu_956_p2;
    sc_signal< sc_lv<3> > add_ln513_1_fu_971_p2;
    sc_signal< sc_lv<1> > icmp_ln490_1_fu_981_p2;
    sc_signal< sc_lv<3> > zext_ln499_1_fu_999_p1;
    sc_signal< sc_lv<3> > zext_ln499_fu_928_p1;
    sc_signal< sc_lv<3> > sub_ln499_fu_1003_p2;
    sc_signal< sc_lv<3> > sub_ln499_1_fu_1009_p2;
    sc_signal< sc_lv<3> > add_ln513_fu_1035_p2;
    sc_signal< sc_lv<32> > zext_ln486_1_fu_977_p1;
    sc_signal< sc_lv<32> > zext_ln490_1_fu_995_p1;
    sc_signal< sc_lv<32> > xor_ln521_1_fu_1049_p2;
    sc_signal< sc_lv<32> > add_ln521_2_fu_1055_p2;
    sc_signal< sc_lv<32> > add_ln521_fu_938_p2;
    sc_signal< sc_lv<3> > zext_ln498_2_fu_1073_p1;
    sc_signal< sc_lv<3> > select_ln486_2_fu_1015_p3;
    sc_signal< sc_lv<4> > tmp_8_fu_1083_p3;
    sc_signal< sc_lv<5> > zext_ln513_fu_1031_p1;
    sc_signal< sc_lv<5> > add_ln503_1_fu_1095_p2;
    sc_signal< sc_lv<4> > tmp_9_fu_1107_p3;
    sc_signal< sc_lv<5> > add_ln503_2_fu_1119_p2;
    sc_signal< sc_lv<5> > zext_ln516_fu_1185_p1;
    sc_signal< sc_lv<5> > add_ln516_fu_1189_p2;
    sc_signal< sc_lv<5> > add_ln516_1_fu_1200_p2;
    sc_signal< sc_lv<32> > zext_ln519_fu_1227_p1;
    sc_signal< sc_lv<5> > zext_ln524_fu_1236_p1;
    sc_signal< sc_lv<5> > add_ln524_fu_1240_p2;
    sc_signal< sc_lv<5> > add_ln524_1_fu_1251_p2;
    sc_signal< sc_lv<5> > tmp_10_fu_1278_p3;
    sc_signal< sc_lv<6> > zext_ln538_fu_1302_p1;
    sc_signal< sc_lv<6> > add_ln538_1_fu_1314_p2;
    sc_signal< sc_lv<6> > zext_ln538_1_fu_1325_p1;
    sc_signal< sc_lv<6> > add_ln538_fu_1328_p2;
    sc_signal< sc_lv<32> > bitcast_ln155_fu_1339_p1;
    sc_signal< sc_lv<32> > xor_ln155_fu_1343_p2;
    sc_signal< sc_lv<6> > zext_ln545_1_fu_1372_p1;
    sc_signal< sc_lv<6> > add_ln545_fu_1376_p2;
    sc_signal< sc_lv<2> > grp_fu_597_opcode;
    sc_signal< bool > ap_block_pp2_stage4_00001;
    sc_signal< bool > ap_block_pp2_stage6_00001;
    sc_signal< bool > ap_block_pp2_stage0_00001;
    sc_signal< bool > ap_block_pp2_stage1_00001;
    sc_signal< bool > ap_block_pp2_stage2_00001;
    sc_signal< bool > ap_block_pp3_stage4_00001;
    sc_signal< bool > ap_block_pp3_stage6_00001;
    sc_signal< bool > ap_block_pp3_stage0_00001;
    sc_signal< bool > ap_block_pp3_stage1_00001;
    sc_signal< bool > ap_block_pp3_stage2_00001;
    sc_signal< bool > ap_block_pp2_stage3_00001;
    sc_signal< bool > ap_block_pp2_stage5_00001;
    sc_signal< bool > ap_block_pp2_stage7_00001;
    sc_signal< bool > ap_block_pp3_stage3_00001;
    sc_signal< bool > ap_block_pp3_stage5_00001;
    sc_signal< bool > ap_block_pp3_stage7_00001;
    sc_signal< sc_lv<2> > grp_fu_602_opcode;
    sc_signal< sc_lv<36> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< bool > ap_block_pp2_stage4_subdone;
    sc_signal< bool > ap_block_pp2_stage5_subdone;
    sc_signal< bool > ap_block_pp2_stage6_subdone;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< bool > ap_block_pp3_stage3_subdone;
    sc_signal< bool > ap_block_pp3_stage4_subdone;
    sc_signal< bool > ap_block_pp3_stage5_subdone;
    sc_signal< bool > ap_block_pp3_stage6_subdone;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<36> ap_ST_fsm_state1;
    static const sc_lv<36> ap_ST_fsm_state2;
    static const sc_lv<36> ap_ST_fsm_state3;
    static const sc_lv<36> ap_ST_fsm_state4;
    static const sc_lv<36> ap_ST_fsm_state5;
    static const sc_lv<36> ap_ST_fsm_state6;
    static const sc_lv<36> ap_ST_fsm_state7;
    static const sc_lv<36> ap_ST_fsm_state8;
    static const sc_lv<36> ap_ST_fsm_pp1_stage0;
    static const sc_lv<36> ap_ST_fsm_state11;
    static const sc_lv<36> ap_ST_fsm_state12;
    static const sc_lv<36> ap_ST_fsm_state13;
    static const sc_lv<36> ap_ST_fsm_state14;
    static const sc_lv<36> ap_ST_fsm_pp2_stage0;
    static const sc_lv<36> ap_ST_fsm_pp2_stage1;
    static const sc_lv<36> ap_ST_fsm_pp2_stage2;
    static const sc_lv<36> ap_ST_fsm_pp2_stage3;
    static const sc_lv<36> ap_ST_fsm_pp2_stage4;
    static const sc_lv<36> ap_ST_fsm_pp2_stage5;
    static const sc_lv<36> ap_ST_fsm_pp2_stage6;
    static const sc_lv<36> ap_ST_fsm_pp2_stage7;
    static const sc_lv<36> ap_ST_fsm_state33;
    static const sc_lv<36> ap_ST_fsm_pp3_stage0;
    static const sc_lv<36> ap_ST_fsm_pp3_stage1;
    static const sc_lv<36> ap_ST_fsm_pp3_stage2;
    static const sc_lv<36> ap_ST_fsm_pp3_stage3;
    static const sc_lv<36> ap_ST_fsm_pp3_stage4;
    static const sc_lv<36> ap_ST_fsm_pp3_stage5;
    static const sc_lv<36> ap_ST_fsm_pp3_stage6;
    static const sc_lv<36> ap_ST_fsm_pp3_stage7;
    static const sc_lv<36> ap_ST_fsm_state52;
    static const sc_lv<36> ap_ST_fsm_state53;
    static const sc_lv<36> ap_ST_fsm_pp4_stage0;
    static const sc_lv<36> ap_ST_fsm_state56;
    static const sc_lv<36> ap_ST_fsm_pp5_stage0;
    static const sc_lv<36> ap_ST_fsm_state59;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<32> ap_const_lv32_80000000;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_M_imag_address0();
    void thread_A_M_imag_ce0();
    void thread_A_M_real_address0();
    void thread_A_M_real_ce0();
    void thread_Q_M_imag_address0();
    void thread_Q_M_imag_ce0();
    void thread_Q_M_imag_d0();
    void thread_Q_M_imag_we0();
    void thread_Q_M_real_address0();
    void thread_Q_M_real_ce0();
    void thread_Q_M_real_d0();
    void thread_Q_M_real_we0();
    void thread_Qi_M_imag_address0();
    void thread_Qi_M_imag_address1();
    void thread_Qi_M_imag_ce0();
    void thread_Qi_M_imag_ce1();
    void thread_Qi_M_imag_d1();
    void thread_Qi_M_imag_we0();
    void thread_Qi_M_imag_we1();
    void thread_Qi_M_real_address0();
    void thread_Qi_M_real_address1();
    void thread_Qi_M_real_ce0();
    void thread_Qi_M_real_ce1();
    void thread_Qi_M_real_d0();
    void thread_Qi_M_real_d1();
    void thread_Qi_M_real_we0();
    void thread_Qi_M_real_we1();
    void thread_R_M_imag_address0();
    void thread_R_M_imag_ce0();
    void thread_R_M_imag_d0();
    void thread_R_M_imag_we0();
    void thread_R_M_real_address0();
    void thread_R_M_real_ce0();
    void thread_R_M_real_d0();
    void thread_R_M_real_we0();
    void thread_Ri_M_imag_address0();
    void thread_Ri_M_imag_address1();
    void thread_Ri_M_imag_ce0();
    void thread_Ri_M_imag_ce1();
    void thread_Ri_M_imag_d0();
    void thread_Ri_M_imag_d1();
    void thread_Ri_M_imag_we0();
    void thread_Ri_M_imag_we1();
    void thread_Ri_M_real_address0();
    void thread_Ri_M_real_address1();
    void thread_Ri_M_real_ce0();
    void thread_Ri_M_real_ce1();
    void thread_Ri_M_real_d0();
    void thread_Ri_M_real_d1();
    void thread_Ri_M_real_we0();
    void thread_Ri_M_real_we1();
    void thread_add_ln1067_1_fu_876_p2();
    void thread_add_ln1067_fu_842_p2();
    void thread_add_ln459_1_fu_744_p2();
    void thread_add_ln459_fu_738_p2();
    void thread_add_ln460_1_fu_782_p2();
    void thread_add_ln460_fu_776_p2();
    void thread_add_ln482_fu_903_p2();
    void thread_add_ln486_fu_950_p2();
    void thread_add_ln503_1_fu_1095_p2();
    void thread_add_ln503_2_fu_1119_p2();
    void thread_add_ln513_1_fu_971_p2();
    void thread_add_ln513_fu_1035_p2();
    void thread_add_ln516_1_fu_1200_p2();
    void thread_add_ln516_fu_1189_p2();
    void thread_add_ln521_1_fu_1211_p2();
    void thread_add_ln521_2_fu_1055_p2();
    void thread_add_ln521_fu_938_p2();
    void thread_add_ln524_1_fu_1251_p2();
    void thread_add_ln524_fu_1240_p2();
    void thread_add_ln538_1_fu_1314_p2();
    void thread_add_ln538_fu_1328_p2();
    void thread_add_ln545_fu_1376_p2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp2_stage4();
    void thread_ap_CS_fsm_pp2_stage5();
    void thread_ap_CS_fsm_pp2_stage6();
    void thread_ap_CS_fsm_pp2_stage7();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp3_stage3();
    void thread_ap_CS_fsm_pp3_stage4();
    void thread_ap_CS_fsm_pp3_stage5();
    void thread_ap_CS_fsm_pp3_stage6();
    void thread_ap_CS_fsm_pp3_stage7();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_00001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_00001();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_00001();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_00001();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp2_stage4();
    void thread_ap_block_pp2_stage4_00001();
    void thread_ap_block_pp2_stage4_11001();
    void thread_ap_block_pp2_stage4_subdone();
    void thread_ap_block_pp2_stage5();
    void thread_ap_block_pp2_stage5_00001();
    void thread_ap_block_pp2_stage5_11001();
    void thread_ap_block_pp2_stage5_subdone();
    void thread_ap_block_pp2_stage6();
    void thread_ap_block_pp2_stage6_00001();
    void thread_ap_block_pp2_stage6_11001();
    void thread_ap_block_pp2_stage6_subdone();
    void thread_ap_block_pp2_stage7();
    void thread_ap_block_pp2_stage7_00001();
    void thread_ap_block_pp2_stage7_11001();
    void thread_ap_block_pp2_stage7_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_00001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_00001();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2();
    void thread_ap_block_pp3_stage2_00001();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_pp3_stage3();
    void thread_ap_block_pp3_stage3_00001();
    void thread_ap_block_pp3_stage3_11001();
    void thread_ap_block_pp3_stage3_subdone();
    void thread_ap_block_pp3_stage4();
    void thread_ap_block_pp3_stage4_00001();
    void thread_ap_block_pp3_stage4_11001();
    void thread_ap_block_pp3_stage4_subdone();
    void thread_ap_block_pp3_stage5();
    void thread_ap_block_pp3_stage5_00001();
    void thread_ap_block_pp3_stage5_11001();
    void thread_ap_block_pp3_stage5_subdone();
    void thread_ap_block_pp3_stage6();
    void thread_ap_block_pp3_stage6_00001();
    void thread_ap_block_pp3_stage6_11001();
    void thread_ap_block_pp3_stage6_subdone();
    void thread_ap_block_pp3_stage7();
    void thread_ap_block_pp3_stage7_00001();
    void thread_ap_block_pp3_stage7_11001();
    void thread_ap_block_pp3_stage7_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state15_pp2_stage0_iter0();
    void thread_ap_block_state16_pp2_stage1_iter0();
    void thread_ap_block_state17_pp2_stage2_iter0();
    void thread_ap_block_state18_pp2_stage3_iter0();
    void thread_ap_block_state19_pp2_stage4_iter0();
    void thread_ap_block_state20_pp2_stage5_iter0();
    void thread_ap_block_state21_pp2_stage6_iter0();
    void thread_ap_block_state22_pp2_stage7_iter0();
    void thread_ap_block_state23_pp2_stage0_iter1();
    void thread_ap_block_state24_pp2_stage1_iter1();
    void thread_ap_block_state25_pp2_stage2_iter1();
    void thread_ap_block_state26_pp2_stage3_iter1();
    void thread_ap_block_state27_pp2_stage4_iter1();
    void thread_ap_block_state28_pp2_stage5_iter1();
    void thread_ap_block_state29_pp2_stage6_iter1();
    void thread_ap_block_state30_pp2_stage7_iter1();
    void thread_ap_block_state31_pp2_stage0_iter2();
    void thread_ap_block_state32_pp2_stage1_iter2();
    void thread_ap_block_state34_pp3_stage0_iter0();
    void thread_ap_block_state35_pp3_stage1_iter0();
    void thread_ap_block_state36_pp3_stage2_iter0();
    void thread_ap_block_state37_pp3_stage3_iter0();
    void thread_ap_block_state38_pp3_stage4_iter0();
    void thread_ap_block_state39_pp3_stage5_iter0();
    void thread_ap_block_state40_pp3_stage6_iter0();
    void thread_ap_block_state41_pp3_stage7_iter0();
    void thread_ap_block_state42_pp3_stage0_iter1();
    void thread_ap_block_state43_pp3_stage1_iter1();
    void thread_ap_block_state44_pp3_stage2_iter1();
    void thread_ap_block_state45_pp3_stage3_iter1();
    void thread_ap_block_state46_pp3_stage4_iter1();
    void thread_ap_block_state47_pp3_stage5_iter1();
    void thread_ap_block_state48_pp3_stage6_iter1();
    void thread_ap_block_state49_pp3_stage7_iter1();
    void thread_ap_block_state50_pp3_stage0_iter2();
    void thread_ap_block_state51_pp3_stage1_iter2();
    void thread_ap_block_state54_pp4_stage0_iter0();
    void thread_ap_block_state55_pp4_stage0_iter1();
    void thread_ap_block_state57_pp5_stage0_iter0();
    void thread_ap_block_state58_pp5_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp1_exit_iter0_state9();
    void thread_ap_condition_pp2_exit_iter0_state15();
    void thread_ap_condition_pp3_exit_iter0_state34();
    void thread_ap_condition_pp4_exit_iter0_state54();
    void thread_ap_condition_pp5_exit_iter0_state57();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_phi_mux_k13_0_phi_fu_543_p4();
    void thread_ap_phi_mux_k_0_phi_fu_532_p4();
    void thread_ap_ready();
    void thread_bitcast_ln155_fu_1339_p1();
    void thread_c_1_fu_860_p2();
    void thread_c_2_fu_1296_p2();
    void thread_c_3_fu_1360_p2();
    void thread_c_fu_893_p2();
    void thread_grp_fu_597_opcode();
    void thread_grp_fu_597_p0();
    void thread_grp_fu_597_p1();
    void thread_grp_fu_602_opcode();
    void thread_grp_fu_602_p0();
    void thread_grp_fu_602_p1();
    void thread_grp_fu_611_p0();
    void thread_grp_fu_611_p1();
    void thread_grp_fu_616_p0();
    void thread_grp_fu_616_p1();
    void thread_grp_fu_623_p0();
    void thread_grp_fu_623_p2();
    void thread_grp_qrf_givens_float_s_fu_584_ap_start();
    void thread_icmp_ln459_1_fu_770_p2();
    void thread_icmp_ln459_fu_764_p2();
    void thread_icmp_ln460_1_fu_808_p2();
    void thread_icmp_ln460_fu_802_p2();
    void thread_icmp_ln471_fu_814_p2();
    void thread_icmp_ln472_fu_854_p2();
    void thread_icmp_ln474_fu_866_p2();
    void thread_icmp_ln480_fu_887_p2();
    void thread_icmp_ln486_fu_944_p2();
    void thread_icmp_ln490_1_fu_981_p2();
    void thread_icmp_ln490_fu_918_p2();
    void thread_icmp_ln498_fu_956_p2();
    void thread_icmp_ln499_fu_1077_p2();
    void thread_icmp_ln511_fu_1168_p2();
    void thread_icmp_ln513_fu_1180_p2();
    void thread_icmp_ln519_fu_1215_p2();
    void thread_icmp_ln521_fu_1231_p2();
    void thread_icmp_ln532_fu_1262_p2();
    void thread_icmp_ln533_fu_1290_p2();
    void thread_icmp_ln541_fu_1354_p2();
    void thread_icmp_ln543_fu_1366_p2();
    void thread_k_1_fu_1221_p2();
    void thread_k_fu_1174_p2();
    void thread_r_1_fu_1268_p2();
    void thread_r_fu_820_p2();
    void thread_select_ln486_1_fu_987_p3();
    void thread_select_ln486_2_fu_1015_p3();
    void thread_select_ln486_3_fu_1023_p3();
    void thread_select_ln486_4_fu_1041_p3();
    void thread_select_ln486_5_fu_1061_p3();
    void thread_select_ln486_fu_962_p3();
    void thread_sub_ln499_1_fu_1009_p2();
    void thread_sub_ln499_fu_1003_p2();
    void thread_tmp_10_fu_1278_p3();
    void thread_tmp_11_fu_1306_p3();
    void thread_tmp_12_fu_788_p3();
    void thread_tmp_5_fu_750_p3();
    void thread_tmp_7_fu_830_p3();
    void thread_tmp_8_fu_1083_p3();
    void thread_tmp_9_fu_1107_p3();
    void thread_xor_ln155_fu_1343_p2();
    void thread_xor_ln521_1_fu_1049_p2();
    void thread_xor_ln521_fu_932_p2();
    void thread_zext_ln1027_1_fu_796_p1();
    void thread_zext_ln1027_fu_758_p1();
    void thread_zext_ln1067_1_fu_848_p1();
    void thread_zext_ln1067_2_fu_872_p1();
    void thread_zext_ln1067_3_fu_881_p1();
    void thread_zext_ln1067_fu_838_p1();
    void thread_zext_ln482_1_fu_899_p1();
    void thread_zext_ln482_2_fu_908_p1();
    void thread_zext_ln482_fu_826_p1();
    void thread_zext_ln486_1_fu_977_p1();
    void thread_zext_ln486_fu_914_p1();
    void thread_zext_ln490_1_fu_995_p1();
    void thread_zext_ln490_fu_924_p1();
    void thread_zext_ln498_2_fu_1073_p1();
    void thread_zext_ln498_fu_1069_p1();
    void thread_zext_ln499_1_fu_999_p1();
    void thread_zext_ln499_fu_928_p1();
    void thread_zext_ln503_1_fu_1101_p1();
    void thread_zext_ln503_2_fu_1115_p1();
    void thread_zext_ln503_3_fu_1125_p1();
    void thread_zext_ln503_fu_1091_p1();
    void thread_zext_ln513_fu_1031_p1();
    void thread_zext_ln516_1_fu_1194_p1();
    void thread_zext_ln516_2_fu_1205_p1();
    void thread_zext_ln516_fu_1185_p1();
    void thread_zext_ln519_fu_1227_p1();
    void thread_zext_ln524_1_fu_1245_p1();
    void thread_zext_ln524_2_fu_1256_p1();
    void thread_zext_ln524_fu_1236_p1();
    void thread_zext_ln533_fu_1286_p1();
    void thread_zext_ln538_1_fu_1325_p1();
    void thread_zext_ln538_2_fu_1333_p1();
    void thread_zext_ln538_3_fu_1319_p1();
    void thread_zext_ln538_fu_1302_p1();
    void thread_zext_ln545_1_fu_1372_p1();
    void thread_zext_ln545_2_fu_1381_p1();
    void thread_zext_ln545_fu_1274_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
