;redcode
;assert 1
	SPL 0, #9
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD <0, @2
	DJN -91, @-90
	SUB -7, <-120
	MOV -7, <-20
	JMZ @0, #2
	DJN -1, @-20
	MOV -1, <-26
	MOV -1, <-26
	MOV @121, 106
	JMZ 0, #2
	SLT 702, 10
	SUB 321, 90
	ADD #1, <-0
	SUB 321, 90
	ADD #1, <-0
	ADD 10, 32
	SUB 2, 30
	ADD <2, 0
	SUB @12, @80
	SPL 12, <0
	SUB 321, 90
	CMP 20, 100
	ADD @-127, 100
	ADD -7, <-120
	ADD @-127, 100
	SUB #1, <-0
	ADD <0, @2
	SUB @-127, 100
	JMZ @105, 100
	JMZ @105, 100
	ADD <0, @2
	ADD 321, 90
	ADD <0, @2
	SUB 321, 90
	SLT 702, 10
	SPL 0, #9
	SUB 321, 90
	SPL 0, #5
	ADD 100, 90
	MOV -7, <-20
	ADD -5, -12
	CMP -207, <-120
	SUB 80, @99
	SUB 80, @99
	CMP -207, <-120
