{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512030731477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512030731478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 16:32:11 2017 " "Processing started: Thu Nov 30 16:32:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512030731478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512030731478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scanner -c Scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scanner -c Scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512030731478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512030731782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Display " "Found entity 1: Seven_Segment_Display" {  } { { "Seven_Segment_Display.v" "" { Text "D:/16021019/TimeStop/Seven_Segment_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512030731835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Divider " "Found entity 1: Frequency_Divider" {  } { { "Frequency_Divider.v" "" { Text "D:/16021019/TimeStop/Frequency_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512030731837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.v 1 1 " "Found 1 design units, including 1 entities, in source file selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 Selector " "Found entity 1: Selector" {  } { { "Selector.v" "" { Text "D:/16021019/TimeStop/Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512030731839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanner.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scanner.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scanner " "Found entity 1: Scanner" {  } { { "Scanner.bdf" "" { Schematic "D:/16021019/TimeStop/Scanner.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512030731841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chooser.v 1 1 " "Found 1 design units, including 1 entities, in source file chooser.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chooser " "Found entity 1: Chooser" {  } { { "Chooser.v" "" { Text "D:/16021019/TimeStop/Chooser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512030731842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.bdf" "" { Schematic "D:/16021019/TimeStop/timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512030731844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731844 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand memory.v(8) " "Verilog HDL syntax error at memory.v(8) near text \")\";  expecting an operand" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in1 memory.v(16) " "Verilog HDL Port Declaration error at memory.v(16): cannot redeclare port \"in1\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"in1\";  expecting \";\" memory.v(16) " "Verilog HDL syntax error at memory.v(16) near text \"in1\";  expecting \";\"" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in2 memory.v(16) " "Verilog HDL Port Declaration error at memory.v(16): cannot redeclare port \"in2\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in4 memory.v(16) " "Verilog HDL Port Declaration error at memory.v(16): cannot redeclare port \"in4\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in5 memory.v(16) " "Verilog HDL Port Declaration error at memory.v(16): cannot redeclare port \"in5\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in7 memory.v(16) " "Verilog HDL Port Declaration error at memory.v(16): cannot redeclare port \"in7\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in8 memory.v(16) " "Verilog HDL Port Declaration error at memory.v(16): cannot redeclare port \"in8\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" memory.v(16) " "Verilog HDL syntax error at memory.v(16) near text \"\}\";  expecting \";\"" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in1 memory.v(17) " "Verilog HDL Port Declaration error at memory.v(17): cannot redeclare port \"in1\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"in1\";  expecting \";\" memory.v(17) " "Verilog HDL syntax error at memory.v(17) near text \"in1\";  expecting \";\"" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in2 memory.v(17) " "Verilog HDL Port Declaration error at memory.v(17): cannot redeclare port \"in2\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in4 memory.v(17) " "Verilog HDL Port Declaration error at memory.v(17): cannot redeclare port \"in4\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in5 memory.v(17) " "Verilog HDL Port Declaration error at memory.v(17): cannot redeclare port \"in5\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in7 memory.v(17) " "Verilog HDL Port Declaration error at memory.v(17): cannot redeclare port \"in7\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731846 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_PORT_REDECLARATION" "in8 memory.v(17) " "Verilog HDL Port Declaration error at memory.v(17): cannot redeclare port \"in8\" because it is already fully declared" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10280 "Verilog HDL Port Declaration error at %2!s!: cannot redeclare port \"%1!s!\" because it is already fully declared" 0 0 "Quartus II" 0 -1 1512030731847 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" memory.v(17) " "Verilog HDL syntax error at memory.v(17) near text \"\}\";  expecting \";\"" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1512030731847 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "memory memory.v(1) " "Ignored design unit \"memory\" at memory.v(1) due to previous errors" {  } { { "output_files/memory.v" "" { Text "D:/16021019/TimeStop/output_files/memory.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1512030731847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/memory.v 0 0 " "Found 0 design units, including 0 entities, in source file output_files/memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512030731847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 18 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "320 " "Peak virtual memory: 320 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512030731896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 16:32:11 2017 " "Processing ended: Thu Nov 30 16:32:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512030731896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512030731896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512030731896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512030731896 ""}
