
DTU300_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d14  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08002ef8  08002ef8  00012ef8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002fd0  08002fd0  00012fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002fd4  08002fd4  00012fd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  20000000  08002fd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000510  20000078  08003050  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000588  08003050  00020588  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   00019f8a  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003829  00000000  00000000  0003a02b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000865c  00000000  00000000  0003d854  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000cc0  00000000  00000000  00045eb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000bd8  00000000  00000000  00046b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007516  00000000  00000000  00047748  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003f33  00000000  00000000  0004ec5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00052b91  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002790  00000000  00000000  00052c10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000078 	.word	0x20000078
 8000200:	00000000 	.word	0x00000000
 8000204:	08002ee0 	.word	0x08002ee0

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000007c 	.word	0x2000007c
 8000220:	08002ee0 	.word	0x08002ee0

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b510      	push	{r4, lr}
 8000226:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000228:	4b0e      	ldr	r3, [pc, #56]	; (8000264 <HAL_InitTick+0x40>)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0c      	ldr	r2, [pc, #48]	; (8000268 <HAL_InitTick+0x44>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f8a0 	bl	8000380 <HAL_SYSTICK_Config>
 8000240:	b968      	cbnz	r0, 800025e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000242:	2c0f      	cmp	r4, #15
 8000244:	d901      	bls.n	800024a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000246:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000248:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800024a:	2200      	movs	r2, #0
 800024c:	4621      	mov	r1, r4
 800024e:	f04f 30ff 	mov.w	r0, #4294967295
 8000252:	f000 f857 	bl	8000304 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000256:	4b05      	ldr	r3, [pc, #20]	; (800026c <HAL_InitTick+0x48>)
 8000258:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	bf00      	nop
 8000264:	20000000 	.word	0x20000000
 8000268:	20000010 	.word	0x20000010
 800026c:	20000004 	.word	0x20000004

08000270 <HAL_Init>:
{
 8000270:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000272:	4a07      	ldr	r2, [pc, #28]	; (8000290 <HAL_Init+0x20>)
 8000274:	6813      	ldr	r3, [r2, #0]
 8000276:	f043 0310 	orr.w	r3, r3, #16
 800027a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027c:	2003      	movs	r0, #3
 800027e:	f000 f82f 	bl	80002e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000282:	2000      	movs	r0, #0
 8000284:	f7ff ffce 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000288:	f001 fd0e 	bl	8001ca8 <HAL_MspInit>
}
 800028c:	2000      	movs	r0, #0
 800028e:	bd08      	pop	{r3, pc}
 8000290:	40022000 	.word	0x40022000

08000294 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000294:	4a03      	ldr	r2, [pc, #12]	; (80002a4 <HAL_IncTick+0x10>)
 8000296:	6811      	ldr	r1, [r2, #0]
 8000298:	4b03      	ldr	r3, [pc, #12]	; (80002a8 <HAL_IncTick+0x14>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	440b      	add	r3, r1
 800029e:	6013      	str	r3, [r2, #0]
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	200004a4 	.word	0x200004a4
 80002a8:	20000000 	.word	0x20000000

080002ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002ac:	4b01      	ldr	r3, [pc, #4]	; (80002b4 <HAL_GetTick+0x8>)
 80002ae:	6818      	ldr	r0, [r3, #0]
}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	200004a4 	.word	0x200004a4

080002b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002b8:	b538      	push	{r3, r4, r5, lr}
 80002ba:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002bc:	f7ff fff6 	bl	80002ac <HAL_GetTick>
 80002c0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002c2:	f1b4 3fff 	cmp.w	r4, #4294967295
 80002c6:	d002      	beq.n	80002ce <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80002c8:	4b04      	ldr	r3, [pc, #16]	; (80002dc <HAL_Delay+0x24>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80002ce:	f7ff ffed 	bl	80002ac <HAL_GetTick>
 80002d2:	1b40      	subs	r0, r0, r5
 80002d4:	4284      	cmp	r4, r0
 80002d6:	d8fa      	bhi.n	80002ce <HAL_Delay+0x16>
  {
  }
}
 80002d8:	bd38      	pop	{r3, r4, r5, pc}
 80002da:	bf00      	nop
 80002dc:	20000000 	.word	0x20000000

080002e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002e0:	4a07      	ldr	r2, [pc, #28]	; (8000300 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80002e2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002e8:	041b      	lsls	r3, r3, #16
 80002ea:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002ec:	0200      	lsls	r0, r0, #8
 80002ee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002f2:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80002f4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80002f8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80002fc:	60d0      	str	r0, [r2, #12]
 80002fe:	4770      	bx	lr
 8000300:	e000ed00 	.word	0xe000ed00

08000304 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000304:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000306:	4b16      	ldr	r3, [pc, #88]	; (8000360 <HAL_NVIC_SetPriority+0x5c>)
 8000308:	68db      	ldr	r3, [r3, #12]
 800030a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800030e:	f1c3 0407 	rsb	r4, r3, #7
 8000312:	2c04      	cmp	r4, #4
 8000314:	bf28      	it	cs
 8000316:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000318:	1d1d      	adds	r5, r3, #4
 800031a:	2d06      	cmp	r5, #6
 800031c:	d917      	bls.n	800034e <HAL_NVIC_SetPriority+0x4a>
 800031e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000320:	2501      	movs	r5, #1
 8000322:	fa05 f404 	lsl.w	r4, r5, r4
 8000326:	3c01      	subs	r4, #1
 8000328:	4021      	ands	r1, r4
 800032a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800032c:	fa05 f303 	lsl.w	r3, r5, r3
 8000330:	3b01      	subs	r3, #1
 8000332:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000334:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8000336:	2800      	cmp	r0, #0
 8000338:	db0b      	blt.n	8000352 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800033a:	0109      	lsls	r1, r1, #4
 800033c:	b2c9      	uxtb	r1, r1
 800033e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000342:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000346:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800034a:	bc30      	pop	{r4, r5}
 800034c:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800034e:	2300      	movs	r3, #0
 8000350:	e7e6      	b.n	8000320 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000352:	f000 000f 	and.w	r0, r0, #15
 8000356:	0109      	lsls	r1, r1, #4
 8000358:	b2c9      	uxtb	r1, r1
 800035a:	4b02      	ldr	r3, [pc, #8]	; (8000364 <HAL_NVIC_SetPriority+0x60>)
 800035c:	5419      	strb	r1, [r3, r0]
 800035e:	e7f4      	b.n	800034a <HAL_NVIC_SetPriority+0x46>
 8000360:	e000ed00 	.word	0xe000ed00
 8000364:	e000ed14 	.word	0xe000ed14

08000368 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000368:	0942      	lsrs	r2, r0, #5
 800036a:	f000 001f 	and.w	r0, r0, #31
 800036e:	2301      	movs	r3, #1
 8000370:	fa03 f000 	lsl.w	r0, r3, r0
 8000374:	4b01      	ldr	r3, [pc, #4]	; (800037c <HAL_NVIC_EnableIRQ+0x14>)
 8000376:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800037a:	4770      	bx	lr
 800037c:	e000e100 	.word	0xe000e100

08000380 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000380:	3801      	subs	r0, #1
 8000382:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000386:	d20a      	bcs.n	800039e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000388:	4b06      	ldr	r3, [pc, #24]	; (80003a4 <HAL_SYSTICK_Config+0x24>)
 800038a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800038c:	21f0      	movs	r1, #240	; 0xf0
 800038e:	4a06      	ldr	r2, [pc, #24]	; (80003a8 <HAL_SYSTICK_Config+0x28>)
 8000390:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000394:	2000      	movs	r0, #0
 8000396:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000398:	2207      	movs	r2, #7
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800039e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80003a0:	4770      	bx	lr
 80003a2:	bf00      	nop
 80003a4:	e000e010 	.word	0xe000e010
 80003a8:	e000ed00 	.word	0xe000ed00

080003ac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80003ac:	b470      	push	{r4, r5, r6}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80003ae:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80003b0:	6c06      	ldr	r6, [r0, #64]	; 0x40
 80003b2:	2401      	movs	r4, #1
 80003b4:	40b4      	lsls	r4, r6
 80003b6:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80003b8:	6804      	ldr	r4, [r0, #0]
 80003ba:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80003bc:	6843      	ldr	r3, [r0, #4]
 80003be:	2b10      	cmp	r3, #16
 80003c0:	d005      	beq.n	80003ce <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80003c2:	6803      	ldr	r3, [r0, #0]
 80003c4:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80003c6:	6803      	ldr	r3, [r0, #0]
 80003c8:	60da      	str	r2, [r3, #12]
  }
}
 80003ca:	bc70      	pop	{r4, r5, r6}
 80003cc:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80003ce:	6803      	ldr	r3, [r0, #0]
 80003d0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80003d2:	6803      	ldr	r3, [r0, #0]
 80003d4:	60d9      	str	r1, [r3, #12]
 80003d6:	e7f8      	b.n	80003ca <DMA_SetConfig+0x1e>

080003d8 <HAL_DMA_Init>:
  if(hdma == NULL)
 80003d8:	2800      	cmp	r0, #0
 80003da:	d03b      	beq.n	8000454 <HAL_DMA_Init+0x7c>
{
 80003dc:	b410      	push	{r4}
 80003de:	4603      	mov	r3, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80003e0:	6801      	ldr	r1, [r0, #0]
 80003e2:	4a1d      	ldr	r2, [pc, #116]	; (8000458 <HAL_DMA_Init+0x80>)
 80003e4:	4291      	cmp	r1, r2
 80003e6:	d82a      	bhi.n	800043e <HAL_DMA_Init+0x66>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80003e8:	4a1c      	ldr	r2, [pc, #112]	; (800045c <HAL_DMA_Init+0x84>)
 80003ea:	440a      	add	r2, r1
 80003ec:	491c      	ldr	r1, [pc, #112]	; (8000460 <HAL_DMA_Init+0x88>)
 80003ee:	fba1 1202 	umull	r1, r2, r1, r2
 80003f2:	0912      	lsrs	r2, r2, #4
 80003f4:	0092      	lsls	r2, r2, #2
 80003f6:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80003f8:	4a1a      	ldr	r2, [pc, #104]	; (8000464 <HAL_DMA_Init+0x8c>)
 80003fa:	63c2      	str	r2, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 80003fc:	2202      	movs	r2, #2
 80003fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8000402:	6818      	ldr	r0, [r3, #0]
 8000404:	6801      	ldr	r1, [r0, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000406:	f421 517f 	bic.w	r1, r1, #16320	; 0x3fc0
 800040a:	f021 0130 	bic.w	r1, r1, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 800040e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000410:	689c      	ldr	r4, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000412:	4322      	orrs	r2, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000414:	68dc      	ldr	r4, [r3, #12]
 8000416:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000418:	691c      	ldr	r4, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800041a:	4322      	orrs	r2, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800041c:	695c      	ldr	r4, [r3, #20]
 800041e:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000420:	699c      	ldr	r4, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000422:	4322      	orrs	r2, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000424:	69dc      	ldr	r4, [r3, #28]
 8000426:	4322      	orrs	r2, r4
  tmp |=  hdma->Init.Direction        |
 8000428:	430a      	orrs	r2, r1
  hdma->Instance->CCR = tmp;
 800042a:	6002      	str	r2, [r0, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800042c:	2000      	movs	r0, #0
 800042e:	6398      	str	r0, [r3, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8000430:	2201      	movs	r2, #1
 8000432:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8000436:	f883 0020 	strb.w	r0, [r3, #32]
}
 800043a:	bc10      	pop	{r4}
 800043c:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800043e:	4a0a      	ldr	r2, [pc, #40]	; (8000468 <HAL_DMA_Init+0x90>)
 8000440:	440a      	add	r2, r1
 8000442:	4907      	ldr	r1, [pc, #28]	; (8000460 <HAL_DMA_Init+0x88>)
 8000444:	fba1 1202 	umull	r1, r2, r1, r2
 8000448:	0912      	lsrs	r2, r2, #4
 800044a:	0092      	lsls	r2, r2, #2
 800044c:	6402      	str	r2, [r0, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800044e:	4a07      	ldr	r2, [pc, #28]	; (800046c <HAL_DMA_Init+0x94>)
 8000450:	63c2      	str	r2, [r0, #60]	; 0x3c
 8000452:	e7d3      	b.n	80003fc <HAL_DMA_Init+0x24>
    return HAL_ERROR;
 8000454:	2001      	movs	r0, #1
 8000456:	4770      	bx	lr
 8000458:	40020407 	.word	0x40020407
 800045c:	bffdfff8 	.word	0xbffdfff8
 8000460:	cccccccd 	.word	0xcccccccd
 8000464:	40020000 	.word	0x40020000
 8000468:	bffdfbf8 	.word	0xbffdfbf8
 800046c:	40020400 	.word	0x40020400

08000470 <HAL_DMA_Start_IT>:
{
 8000470:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8000472:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000476:	2c01      	cmp	r4, #1
 8000478:	d032      	beq.n	80004e0 <HAL_DMA_Start_IT+0x70>
 800047a:	2401      	movs	r4, #1
 800047c:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000480:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8000484:	2c01      	cmp	r4, #1
 8000486:	d004      	beq.n	8000492 <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8000488:	2300      	movs	r3, #0
 800048a:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 800048e:	2002      	movs	r0, #2
 8000490:	bd38      	pop	{r3, r4, r5, pc}
 8000492:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 8000494:	2002      	movs	r0, #2
 8000496:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800049a:	2000      	movs	r0, #0
 800049c:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800049e:	6825      	ldr	r5, [r4, #0]
 80004a0:	6828      	ldr	r0, [r5, #0]
 80004a2:	f020 0001 	bic.w	r0, r0, #1
 80004a6:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80004a8:	4620      	mov	r0, r4
 80004aa:	f7ff ff7f 	bl	80003ac <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 80004ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80004b0:	b15b      	cbz	r3, 80004ca <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80004b2:	6822      	ldr	r2, [r4, #0]
 80004b4:	6813      	ldr	r3, [r2, #0]
 80004b6:	f043 030e 	orr.w	r3, r3, #14
 80004ba:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80004bc:	6822      	ldr	r2, [r4, #0]
 80004be:	6813      	ldr	r3, [r2, #0]
 80004c0:	f043 0301 	orr.w	r3, r3, #1
 80004c4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80004c6:	2000      	movs	r0, #0
 80004c8:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80004ca:	6822      	ldr	r2, [r4, #0]
 80004cc:	6813      	ldr	r3, [r2, #0]
 80004ce:	f023 0304 	bic.w	r3, r3, #4
 80004d2:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80004d4:	6822      	ldr	r2, [r4, #0]
 80004d6:	6813      	ldr	r3, [r2, #0]
 80004d8:	f043 030a 	orr.w	r3, r3, #10
 80004dc:	6013      	str	r3, [r2, #0]
 80004de:	e7ed      	b.n	80004bc <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 80004e0:	2002      	movs	r0, #2
}
 80004e2:	bd38      	pop	{r3, r4, r5, pc}

080004e4 <HAL_DMA_IRQHandler>:
{
 80004e4:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80004e6:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80004e8:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80004ea:	6804      	ldr	r4, [r0, #0]
 80004ec:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80004ee:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80004f0:	2304      	movs	r3, #4
 80004f2:	408b      	lsls	r3, r1
 80004f4:	421a      	tst	r2, r3
 80004f6:	f000 8097 	beq.w	8000628 <HAL_DMA_IRQHandler+0x144>
 80004fa:	f015 0f04 	tst.w	r5, #4
 80004fe:	f000 8093 	beq.w	8000628 <HAL_DMA_IRQHandler+0x144>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000502:	6823      	ldr	r3, [r4, #0]
 8000504:	f013 0f20 	tst.w	r3, #32
 8000508:	d103      	bne.n	8000512 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800050a:	6823      	ldr	r3, [r4, #0]
 800050c:	f023 0304 	bic.w	r3, r3, #4
 8000510:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000512:	6803      	ldr	r3, [r0, #0]
 8000514:	4aa3      	ldr	r2, [pc, #652]	; (80007a4 <HAL_DMA_IRQHandler+0x2c0>)
 8000516:	4293      	cmp	r3, r2
 8000518:	d942      	bls.n	80005a0 <HAL_DMA_IRQHandler+0xbc>
 800051a:	3a78      	subs	r2, #120	; 0x78
 800051c:	4293      	cmp	r3, r2
 800051e:	d021      	beq.n	8000564 <HAL_DMA_IRQHandler+0x80>
 8000520:	3214      	adds	r2, #20
 8000522:	4293      	cmp	r3, r2
 8000524:	d027      	beq.n	8000576 <HAL_DMA_IRQHandler+0x92>
 8000526:	3214      	adds	r2, #20
 8000528:	4293      	cmp	r3, r2
 800052a:	d026      	beq.n	800057a <HAL_DMA_IRQHandler+0x96>
 800052c:	3214      	adds	r2, #20
 800052e:	4293      	cmp	r3, r2
 8000530:	d026      	beq.n	8000580 <HAL_DMA_IRQHandler+0x9c>
 8000532:	3214      	adds	r2, #20
 8000534:	4293      	cmp	r3, r2
 8000536:	d026      	beq.n	8000586 <HAL_DMA_IRQHandler+0xa2>
 8000538:	3214      	adds	r2, #20
 800053a:	4293      	cmp	r3, r2
 800053c:	d026      	beq.n	800058c <HAL_DMA_IRQHandler+0xa8>
 800053e:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 8000542:	4293      	cmp	r3, r2
 8000544:	d025      	beq.n	8000592 <HAL_DMA_IRQHandler+0xae>
 8000546:	3214      	adds	r2, #20
 8000548:	4293      	cmp	r3, r2
 800054a:	d024      	beq.n	8000596 <HAL_DMA_IRQHandler+0xb2>
 800054c:	3214      	adds	r2, #20
 800054e:	4293      	cmp	r3, r2
 8000550:	d023      	beq.n	800059a <HAL_DMA_IRQHandler+0xb6>
 8000552:	3214      	adds	r2, #20
 8000554:	4293      	cmp	r3, r2
 8000556:	d002      	beq.n	800055e <HAL_DMA_IRQHandler+0x7a>
 8000558:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800055c:	e003      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 800055e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000562:	e000      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 8000564:	2204      	movs	r2, #4
 8000566:	4b90      	ldr	r3, [pc, #576]	; (80007a8 <HAL_DMA_IRQHandler+0x2c4>)
 8000568:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800056a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800056c:	2b00      	cmp	r3, #0
 800056e:	f000 8117 	beq.w	80007a0 <HAL_DMA_IRQHandler+0x2bc>
      hdma->XferHalfCpltCallback(hdma);
 8000572:	4798      	blx	r3
 8000574:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000576:	2240      	movs	r2, #64	; 0x40
 8000578:	e7f5      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 800057a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800057e:	e7f2      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 8000580:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000584:	e7ef      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 8000586:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800058a:	e7ec      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 800058c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000590:	e7e9      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 8000592:	2204      	movs	r2, #4
 8000594:	e7e7      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 8000596:	2240      	movs	r2, #64	; 0x40
 8000598:	e7e5      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 800059a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800059e:	e7e2      	b.n	8000566 <HAL_DMA_IRQHandler+0x82>
 80005a0:	4a82      	ldr	r2, [pc, #520]	; (80007ac <HAL_DMA_IRQHandler+0x2c8>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d024      	beq.n	80005f0 <HAL_DMA_IRQHandler+0x10c>
 80005a6:	3214      	adds	r2, #20
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d025      	beq.n	80005f8 <HAL_DMA_IRQHandler+0x114>
 80005ac:	3214      	adds	r2, #20
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d024      	beq.n	80005fc <HAL_DMA_IRQHandler+0x118>
 80005b2:	3214      	adds	r2, #20
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d024      	beq.n	8000602 <HAL_DMA_IRQHandler+0x11e>
 80005b8:	3214      	adds	r2, #20
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d024      	beq.n	8000608 <HAL_DMA_IRQHandler+0x124>
 80005be:	3214      	adds	r2, #20
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d024      	beq.n	800060e <HAL_DMA_IRQHandler+0x12a>
 80005c4:	3214      	adds	r2, #20
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d024      	beq.n	8000614 <HAL_DMA_IRQHandler+0x130>
 80005ca:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80005ce:	4293      	cmp	r3, r2
 80005d0:	d023      	beq.n	800061a <HAL_DMA_IRQHandler+0x136>
 80005d2:	3214      	adds	r2, #20
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d022      	beq.n	800061e <HAL_DMA_IRQHandler+0x13a>
 80005d8:	3214      	adds	r2, #20
 80005da:	4293      	cmp	r3, r2
 80005dc:	d021      	beq.n	8000622 <HAL_DMA_IRQHandler+0x13e>
 80005de:	3214      	adds	r2, #20
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d002      	beq.n	80005ea <HAL_DMA_IRQHandler+0x106>
 80005e4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80005e8:	e003      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 80005ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005ee:	e000      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 80005f0:	2204      	movs	r2, #4
 80005f2:	4b6f      	ldr	r3, [pc, #444]	; (80007b0 <HAL_DMA_IRQHandler+0x2cc>)
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	e7b8      	b.n	800056a <HAL_DMA_IRQHandler+0x86>
 80005f8:	2240      	movs	r2, #64	; 0x40
 80005fa:	e7fa      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 80005fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000600:	e7f7      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 8000602:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000606:	e7f4      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 8000608:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800060c:	e7f1      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 800060e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000612:	e7ee      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 8000614:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000618:	e7eb      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 800061a:	2204      	movs	r2, #4
 800061c:	e7e9      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 800061e:	2240      	movs	r2, #64	; 0x40
 8000620:	e7e7      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
 8000622:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000626:	e7e4      	b.n	80005f2 <HAL_DMA_IRQHandler+0x10e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000628:	2302      	movs	r3, #2
 800062a:	408b      	lsls	r3, r1
 800062c:	421a      	tst	r2, r3
 800062e:	f000 809c 	beq.w	800076a <HAL_DMA_IRQHandler+0x286>
 8000632:	f015 0f02 	tst.w	r5, #2
 8000636:	f000 8098 	beq.w	800076a <HAL_DMA_IRQHandler+0x286>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800063a:	6823      	ldr	r3, [r4, #0]
 800063c:	f013 0f20 	tst.w	r3, #32
 8000640:	d106      	bne.n	8000650 <HAL_DMA_IRQHandler+0x16c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000642:	6823      	ldr	r3, [r4, #0]
 8000644:	f023 030a 	bic.w	r3, r3, #10
 8000648:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800064a:	2301      	movs	r3, #1
 800064c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000650:	6803      	ldr	r3, [r0, #0]
 8000652:	4a54      	ldr	r2, [pc, #336]	; (80007a4 <HAL_DMA_IRQHandler+0x2c0>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d944      	bls.n	80006e2 <HAL_DMA_IRQHandler+0x1fe>
 8000658:	3a78      	subs	r2, #120	; 0x78
 800065a:	4293      	cmp	r3, r2
 800065c:	d021      	beq.n	80006a2 <HAL_DMA_IRQHandler+0x1be>
 800065e:	3214      	adds	r2, #20
 8000660:	4293      	cmp	r3, r2
 8000662:	d029      	beq.n	80006b8 <HAL_DMA_IRQHandler+0x1d4>
 8000664:	3214      	adds	r2, #20
 8000666:	4293      	cmp	r3, r2
 8000668:	d028      	beq.n	80006bc <HAL_DMA_IRQHandler+0x1d8>
 800066a:	3214      	adds	r2, #20
 800066c:	4293      	cmp	r3, r2
 800066e:	d028      	beq.n	80006c2 <HAL_DMA_IRQHandler+0x1de>
 8000670:	3214      	adds	r2, #20
 8000672:	4293      	cmp	r3, r2
 8000674:	d028      	beq.n	80006c8 <HAL_DMA_IRQHandler+0x1e4>
 8000676:	3214      	adds	r2, #20
 8000678:	4293      	cmp	r3, r2
 800067a:	d028      	beq.n	80006ce <HAL_DMA_IRQHandler+0x1ea>
 800067c:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 8000680:	4293      	cmp	r3, r2
 8000682:	d027      	beq.n	80006d4 <HAL_DMA_IRQHandler+0x1f0>
 8000684:	3214      	adds	r2, #20
 8000686:	4293      	cmp	r3, r2
 8000688:	d026      	beq.n	80006d8 <HAL_DMA_IRQHandler+0x1f4>
 800068a:	3214      	adds	r2, #20
 800068c:	4293      	cmp	r3, r2
 800068e:	d025      	beq.n	80006dc <HAL_DMA_IRQHandler+0x1f8>
 8000690:	3214      	adds	r2, #20
 8000692:	4293      	cmp	r3, r2
 8000694:	d002      	beq.n	800069c <HAL_DMA_IRQHandler+0x1b8>
 8000696:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800069a:	e003      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 800069c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006a0:	e000      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006a2:	2202      	movs	r2, #2
 80006a4:	4b40      	ldr	r3, [pc, #256]	; (80007a8 <HAL_DMA_IRQHandler+0x2c4>)
 80006a6:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 80006a8:	2300      	movs	r3, #0
 80006aa:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80006ae:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d075      	beq.n	80007a0 <HAL_DMA_IRQHandler+0x2bc>
      hdma->XferCpltCallback(hdma);
 80006b4:	4798      	blx	r3
 80006b6:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80006b8:	2220      	movs	r2, #32
 80006ba:	e7f3      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006c0:	e7f0      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006c6:	e7ed      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80006cc:	e7ea      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80006d2:	e7e7      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006d4:	2202      	movs	r2, #2
 80006d6:	e7e5      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006d8:	2220      	movs	r2, #32
 80006da:	e7e3      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006e0:	e7e0      	b.n	80006a4 <HAL_DMA_IRQHandler+0x1c0>
 80006e2:	4a32      	ldr	r2, [pc, #200]	; (80007ac <HAL_DMA_IRQHandler+0x2c8>)
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d024      	beq.n	8000732 <HAL_DMA_IRQHandler+0x24e>
 80006e8:	3214      	adds	r2, #20
 80006ea:	4293      	cmp	r3, r2
 80006ec:	d025      	beq.n	800073a <HAL_DMA_IRQHandler+0x256>
 80006ee:	3214      	adds	r2, #20
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d024      	beq.n	800073e <HAL_DMA_IRQHandler+0x25a>
 80006f4:	3214      	adds	r2, #20
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d024      	beq.n	8000744 <HAL_DMA_IRQHandler+0x260>
 80006fa:	3214      	adds	r2, #20
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d024      	beq.n	800074a <HAL_DMA_IRQHandler+0x266>
 8000700:	3214      	adds	r2, #20
 8000702:	4293      	cmp	r3, r2
 8000704:	d024      	beq.n	8000750 <HAL_DMA_IRQHandler+0x26c>
 8000706:	3214      	adds	r2, #20
 8000708:	4293      	cmp	r3, r2
 800070a:	d024      	beq.n	8000756 <HAL_DMA_IRQHandler+0x272>
 800070c:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8000710:	4293      	cmp	r3, r2
 8000712:	d023      	beq.n	800075c <HAL_DMA_IRQHandler+0x278>
 8000714:	3214      	adds	r2, #20
 8000716:	4293      	cmp	r3, r2
 8000718:	d022      	beq.n	8000760 <HAL_DMA_IRQHandler+0x27c>
 800071a:	3214      	adds	r2, #20
 800071c:	4293      	cmp	r3, r2
 800071e:	d021      	beq.n	8000764 <HAL_DMA_IRQHandler+0x280>
 8000720:	3214      	adds	r2, #20
 8000722:	4293      	cmp	r3, r2
 8000724:	d002      	beq.n	800072c <HAL_DMA_IRQHandler+0x248>
 8000726:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800072a:	e003      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 800072c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000730:	e000      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 8000732:	2202      	movs	r2, #2
 8000734:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <HAL_DMA_IRQHandler+0x2cc>)
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	e7b6      	b.n	80006a8 <HAL_DMA_IRQHandler+0x1c4>
 800073a:	2220      	movs	r2, #32
 800073c:	e7fa      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 800073e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000742:	e7f7      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 8000744:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000748:	e7f4      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 800074a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800074e:	e7f1      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 8000750:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000754:	e7ee      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 8000756:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800075a:	e7eb      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 800075c:	2202      	movs	r2, #2
 800075e:	e7e9      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 8000760:	2220      	movs	r2, #32
 8000762:	e7e7      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
 8000764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000768:	e7e4      	b.n	8000734 <HAL_DMA_IRQHandler+0x250>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800076a:	2308      	movs	r3, #8
 800076c:	fa03 f101 	lsl.w	r1, r3, r1
 8000770:	420a      	tst	r2, r1
 8000772:	d015      	beq.n	80007a0 <HAL_DMA_IRQHandler+0x2bc>
 8000774:	f015 0f08 	tst.w	r5, #8
 8000778:	d012      	beq.n	80007a0 <HAL_DMA_IRQHandler+0x2bc>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800077a:	6823      	ldr	r3, [r4, #0]
 800077c:	f023 030e 	bic.w	r3, r3, #14
 8000780:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000782:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000784:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000786:	2301      	movs	r3, #1
 8000788:	fa03 f202 	lsl.w	r2, r3, r2
 800078c:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800078e:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000790:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000794:	2300      	movs	r3, #0
 8000796:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800079a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800079c:	b103      	cbz	r3, 80007a0 <HAL_DMA_IRQHandler+0x2bc>
      hdma->XferErrorCallback(hdma);
 800079e:	4798      	blx	r3
 80007a0:	bd38      	pop	{r3, r4, r5, pc}
 80007a2:	bf00      	nop
 80007a4:	40020080 	.word	0x40020080
 80007a8:	40020400 	.word	0x40020400
 80007ac:	40020008 	.word	0x40020008
 80007b0:	40020000 	.word	0x40020000

080007b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007b6:	b083      	sub	sp, #12
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80007b8:	2600      	movs	r6, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80007ba:	4634      	mov	r4, r6
 80007bc:	e079      	b.n	80008b2 <HAL_GPIO_Init+0xfe>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007be:	2d00      	cmp	r5, #0
 80007c0:	f000 80a9 	beq.w	8000916 <HAL_GPIO_Init+0x162>
 80007c4:	2d01      	cmp	r5, #1
 80007c6:	d100      	bne.n	80007ca <HAL_GPIO_Init+0x16>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80007c8:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80007ca:	2bff      	cmp	r3, #255	; 0xff
 80007cc:	f200 80b7 	bhi.w	800093e <HAL_GPIO_Init+0x18a>
 80007d0:	4686      	mov	lr, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80007d2:	2bff      	cmp	r3, #255	; 0xff
 80007d4:	f200 80b6 	bhi.w	8000944 <HAL_GPIO_Init+0x190>
 80007d8:	00a5      	lsls	r5, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80007da:	f8de 2000 	ldr.w	r2, [lr]
 80007de:	270f      	movs	r7, #15
 80007e0:	40af      	lsls	r7, r5
 80007e2:	ea22 0207 	bic.w	r2, r2, r7
 80007e6:	fa06 f505 	lsl.w	r5, r6, r5
 80007ea:	432a      	orrs	r2, r5
 80007ec:	f8ce 2000 	str.w	r2, [lr]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007f0:	684a      	ldr	r2, [r1, #4]
 80007f2:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80007f6:	d05b      	beq.n	80008b0 <HAL_GPIO_Init+0xfc>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80007f8:	4a67      	ldr	r2, [pc, #412]	; (8000998 <HAL_GPIO_Init+0x1e4>)
 80007fa:	6995      	ldr	r5, [r2, #24]
 80007fc:	f045 0501 	orr.w	r5, r5, #1
 8000800:	6195      	str	r5, [r2, #24]
 8000802:	6992      	ldr	r2, [r2, #24]
 8000804:	f002 0201 	and.w	r2, r2, #1
 8000808:	9201      	str	r2, [sp, #4]
 800080a:	9a01      	ldr	r2, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
 800080c:	08a2      	lsrs	r2, r4, #2
 800080e:	1c97      	adds	r7, r2, #2
 8000810:	4d62      	ldr	r5, [pc, #392]	; (800099c <HAL_GPIO_Init+0x1e8>)
 8000812:	f855 5027 	ldr.w	r5, [r5, r7, lsl #2]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000816:	f004 0703 	and.w	r7, r4, #3
 800081a:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 800081e:	270f      	movs	r7, #15
 8000820:	fa07 f70e 	lsl.w	r7, r7, lr
 8000824:	ea25 0507 	bic.w	r5, r5, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000828:	4f5d      	ldr	r7, [pc, #372]	; (80009a0 <HAL_GPIO_Init+0x1ec>)
 800082a:	42b8      	cmp	r0, r7
 800082c:	f000 8090 	beq.w	8000950 <HAL_GPIO_Init+0x19c>
 8000830:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000834:	42b8      	cmp	r0, r7
 8000836:	f000 808d 	beq.w	8000954 <HAL_GPIO_Init+0x1a0>
 800083a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800083e:	42b8      	cmp	r0, r7
 8000840:	f000 808a 	beq.w	8000958 <HAL_GPIO_Init+0x1a4>
 8000844:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000848:	42b8      	cmp	r0, r7
 800084a:	f000 8087 	beq.w	800095c <HAL_GPIO_Init+0x1a8>
 800084e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000852:	42b8      	cmp	r0, r7
 8000854:	f000 8084 	beq.w	8000960 <HAL_GPIO_Init+0x1ac>
 8000858:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800085c:	42b8      	cmp	r0, r7
 800085e:	d075      	beq.n	800094c <HAL_GPIO_Init+0x198>
 8000860:	2706      	movs	r7, #6
 8000862:	fa07 f70e 	lsl.w	r7, r7, lr
 8000866:	433d      	orrs	r5, r7
        AFIO->EXTICR[position >> 2U] = temp;
 8000868:	3202      	adds	r2, #2
 800086a:	4f4c      	ldr	r7, [pc, #304]	; (800099c <HAL_GPIO_Init+0x1e8>)
 800086c:	f847 5022 	str.w	r5, [r7, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000870:	684a      	ldr	r2, [r1, #4]
 8000872:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8000876:	d075      	beq.n	8000964 <HAL_GPIO_Init+0x1b0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000878:	4d4a      	ldr	r5, [pc, #296]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 800087a:	682a      	ldr	r2, [r5, #0]
 800087c:	431a      	orrs	r2, r3
 800087e:	602a      	str	r2, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000880:	684a      	ldr	r2, [r1, #4]
 8000882:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000886:	d073      	beq.n	8000970 <HAL_GPIO_Init+0x1bc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000888:	4d46      	ldr	r5, [pc, #280]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 800088a:	686a      	ldr	r2, [r5, #4]
 800088c:	431a      	orrs	r2, r3
 800088e:	606a      	str	r2, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000890:	684a      	ldr	r2, [r1, #4]
 8000892:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 8000896:	d071      	beq.n	800097c <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000898:	4d42      	ldr	r5, [pc, #264]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 800089a:	68aa      	ldr	r2, [r5, #8]
 800089c:	431a      	orrs	r2, r3
 800089e:	60aa      	str	r2, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80008a0:	684a      	ldr	r2, [r1, #4]
 80008a2:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 80008a6:	d06f      	beq.n	8000988 <HAL_GPIO_Init+0x1d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80008a8:	4d3e      	ldr	r5, [pc, #248]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 80008aa:	68ea      	ldr	r2, [r5, #12]
 80008ac:	4313      	orrs	r3, r2
 80008ae:	60eb      	str	r3, [r5, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80008b0:	3401      	adds	r4, #1
 80008b2:	2c0f      	cmp	r4, #15
 80008b4:	d86e      	bhi.n	8000994 <HAL_GPIO_Init+0x1e0>
    ioposition = (0x01U << position);
 80008b6:	2201      	movs	r2, #1
 80008b8:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008ba:	680b      	ldr	r3, [r1, #0]
 80008bc:	4013      	ands	r3, r2
    if (iocurrent == ioposition)
 80008be:	429a      	cmp	r2, r3
 80008c0:	d1f6      	bne.n	80008b0 <HAL_GPIO_Init+0xfc>
      switch (GPIO_Init->Mode)
 80008c2:	684d      	ldr	r5, [r1, #4]
 80008c4:	2d12      	cmp	r5, #18
 80008c6:	d030      	beq.n	800092a <HAL_GPIO_Init+0x176>
 80008c8:	d80b      	bhi.n	80008e2 <HAL_GPIO_Init+0x12e>
 80008ca:	2d02      	cmp	r5, #2
 80008cc:	d02a      	beq.n	8000924 <HAL_GPIO_Init+0x170>
 80008ce:	f67f af76 	bls.w	80007be <HAL_GPIO_Init+0xa>
 80008d2:	2d03      	cmp	r5, #3
 80008d4:	d02f      	beq.n	8000936 <HAL_GPIO_Init+0x182>
 80008d6:	2d11      	cmp	r5, #17
 80008d8:	f47f af77 	bne.w	80007ca <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008dc:	68ce      	ldr	r6, [r1, #12]
 80008de:	3604      	adds	r6, #4
          break;
 80008e0:	e773      	b.n	80007ca <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 80008e2:	4f31      	ldr	r7, [pc, #196]	; (80009a8 <HAL_GPIO_Init+0x1f4>)
 80008e4:	42bd      	cmp	r5, r7
 80008e6:	d016      	beq.n	8000916 <HAL_GPIO_Init+0x162>
 80008e8:	d90c      	bls.n	8000904 <HAL_GPIO_Init+0x150>
 80008ea:	4f30      	ldr	r7, [pc, #192]	; (80009ac <HAL_GPIO_Init+0x1f8>)
 80008ec:	42bd      	cmp	r5, r7
 80008ee:	d012      	beq.n	8000916 <HAL_GPIO_Init+0x162>
 80008f0:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80008f4:	42bd      	cmp	r5, r7
 80008f6:	d00e      	beq.n	8000916 <HAL_GPIO_Init+0x162>
 80008f8:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 80008fc:	42bd      	cmp	r5, r7
 80008fe:	f47f af64 	bne.w	80007ca <HAL_GPIO_Init+0x16>
 8000902:	e008      	b.n	8000916 <HAL_GPIO_Init+0x162>
 8000904:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000908:	42bd      	cmp	r5, r7
 800090a:	d004      	beq.n	8000916 <HAL_GPIO_Init+0x162>
 800090c:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000910:	42bd      	cmp	r5, r7
 8000912:	f47f af5a 	bne.w	80007ca <HAL_GPIO_Init+0x16>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000916:	688d      	ldr	r5, [r1, #8]
 8000918:	b17d      	cbz	r5, 800093a <HAL_GPIO_Init+0x186>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800091a:	2d01      	cmp	r5, #1
 800091c:	d008      	beq.n	8000930 <HAL_GPIO_Init+0x17c>
            GPIOx->BRR = ioposition;
 800091e:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000920:	2608      	movs	r6, #8
 8000922:	e752      	b.n	80007ca <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000924:	68ce      	ldr	r6, [r1, #12]
 8000926:	3608      	adds	r6, #8
          break;
 8000928:	e74f      	b.n	80007ca <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800092a:	68ce      	ldr	r6, [r1, #12]
 800092c:	360c      	adds	r6, #12
          break;
 800092e:	e74c      	b.n	80007ca <HAL_GPIO_Init+0x16>
            GPIOx->BSRR = ioposition;
 8000930:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000932:	2608      	movs	r6, #8
 8000934:	e749      	b.n	80007ca <HAL_GPIO_Init+0x16>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000936:	2600      	movs	r6, #0
 8000938:	e747      	b.n	80007ca <HAL_GPIO_Init+0x16>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800093a:	2604      	movs	r6, #4
 800093c:	e745      	b.n	80007ca <HAL_GPIO_Init+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800093e:	f100 0e04 	add.w	lr, r0, #4
 8000942:	e746      	b.n	80007d2 <HAL_GPIO_Init+0x1e>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000944:	f1a4 0508 	sub.w	r5, r4, #8
 8000948:	00ad      	lsls	r5, r5, #2
 800094a:	e746      	b.n	80007da <HAL_GPIO_Init+0x26>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800094c:	2705      	movs	r7, #5
 800094e:	e788      	b.n	8000862 <HAL_GPIO_Init+0xae>
 8000950:	2700      	movs	r7, #0
 8000952:	e786      	b.n	8000862 <HAL_GPIO_Init+0xae>
 8000954:	2701      	movs	r7, #1
 8000956:	e784      	b.n	8000862 <HAL_GPIO_Init+0xae>
 8000958:	2702      	movs	r7, #2
 800095a:	e782      	b.n	8000862 <HAL_GPIO_Init+0xae>
 800095c:	2703      	movs	r7, #3
 800095e:	e780      	b.n	8000862 <HAL_GPIO_Init+0xae>
 8000960:	2704      	movs	r7, #4
 8000962:	e77e      	b.n	8000862 <HAL_GPIO_Init+0xae>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000964:	4d0f      	ldr	r5, [pc, #60]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 8000966:	682a      	ldr	r2, [r5, #0]
 8000968:	ea22 0203 	bic.w	r2, r2, r3
 800096c:	602a      	str	r2, [r5, #0]
 800096e:	e787      	b.n	8000880 <HAL_GPIO_Init+0xcc>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000970:	4d0c      	ldr	r5, [pc, #48]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 8000972:	686a      	ldr	r2, [r5, #4]
 8000974:	ea22 0203 	bic.w	r2, r2, r3
 8000978:	606a      	str	r2, [r5, #4]
 800097a:	e789      	b.n	8000890 <HAL_GPIO_Init+0xdc>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800097c:	4d09      	ldr	r5, [pc, #36]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 800097e:	68aa      	ldr	r2, [r5, #8]
 8000980:	ea22 0203 	bic.w	r2, r2, r3
 8000984:	60aa      	str	r2, [r5, #8]
 8000986:	e78b      	b.n	80008a0 <HAL_GPIO_Init+0xec>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000988:	4d06      	ldr	r5, [pc, #24]	; (80009a4 <HAL_GPIO_Init+0x1f0>)
 800098a:	68ea      	ldr	r2, [r5, #12]
 800098c:	ea22 0303 	bic.w	r3, r2, r3
 8000990:	60eb      	str	r3, [r5, #12]
 8000992:	e78d      	b.n	80008b0 <HAL_GPIO_Init+0xfc>
        }
      }
    }
  }
}
 8000994:	b003      	add	sp, #12
 8000996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000998:	40021000 	.word	0x40021000
 800099c:	40010000 	.word	0x40010000
 80009a0:	40010800 	.word	0x40010800
 80009a4:	40010400 	.word	0x40010400
 80009a8:	10210000 	.word	0x10210000
 80009ac:	10310000 	.word	0x10310000

080009b0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80009b0:	b912      	cbnz	r2, 80009b8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80009b2:	0409      	lsls	r1, r1, #16
 80009b4:	6101      	str	r1, [r0, #16]
 80009b6:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80009b8:	6101      	str	r1, [r0, #16]
 80009ba:	4770      	bx	lr

080009bc <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80009bc:	68c3      	ldr	r3, [r0, #12]
 80009be:	4059      	eors	r1, r3
 80009c0:	60c1      	str	r1, [r0, #12]
 80009c2:	4770      	bx	lr

080009c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80009c4:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <RCC_Delay+0x24>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	4a08      	ldr	r2, [pc, #32]	; (80009ec <RCC_Delay+0x28>)
 80009cc:	fba2 2303 	umull	r2, r3, r2, r3
 80009d0:	0a5b      	lsrs	r3, r3, #9
 80009d2:	fb00 f003 	mul.w	r0, r0, r3
 80009d6:	9001      	str	r0, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80009d8:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80009da:	9b01      	ldr	r3, [sp, #4]
 80009dc:	1e5a      	subs	r2, r3, #1
 80009de:	9201      	str	r2, [sp, #4]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d1f9      	bne.n	80009d8 <RCC_Delay+0x14>
}
 80009e4:	b002      	add	sp, #8
 80009e6:	4770      	bx	lr
 80009e8:	20000010 	.word	0x20000010
 80009ec:	10624dd3 	.word	0x10624dd3

080009f0 <HAL_RCC_OscConfig>:
{
 80009f0:	b570      	push	{r4, r5, r6, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80009f6:	6803      	ldr	r3, [r0, #0]
 80009f8:	f013 0f01 	tst.w	r3, #1
 80009fc:	d03d      	beq.n	8000a7a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80009fe:	4bac      	ldr	r3, [pc, #688]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	f003 030c 	and.w	r3, r3, #12
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	d02e      	beq.n	8000a68 <HAL_RCC_OscConfig+0x78>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a0a:	4ba9      	ldr	r3, [pc, #676]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f003 030c 	and.w	r3, r3, #12
 8000a12:	2b08      	cmp	r3, #8
 8000a14:	d023      	beq.n	8000a5e <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a16:	6863      	ldr	r3, [r4, #4]
 8000a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a1c:	d051      	beq.n	8000ac2 <HAL_RCC_OscConfig+0xd2>
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d155      	bne.n	8000ace <HAL_RCC_OscConfig+0xde>
 8000a22:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a26:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000a30:	601a      	str	r2, [r3, #0]
 8000a32:	681a      	ldr	r2, [r3, #0]
 8000a34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000a38:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a3a:	6863      	ldr	r3, [r4, #4]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d060      	beq.n	8000b02 <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8000a40:	f7ff fc34 	bl	80002ac <HAL_GetTick>
 8000a44:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a46:	4b9a      	ldr	r3, [pc, #616]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000a4e:	d114      	bne.n	8000a7a <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a50:	f7ff fc2c 	bl	80002ac <HAL_GetTick>
 8000a54:	1b40      	subs	r0, r0, r5
 8000a56:	2864      	cmp	r0, #100	; 0x64
 8000a58:	d9f5      	bls.n	8000a46 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8000a5a:	2003      	movs	r0, #3
 8000a5c:	e1af      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a5e:	4b94      	ldr	r3, [pc, #592]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000a66:	d0d6      	beq.n	8000a16 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a68:	4b91      	ldr	r3, [pc, #580]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000a70:	d003      	beq.n	8000a7a <HAL_RCC_OscConfig+0x8a>
 8000a72:	6863      	ldr	r3, [r4, #4]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	f000 819f 	beq.w	8000db8 <HAL_RCC_OscConfig+0x3c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a7a:	6823      	ldr	r3, [r4, #0]
 8000a7c:	f013 0f02 	tst.w	r3, #2
 8000a80:	d065      	beq.n	8000b4e <HAL_RCC_OscConfig+0x15e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a82:	4b8b      	ldr	r3, [pc, #556]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f013 0f0c 	tst.w	r3, #12
 8000a8a:	d04e      	beq.n	8000b2a <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000a8c:	4b88      	ldr	r3, [pc, #544]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f003 030c 	and.w	r3, r3, #12
 8000a94:	2b08      	cmp	r3, #8
 8000a96:	d043      	beq.n	8000b20 <HAL_RCC_OscConfig+0x130>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000a98:	6923      	ldr	r3, [r4, #16]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d079      	beq.n	8000b92 <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_ENABLE();
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	4b84      	ldr	r3, [pc, #528]	; (8000cb4 <HAL_RCC_OscConfig+0x2c4>)
 8000aa2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000aa4:	f7ff fc02 	bl	80002ac <HAL_GetTick>
 8000aa8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000aaa:	4b81      	ldr	r3, [pc, #516]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f013 0f02 	tst.w	r3, #2
 8000ab2:	d165      	bne.n	8000b80 <HAL_RCC_OscConfig+0x190>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ab4:	f7ff fbfa 	bl	80002ac <HAL_GetTick>
 8000ab8:	1b40      	subs	r0, r0, r5
 8000aba:	2802      	cmp	r0, #2
 8000abc:	d9f5      	bls.n	8000aaa <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8000abe:	2003      	movs	r0, #3
 8000ac0:	e17d      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ac2:	4a7b      	ldr	r2, [pc, #492]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000ac4:	6813      	ldr	r3, [r2, #0]
 8000ac6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000aca:	6013      	str	r3, [r2, #0]
 8000acc:	e7b5      	b.n	8000a3a <HAL_RCC_OscConfig+0x4a>
 8000ace:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ad2:	d009      	beq.n	8000ae8 <HAL_RCC_OscConfig+0xf8>
 8000ad4:	4b76      	ldr	r3, [pc, #472]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	681a      	ldr	r2, [r3, #0]
 8000ae0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ae4:	601a      	str	r2, [r3, #0]
 8000ae6:	e7a8      	b.n	8000a3a <HAL_RCC_OscConfig+0x4a>
 8000ae8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000aec:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	e79b      	b.n	8000a3a <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8000b02:	f7ff fbd3 	bl	80002ac <HAL_GetTick>
 8000b06:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b08:	4b69      	ldr	r3, [pc, #420]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b10:	d0b3      	beq.n	8000a7a <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b12:	f7ff fbcb 	bl	80002ac <HAL_GetTick>
 8000b16:	1b40      	subs	r0, r0, r5
 8000b18:	2864      	cmp	r0, #100	; 0x64
 8000b1a:	d9f5      	bls.n	8000b08 <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	e14e      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b20:	4b63      	ldr	r3, [pc, #396]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000b28:	d1b6      	bne.n	8000a98 <HAL_RCC_OscConfig+0xa8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b2a:	4b61      	ldr	r3, [pc, #388]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f013 0f02 	tst.w	r3, #2
 8000b32:	d004      	beq.n	8000b3e <HAL_RCC_OscConfig+0x14e>
 8000b34:	6923      	ldr	r3, [r4, #16]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d001      	beq.n	8000b3e <HAL_RCC_OscConfig+0x14e>
        return HAL_ERROR;
 8000b3a:	2001      	movs	r0, #1
 8000b3c:	e13f      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b3e:	4a5c      	ldr	r2, [pc, #368]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000b40:	6813      	ldr	r3, [r2, #0]
 8000b42:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b46:	6961      	ldr	r1, [r4, #20]
 8000b48:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b4c:	6013      	str	r3, [r2, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b4e:	6823      	ldr	r3, [r4, #0]
 8000b50:	f013 0f08 	tst.w	r3, #8
 8000b54:	d032      	beq.n	8000bbc <HAL_RCC_OscConfig+0x1cc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b56:	69a3      	ldr	r3, [r4, #24]
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d06e      	beq.n	8000c3a <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	4b56      	ldr	r3, [pc, #344]	; (8000cb8 <HAL_RCC_OscConfig+0x2c8>)
 8000b60:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000b62:	f7ff fba3 	bl	80002ac <HAL_GetTick>
 8000b66:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b68:	4b51      	ldr	r3, [pc, #324]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b6c:	f013 0f02 	tst.w	r3, #2
 8000b70:	d121      	bne.n	8000bb6 <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b72:	f7ff fb9b 	bl	80002ac <HAL_GetTick>
 8000b76:	1b40      	subs	r0, r0, r5
 8000b78:	2802      	cmp	r0, #2
 8000b7a:	d9f5      	bls.n	8000b68 <HAL_RCC_OscConfig+0x178>
          return HAL_TIMEOUT;
 8000b7c:	2003      	movs	r0, #3
 8000b7e:	e11e      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b80:	4a4b      	ldr	r2, [pc, #300]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000b82:	6813      	ldr	r3, [r2, #0]
 8000b84:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000b88:	6961      	ldr	r1, [r4, #20]
 8000b8a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	e7dd      	b.n	8000b4e <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8000b92:	2200      	movs	r2, #0
 8000b94:	4b47      	ldr	r3, [pc, #284]	; (8000cb4 <HAL_RCC_OscConfig+0x2c4>)
 8000b96:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b98:	f7ff fb88 	bl	80002ac <HAL_GetTick>
 8000b9c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b9e:	4b44      	ldr	r3, [pc, #272]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f013 0f02 	tst.w	r3, #2
 8000ba6:	d0d2      	beq.n	8000b4e <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ba8:	f7ff fb80 	bl	80002ac <HAL_GetTick>
 8000bac:	1b40      	subs	r0, r0, r5
 8000bae:	2802      	cmp	r0, #2
 8000bb0:	d9f5      	bls.n	8000b9e <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 8000bb2:	2003      	movs	r0, #3
 8000bb4:	e103      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
      RCC_Delay(1);
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	f7ff ff04 	bl	80009c4 <RCC_Delay>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bbc:	6823      	ldr	r3, [r4, #0]
 8000bbe:	f013 0f04 	tst.w	r3, #4
 8000bc2:	f000 8099 	beq.w	8000cf8 <HAL_RCC_OscConfig+0x308>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bc6:	4b3a      	ldr	r3, [pc, #232]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000bc8:	69db      	ldr	r3, [r3, #28]
 8000bca:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000bce:	d146      	bne.n	8000c5e <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bd0:	4b37      	ldr	r3, [pc, #220]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000bd2:	69da      	ldr	r2, [r3, #28]
 8000bd4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000bd8:	61da      	str	r2, [r3, #28]
 8000bda:	69db      	ldr	r3, [r3, #28]
 8000bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000be0:	9301      	str	r3, [sp, #4]
 8000be2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000be4:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000be6:	4b35      	ldr	r3, [pc, #212]	; (8000cbc <HAL_RCC_OscConfig+0x2cc>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000bee:	d038      	beq.n	8000c62 <HAL_RCC_OscConfig+0x272>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000bf0:	68e3      	ldr	r3, [r4, #12]
 8000bf2:	2b01      	cmp	r3, #1
 8000bf4:	d049      	beq.n	8000c8a <HAL_RCC_OscConfig+0x29a>
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d14d      	bne.n	8000c96 <HAL_RCC_OscConfig+0x2a6>
 8000bfa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000bfe:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000c02:	6a1a      	ldr	r2, [r3, #32]
 8000c04:	f022 0201 	bic.w	r2, r2, #1
 8000c08:	621a      	str	r2, [r3, #32]
 8000c0a:	6a1a      	ldr	r2, [r3, #32]
 8000c0c:	f022 0204 	bic.w	r2, r2, #4
 8000c10:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000c12:	68e3      	ldr	r3, [r4, #12]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d05d      	beq.n	8000cd4 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8000c18:	f7ff fb48 	bl	80002ac <HAL_GetTick>
 8000c1c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000c1e:	4b24      	ldr	r3, [pc, #144]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000c20:	6a1b      	ldr	r3, [r3, #32]
 8000c22:	f013 0f02 	tst.w	r3, #2
 8000c26:	d166      	bne.n	8000cf6 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000c28:	f7ff fb40 	bl	80002ac <HAL_GetTick>
 8000c2c:	1b80      	subs	r0, r0, r6
 8000c2e:	f241 3388 	movw	r3, #5000	; 0x1388
 8000c32:	4298      	cmp	r0, r3
 8000c34:	d9f3      	bls.n	8000c1e <HAL_RCC_OscConfig+0x22e>
          return HAL_TIMEOUT;
 8000c36:	2003      	movs	r0, #3
 8000c38:	e0c1      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_LSI_DISABLE();
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	4b1e      	ldr	r3, [pc, #120]	; (8000cb8 <HAL_RCC_OscConfig+0x2c8>)
 8000c3e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c40:	f7ff fb34 	bl	80002ac <HAL_GetTick>
 8000c44:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c46:	4b1a      	ldr	r3, [pc, #104]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4a:	f013 0f02 	tst.w	r3, #2
 8000c4e:	d0b5      	beq.n	8000bbc <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c50:	f7ff fb2c 	bl	80002ac <HAL_GetTick>
 8000c54:	1b40      	subs	r0, r0, r5
 8000c56:	2802      	cmp	r0, #2
 8000c58:	d9f5      	bls.n	8000c46 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8000c5a:	2003      	movs	r0, #3
 8000c5c:	e0af      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
    FlagStatus       pwrclkchanged = RESET;
 8000c5e:	2500      	movs	r5, #0
 8000c60:	e7c1      	b.n	8000be6 <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c62:	4a16      	ldr	r2, [pc, #88]	; (8000cbc <HAL_RCC_OscConfig+0x2cc>)
 8000c64:	6813      	ldr	r3, [r2, #0]
 8000c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c6a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000c6c:	f7ff fb1e 	bl	80002ac <HAL_GetTick>
 8000c70:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c72:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <HAL_RCC_OscConfig+0x2cc>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000c7a:	d1b9      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c7c:	f7ff fb16 	bl	80002ac <HAL_GetTick>
 8000c80:	1b80      	subs	r0, r0, r6
 8000c82:	2864      	cmp	r0, #100	; 0x64
 8000c84:	d9f5      	bls.n	8000c72 <HAL_RCC_OscConfig+0x282>
          return HAL_TIMEOUT;
 8000c86:	2003      	movs	r0, #3
 8000c88:	e099      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c8a:	4a09      	ldr	r2, [pc, #36]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000c8c:	6a13      	ldr	r3, [r2, #32]
 8000c8e:	f043 0301 	orr.w	r3, r3, #1
 8000c92:	6213      	str	r3, [r2, #32]
 8000c94:	e7bd      	b.n	8000c12 <HAL_RCC_OscConfig+0x222>
 8000c96:	2b05      	cmp	r3, #5
 8000c98:	d012      	beq.n	8000cc0 <HAL_RCC_OscConfig+0x2d0>
 8000c9a:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <HAL_RCC_OscConfig+0x2c0>)
 8000c9c:	6a1a      	ldr	r2, [r3, #32]
 8000c9e:	f022 0201 	bic.w	r2, r2, #1
 8000ca2:	621a      	str	r2, [r3, #32]
 8000ca4:	6a1a      	ldr	r2, [r3, #32]
 8000ca6:	f022 0204 	bic.w	r2, r2, #4
 8000caa:	621a      	str	r2, [r3, #32]
 8000cac:	e7b1      	b.n	8000c12 <HAL_RCC_OscConfig+0x222>
 8000cae:	bf00      	nop
 8000cb0:	40021000 	.word	0x40021000
 8000cb4:	42420000 	.word	0x42420000
 8000cb8:	42420480 	.word	0x42420480
 8000cbc:	40007000 	.word	0x40007000
 8000cc0:	4b41      	ldr	r3, [pc, #260]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000cc2:	6a1a      	ldr	r2, [r3, #32]
 8000cc4:	f042 0204 	orr.w	r2, r2, #4
 8000cc8:	621a      	str	r2, [r3, #32]
 8000cca:	6a1a      	ldr	r2, [r3, #32]
 8000ccc:	f042 0201 	orr.w	r2, r2, #1
 8000cd0:	621a      	str	r2, [r3, #32]
 8000cd2:	e79e      	b.n	8000c12 <HAL_RCC_OscConfig+0x222>
      tickstart = HAL_GetTick();
 8000cd4:	f7ff faea 	bl	80002ac <HAL_GetTick>
 8000cd8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cda:	4b3b      	ldr	r3, [pc, #236]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000cdc:	6a1b      	ldr	r3, [r3, #32]
 8000cde:	f013 0f02 	tst.w	r3, #2
 8000ce2:	d008      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ce4:	f7ff fae2 	bl	80002ac <HAL_GetTick>
 8000ce8:	1b80      	subs	r0, r0, r6
 8000cea:	f241 3388 	movw	r3, #5000	; 0x1388
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d9f3      	bls.n	8000cda <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8000cf2:	2003      	movs	r0, #3
 8000cf4:	e063      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
    if(pwrclkchanged == SET)
 8000cf6:	b9e5      	cbnz	r5, 8000d32 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000cf8:	69e3      	ldr	r3, [r4, #28]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d05e      	beq.n	8000dbc <HAL_RCC_OscConfig+0x3cc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000cfe:	4a32      	ldr	r2, [pc, #200]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000d00:	6852      	ldr	r2, [r2, #4]
 8000d02:	f002 020c 	and.w	r2, r2, #12
 8000d06:	2a08      	cmp	r2, #8
 8000d08:	d05b      	beq.n	8000dc2 <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d017      	beq.n	8000d3e <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8000d0e:	2200      	movs	r2, #0
 8000d10:	4b2e      	ldr	r3, [pc, #184]	; (8000dcc <HAL_RCC_OscConfig+0x3dc>)
 8000d12:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d14:	f7ff faca 	bl	80002ac <HAL_GetTick>
 8000d18:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d1a:	4b2b      	ldr	r3, [pc, #172]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d22:	d047      	beq.n	8000db4 <HAL_RCC_OscConfig+0x3c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d24:	f7ff fac2 	bl	80002ac <HAL_GetTick>
 8000d28:	1b00      	subs	r0, r0, r4
 8000d2a:	2802      	cmp	r0, #2
 8000d2c:	d9f5      	bls.n	8000d1a <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8000d2e:	2003      	movs	r0, #3
 8000d30:	e045      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d32:	4a25      	ldr	r2, [pc, #148]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000d34:	69d3      	ldr	r3, [r2, #28]
 8000d36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d3a:	61d3      	str	r3, [r2, #28]
 8000d3c:	e7dc      	b.n	8000cf8 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8000d3e:	2200      	movs	r2, #0
 8000d40:	4b22      	ldr	r3, [pc, #136]	; (8000dcc <HAL_RCC_OscConfig+0x3dc>)
 8000d42:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d44:	f7ff fab2 	bl	80002ac <HAL_GetTick>
 8000d48:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000d4a:	4b1f      	ldr	r3, [pc, #124]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d52:	d006      	beq.n	8000d62 <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d54:	f7ff faaa 	bl	80002ac <HAL_GetTick>
 8000d58:	1b40      	subs	r0, r0, r5
 8000d5a:	2802      	cmp	r0, #2
 8000d5c:	d9f5      	bls.n	8000d4a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8000d5e:	2003      	movs	r0, #3
 8000d60:	e02d      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000d62:	6a23      	ldr	r3, [r4, #32]
 8000d64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d68:	d01a      	beq.n	8000da0 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000d6a:	4917      	ldr	r1, [pc, #92]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000d6c:	684b      	ldr	r3, [r1, #4]
 8000d6e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000d72:	6a22      	ldr	r2, [r4, #32]
 8000d74:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000d76:	4302      	orrs	r2, r0
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	4b13      	ldr	r3, [pc, #76]	; (8000dcc <HAL_RCC_OscConfig+0x3dc>)
 8000d80:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000d82:	f7ff fa93 	bl	80002ac <HAL_GetTick>
 8000d86:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000d88:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d90:	d10e      	bne.n	8000db0 <HAL_RCC_OscConfig+0x3c0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000d92:	f7ff fa8b 	bl	80002ac <HAL_GetTick>
 8000d96:	1b00      	subs	r0, r0, r4
 8000d98:	2802      	cmp	r0, #2
 8000d9a:	d9f5      	bls.n	8000d88 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	e00e      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000da0:	4a09      	ldr	r2, [pc, #36]	; (8000dc8 <HAL_RCC_OscConfig+0x3d8>)
 8000da2:	6853      	ldr	r3, [r2, #4]
 8000da4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000da8:	68a1      	ldr	r1, [r4, #8]
 8000daa:	430b      	orrs	r3, r1
 8000dac:	6053      	str	r3, [r2, #4]
 8000dae:	e7dc      	b.n	8000d6a <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8000db0:	2000      	movs	r0, #0
 8000db2:	e004      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
 8000db4:	2000      	movs	r0, #0
 8000db6:	e002      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
        return HAL_ERROR;
 8000db8:	2001      	movs	r0, #1
 8000dba:	e000      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
  return HAL_OK;
 8000dbc:	2000      	movs	r0, #0
}
 8000dbe:	b002      	add	sp, #8
 8000dc0:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	e7fb      	b.n	8000dbe <HAL_RCC_OscConfig+0x3ce>
 8000dc6:	bf00      	nop
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	42420060 	.word	0x42420060

08000dd0 <HAL_RCC_GetSysClockFreq>:
{
 8000dd0:	b510      	push	{r4, lr}
 8000dd2:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000dd4:	4c15      	ldr	r4, [pc, #84]	; (8000e2c <HAL_RCC_GetSysClockFreq+0x5c>)
 8000dd6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000dda:	f10d 0e18 	add.w	lr, sp, #24
 8000dde:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000de2:	8a23      	ldrh	r3, [r4, #16]
 8000de4:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8000de8:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <HAL_RCC_GetSysClockFreq+0x60>)
 8000dea:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000dec:	f003 020c 	and.w	r2, r3, #12
 8000df0:	2a08      	cmp	r2, #8
 8000df2:	d118      	bne.n	8000e26 <HAL_RCC_GetSysClockFreq+0x56>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000df4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000df8:	4472      	add	r2, lr
 8000dfa:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000dfe:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000e02:	d103      	bne.n	8000e0c <HAL_RCC_GetSysClockFreq+0x3c>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000e04:	480b      	ldr	r0, [pc, #44]	; (8000e34 <HAL_RCC_GetSysClockFreq+0x64>)
 8000e06:	fb00 f002 	mul.w	r0, r0, r2
 8000e0a:	e00d      	b.n	8000e28 <HAL_RCC_GetSysClockFreq+0x58>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e0c:	4b08      	ldr	r3, [pc, #32]	; (8000e30 <HAL_RCC_GetSysClockFreq+0x60>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8000e14:	4473      	add	r3, lr
 8000e16:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e1a:	4807      	ldr	r0, [pc, #28]	; (8000e38 <HAL_RCC_GetSysClockFreq+0x68>)
 8000e1c:	fb00 f002 	mul.w	r0, r0, r2
 8000e20:	fbb0 f0f3 	udiv	r0, r0, r3
 8000e24:	e000      	b.n	8000e28 <HAL_RCC_GetSysClockFreq+0x58>
      sysclockfreq = HSE_VALUE;
 8000e26:	4804      	ldr	r0, [pc, #16]	; (8000e38 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8000e28:	b006      	add	sp, #24
 8000e2a:	bd10      	pop	{r4, pc}
 8000e2c:	08002ef8 	.word	0x08002ef8
 8000e30:	40021000 	.word	0x40021000
 8000e34:	003d0900 	.word	0x003d0900
 8000e38:	007a1200 	.word	0x007a1200

08000e3c <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000e3c:	4b62      	ldr	r3, [pc, #392]	; (8000fc8 <HAL_RCC_ClockConfig+0x18c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f003 0307 	and.w	r3, r3, #7
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d20c      	bcs.n	8000e62 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e48:	4a5f      	ldr	r2, [pc, #380]	; (8000fc8 <HAL_RCC_ClockConfig+0x18c>)
 8000e4a:	6813      	ldr	r3, [r2, #0]
 8000e4c:	f023 0307 	bic.w	r3, r3, #7
 8000e50:	430b      	orrs	r3, r1
 8000e52:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e54:	6813      	ldr	r3, [r2, #0]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	d001      	beq.n	8000e62 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 8000e5e:	2001      	movs	r0, #1
 8000e60:	4770      	bx	lr
{
 8000e62:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e64:	6803      	ldr	r3, [r0, #0]
 8000e66:	f013 0f02 	tst.w	r3, #2
 8000e6a:	d017      	beq.n	8000e9c <HAL_RCC_ClockConfig+0x60>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e6c:	f013 0f04 	tst.w	r3, #4
 8000e70:	d004      	beq.n	8000e7c <HAL_RCC_ClockConfig+0x40>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000e72:	4a56      	ldr	r2, [pc, #344]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000e74:	6853      	ldr	r3, [r2, #4]
 8000e76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000e7a:	6053      	str	r3, [r2, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000e7c:	6803      	ldr	r3, [r0, #0]
 8000e7e:	f013 0f08 	tst.w	r3, #8
 8000e82:	d004      	beq.n	8000e8e <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000e84:	4a51      	ldr	r2, [pc, #324]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000e86:	6853      	ldr	r3, [r2, #4]
 8000e88:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000e8c:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e8e:	4a4f      	ldr	r2, [pc, #316]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000e90:	6853      	ldr	r3, [r2, #4]
 8000e92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e96:	6884      	ldr	r4, [r0, #8]
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	6053      	str	r3, [r2, #4]
 8000e9c:	460d      	mov	r5, r1
 8000e9e:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ea0:	6803      	ldr	r3, [r0, #0]
 8000ea2:	f013 0f01 	tst.w	r3, #1
 8000ea6:	d052      	beq.n	8000f4e <HAL_RCC_ClockConfig+0x112>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ea8:	6843      	ldr	r3, [r0, #4]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d023      	beq.n	8000ef6 <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d028      	beq.n	8000f04 <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb2:	4a46      	ldr	r2, [pc, #280]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000eb4:	6812      	ldr	r2, [r2, #0]
 8000eb6:	f012 0f02 	tst.w	r2, #2
 8000eba:	f000 8082 	beq.w	8000fc2 <HAL_RCC_ClockConfig+0x186>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ebe:	4943      	ldr	r1, [pc, #268]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000ec0:	684a      	ldr	r2, [r1, #4]
 8000ec2:	f022 0203 	bic.w	r2, r2, #3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8000eca:	f7ff f9ef 	bl	80002ac <HAL_GetTick>
 8000ece:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ed0:	6863      	ldr	r3, [r4, #4]
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d01d      	beq.n	8000f12 <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ed6:	2b02      	cmp	r3, #2
 8000ed8:	d02a      	beq.n	8000f30 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000eda:	4b3c      	ldr	r3, [pc, #240]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f013 0f0c 	tst.w	r3, #12
 8000ee2:	d034      	beq.n	8000f4e <HAL_RCC_ClockConfig+0x112>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ee4:	f7ff f9e2 	bl	80002ac <HAL_GetTick>
 8000ee8:	1b80      	subs	r0, r0, r6
 8000eea:	f241 3388 	movw	r3, #5000	; 0x1388
 8000eee:	4298      	cmp	r0, r3
 8000ef0:	d9f3      	bls.n	8000eda <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 8000ef2:	2003      	movs	r0, #3
 8000ef4:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ef6:	4a35      	ldr	r2, [pc, #212]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000ef8:	6812      	ldr	r2, [r2, #0]
 8000efa:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8000efe:	d1de      	bne.n	8000ebe <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000f00:	2001      	movs	r0, #1
 8000f02:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f04:	4a31      	ldr	r2, [pc, #196]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000f06:	6812      	ldr	r2, [r2, #0]
 8000f08:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000f0c:	d1d7      	bne.n	8000ebe <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8000f0e:	2001      	movs	r0, #1
 8000f10:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f12:	4b2e      	ldr	r3, [pc, #184]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	f003 030c 	and.w	r3, r3, #12
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	d017      	beq.n	8000f4e <HAL_RCC_ClockConfig+0x112>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f1e:	f7ff f9c5 	bl	80002ac <HAL_GetTick>
 8000f22:	1b80      	subs	r0, r0, r6
 8000f24:	f241 3388 	movw	r3, #5000	; 0x1388
 8000f28:	4298      	cmp	r0, r3
 8000f2a:	d9f2      	bls.n	8000f12 <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 8000f2c:	2003      	movs	r0, #3
 8000f2e:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f30:	4b26      	ldr	r3, [pc, #152]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 030c 	and.w	r3, r3, #12
 8000f38:	2b08      	cmp	r3, #8
 8000f3a:	d008      	beq.n	8000f4e <HAL_RCC_ClockConfig+0x112>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f3c:	f7ff f9b6 	bl	80002ac <HAL_GetTick>
 8000f40:	1b80      	subs	r0, r0, r6
 8000f42:	f241 3388 	movw	r3, #5000	; 0x1388
 8000f46:	4298      	cmp	r0, r3
 8000f48:	d9f2      	bls.n	8000f30 <HAL_RCC_ClockConfig+0xf4>
          return HAL_TIMEOUT;
 8000f4a:	2003      	movs	r0, #3
 8000f4c:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000f4e:	4b1e      	ldr	r3, [pc, #120]	; (8000fc8 <HAL_RCC_ClockConfig+0x18c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 0307 	and.w	r3, r3, #7
 8000f56:	429d      	cmp	r5, r3
 8000f58:	d20c      	bcs.n	8000f74 <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f5a:	4a1b      	ldr	r2, [pc, #108]	; (8000fc8 <HAL_RCC_ClockConfig+0x18c>)
 8000f5c:	6813      	ldr	r3, [r2, #0]
 8000f5e:	f023 0307 	bic.w	r3, r3, #7
 8000f62:	432b      	orrs	r3, r5
 8000f64:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f66:	6813      	ldr	r3, [r2, #0]
 8000f68:	f003 0307 	and.w	r3, r3, #7
 8000f6c:	429d      	cmp	r5, r3
 8000f6e:	d001      	beq.n	8000f74 <HAL_RCC_ClockConfig+0x138>
      return HAL_ERROR;
 8000f70:	2001      	movs	r0, #1
}
 8000f72:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f74:	6823      	ldr	r3, [r4, #0]
 8000f76:	f013 0f04 	tst.w	r3, #4
 8000f7a:	d006      	beq.n	8000f8a <HAL_RCC_ClockConfig+0x14e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f7c:	4a13      	ldr	r2, [pc, #76]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000f7e:	6853      	ldr	r3, [r2, #4]
 8000f80:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f84:	68e1      	ldr	r1, [r4, #12]
 8000f86:	430b      	orrs	r3, r1
 8000f88:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f8a:	6823      	ldr	r3, [r4, #0]
 8000f8c:	f013 0f08 	tst.w	r3, #8
 8000f90:	d007      	beq.n	8000fa2 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000f92:	4a0e      	ldr	r2, [pc, #56]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000f94:	6853      	ldr	r3, [r2, #4]
 8000f96:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000f9a:	6921      	ldr	r1, [r4, #16]
 8000f9c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000fa0:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000fa2:	f7ff ff15 	bl	8000dd0 <HAL_RCC_GetSysClockFreq>
 8000fa6:	4b09      	ldr	r3, [pc, #36]	; (8000fcc <HAL_RCC_ClockConfig+0x190>)
 8000fa8:	685b      	ldr	r3, [r3, #4]
 8000faa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000fae:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <HAL_RCC_ClockConfig+0x194>)
 8000fb0:	5cd3      	ldrb	r3, [r2, r3]
 8000fb2:	40d8      	lsrs	r0, r3
 8000fb4:	4b07      	ldr	r3, [pc, #28]	; (8000fd4 <HAL_RCC_ClockConfig+0x198>)
 8000fb6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000fb8:	2000      	movs	r0, #0
 8000fba:	f7ff f933 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	bd70      	pop	{r4, r5, r6, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40022000 	.word	0x40022000
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	08002f20 	.word	0x08002f20
 8000fd4:	20000010 	.word	0x20000010

08000fd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8000fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fda:	4605      	mov	r5, r0
 8000fdc:	460f      	mov	r7, r1
 8000fde:	4616      	mov	r6, r2
 8000fe0:	461c      	mov	r4, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8000fe2:	e03b      	b.n	800105c <SPI_WaitFlagStateUntilTimeout+0x84>
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8000fe4:	b12c      	cbz	r4, 8000ff2 <SPI_WaitFlagStateUntilTimeout+0x1a>
 8000fe6:	f7ff f961 	bl	80002ac <HAL_GetTick>
 8000fea:	9b06      	ldr	r3, [sp, #24]
 8000fec:	1ac0      	subs	r0, r0, r3
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d834      	bhi.n	800105c <SPI_WaitFlagStateUntilTimeout+0x84>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000ff2:	682a      	ldr	r2, [r5, #0]
 8000ff4:	6853      	ldr	r3, [r2, #4]
 8000ff6:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8000ffa:	6053      	str	r3, [r2, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000ffc:	686b      	ldr	r3, [r5, #4]
 8000ffe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001002:	d00b      	beq.n	800101c <SPI_WaitFlagStateUntilTimeout+0x44>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001004:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001006:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800100a:	d014      	beq.n	8001036 <SPI_WaitFlagStateUntilTimeout+0x5e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State= HAL_SPI_STATE_READY;
 800100c:	2301      	movs	r3, #1
 800100e:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001012:	2300      	movs	r3, #0
 8001014:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50

        return HAL_TIMEOUT;
 8001018:	2003      	movs	r0, #3
 800101a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800101c:	68ab      	ldr	r3, [r5, #8]
 800101e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001022:	d002      	beq.n	800102a <SPI_WaitFlagStateUntilTimeout+0x52>
 8001024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001028:	d1ec      	bne.n	8001004 <SPI_WaitFlagStateUntilTimeout+0x2c>
          __HAL_SPI_DISABLE(hspi);
 800102a:	682a      	ldr	r2, [r5, #0]
 800102c:	6813      	ldr	r3, [r2, #0]
 800102e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	e7e6      	b.n	8001004 <SPI_WaitFlagStateUntilTimeout+0x2c>
          SPI_RESET_CRC(hspi);
 8001036:	682a      	ldr	r2, [r5, #0]
 8001038:	6813      	ldr	r3, [r2, #0]
 800103a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800103e:	041b      	lsls	r3, r3, #16
 8001040:	0c1b      	lsrs	r3, r3, #16
 8001042:	6013      	str	r3, [r2, #0]
 8001044:	682a      	ldr	r2, [r5, #0]
 8001046:	6813      	ldr	r3, [r2, #0]
 8001048:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	e7dd      	b.n	800100c <SPI_WaitFlagStateUntilTimeout+0x34>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001050:	2301      	movs	r3, #1
 8001052:	42b3      	cmp	r3, r6
 8001054:	d009      	beq.n	800106a <SPI_WaitFlagStateUntilTimeout+0x92>
    if(Timeout != HAL_MAX_DELAY)
 8001056:	f1b4 3fff 	cmp.w	r4, #4294967295
 800105a:	d1c3      	bne.n	8000fe4 <SPI_WaitFlagStateUntilTimeout+0xc>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800105c:	682b      	ldr	r3, [r5, #0]
 800105e:	689b      	ldr	r3, [r3, #8]
 8001060:	ea37 0303 	bics.w	r3, r7, r3
 8001064:	d0f4      	beq.n	8001050 <SPI_WaitFlagStateUntilTimeout+0x78>
 8001066:	2300      	movs	r3, #0
 8001068:	e7f3      	b.n	8001052 <SPI_WaitFlagStateUntilTimeout+0x7a>
      }
    }
  }

  return HAL_OK;
 800106a:	2000      	movs	r0, #0
}
 800106c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800106e <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800106e:	b510      	push	{r4, lr}
 8001070:	b082      	sub	sp, #8
 8001072:	4604      	mov	r4, r0
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001074:	9200      	str	r2, [sp, #0]
 8001076:	460b      	mov	r3, r1
 8001078:	2200      	movs	r2, #0
 800107a:	2180      	movs	r1, #128	; 0x80
 800107c:	f7ff ffac 	bl	8000fd8 <SPI_WaitFlagStateUntilTimeout>
 8001080:	4603      	mov	r3, r0
 8001082:	b120      	cbz	r0, 800108e <SPI_CheckFlag_BSY+0x20>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001084:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001086:	f043 0320 	orr.w	r3, r3, #32
 800108a:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 800108c:	2303      	movs	r3, #3
  }
  return HAL_OK;
}
 800108e:	4618      	mov	r0, r3
 8001090:	b002      	add	sp, #8
 8001092:	bd10      	pop	{r4, pc}

08001094 <HAL_SPI_TransmitReceive_DMA>:
{
 8001094:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hspi);
 8001096:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 800109a:	2c01      	cmp	r4, #1
 800109c:	f000 8084 	beq.w	80011a8 <HAL_SPI_TransmitReceive_DMA+0x114>
 80010a0:	4604      	mov	r4, r0
 80010a2:	2001      	movs	r0, #1
 80010a4:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp  = hspi->State;
 80010a8:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80010ac:	b2c0      	uxtb	r0, r0
  tmp1 = hspi->Init.Mode;
 80010ae:	6865      	ldr	r5, [r4, #4]
  if(!((tmp == HAL_SPI_STATE_READY) ||
 80010b0:	2801      	cmp	r0, #1
 80010b2:	d00e      	beq.n	80010d2 <HAL_SPI_TransmitReceive_DMA+0x3e>
 80010b4:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80010b8:	d004      	beq.n	80010c4 <HAL_SPI_TransmitReceive_DMA+0x30>
    errorcode = HAL_BUSY;
 80010ba:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 80010bc:	2300      	movs	r3, #0
 80010be:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80010c2:	bd38      	pop	{r3, r4, r5, pc}
      ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80010c4:	68a5      	ldr	r5, [r4, #8]
 80010c6:	2d00      	cmp	r5, #0
 80010c8:	d166      	bne.n	8001198 <HAL_SPI_TransmitReceive_DMA+0x104>
 80010ca:	2804      	cmp	r0, #4
 80010cc:	d001      	beq.n	80010d2 <HAL_SPI_TransmitReceive_DMA+0x3e>
    errorcode = HAL_BUSY;
 80010ce:	2002      	movs	r0, #2
 80010d0:	e7f4      	b.n	80010bc <HAL_SPI_TransmitReceive_DMA+0x28>
  if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 80010d2:	2900      	cmp	r1, #0
 80010d4:	d062      	beq.n	800119c <HAL_SPI_TransmitReceive_DMA+0x108>
 80010d6:	2a00      	cmp	r2, #0
 80010d8:	d062      	beq.n	80011a0 <HAL_SPI_TransmitReceive_DMA+0x10c>
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d062      	beq.n	80011a4 <HAL_SPI_TransmitReceive_DMA+0x110>
  if(hspi->State == HAL_SPI_STATE_READY)
 80010de:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80010e2:	b2c0      	uxtb	r0, r0
 80010e4:	2801      	cmp	r0, #1
 80010e6:	d04c      	beq.n	8001182 <HAL_SPI_TransmitReceive_DMA+0xee>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80010e8:	2000      	movs	r0, #0
 80010ea:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 80010ec:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80010ee:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 80010f0:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 80010f2:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80010f4:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80010f6:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80010f8:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80010fa:	6460      	str	r0, [r4, #68]	; 0x44
  if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80010fc:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b04      	cmp	r3, #4
 8001104:	d041      	beq.n	800118a <HAL_SPI_TransmitReceive_DMA+0xf6>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8001106:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001108:	4a28      	ldr	r2, [pc, #160]	; (80011ac <HAL_SPI_TransmitReceive_DMA+0x118>)
 800110a:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800110c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800110e:	4a28      	ldr	r2, [pc, #160]	; (80011b0 <HAL_SPI_TransmitReceive_DMA+0x11c>)
 8001110:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001112:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001114:	4a27      	ldr	r2, [pc, #156]	; (80011b4 <HAL_SPI_TransmitReceive_DMA+0x120>)
 8001116:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 8001118:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800111a:	2500      	movs	r5, #0
 800111c:	635d      	str	r5, [r3, #52]	; 0x34
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 800111e:	6821      	ldr	r1, [r4, #0]
 8001120:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001122:	b29b      	uxth	r3, r3
 8001124:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001126:	310c      	adds	r1, #12
 8001128:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800112a:	f7ff f9a1 	bl	8000470 <HAL_DMA_Start_IT>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800112e:	6822      	ldr	r2, [r4, #0]
 8001130:	6853      	ldr	r3, [r2, #4]
 8001132:	f043 0301 	orr.w	r3, r3, #1
 8001136:	6053      	str	r3, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8001138:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800113a:	62dd      	str	r5, [r3, #44]	; 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 800113c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800113e:	629d      	str	r5, [r3, #40]	; 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 8001140:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001142:	631d      	str	r5, [r3, #48]	; 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8001144:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001146:	635d      	str	r5, [r3, #52]	; 0x34
  HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8001148:	6822      	ldr	r2, [r4, #0]
 800114a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800114c:	b29b      	uxth	r3, r3
 800114e:	320c      	adds	r2, #12
 8001150:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001152:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001154:	f7ff f98c 	bl	8000470 <HAL_DMA_Start_IT>
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001158:	6823      	ldr	r3, [r4, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001160:	d103      	bne.n	800116a <HAL_SPI_TransmitReceive_DMA+0xd6>
    __HAL_SPI_ENABLE(hspi);
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001168:	601a      	str	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 800116a:	6822      	ldr	r2, [r4, #0]
 800116c:	6853      	ldr	r3, [r2, #4]
 800116e:	f043 0320 	orr.w	r3, r3, #32
 8001172:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8001174:	6822      	ldr	r2, [r4, #0]
 8001176:	6853      	ldr	r3, [r2, #4]
 8001178:	f043 0302 	orr.w	r3, r3, #2
 800117c:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800117e:	2000      	movs	r0, #0
 8001180:	e79c      	b.n	80010bc <HAL_SPI_TransmitReceive_DMA+0x28>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001182:	2005      	movs	r0, #5
 8001184:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
 8001188:	e7ae      	b.n	80010e8 <HAL_SPI_TransmitReceive_DMA+0x54>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800118a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800118c:	4a0a      	ldr	r2, [pc, #40]	; (80011b8 <HAL_SPI_TransmitReceive_DMA+0x124>)
 800118e:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8001190:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001192:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <HAL_SPI_TransmitReceive_DMA+0x128>)
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
 8001196:	e7bc      	b.n	8001112 <HAL_SPI_TransmitReceive_DMA+0x7e>
    errorcode = HAL_BUSY;
 8001198:	2002      	movs	r0, #2
 800119a:	e78f      	b.n	80010bc <HAL_SPI_TransmitReceive_DMA+0x28>
    errorcode = HAL_ERROR;
 800119c:	2001      	movs	r0, #1
 800119e:	e78d      	b.n	80010bc <HAL_SPI_TransmitReceive_DMA+0x28>
 80011a0:	2001      	movs	r0, #1
 80011a2:	e78b      	b.n	80010bc <HAL_SPI_TransmitReceive_DMA+0x28>
 80011a4:	2001      	movs	r0, #1
 80011a6:	e789      	b.n	80010bc <HAL_SPI_TransmitReceive_DMA+0x28>
  __HAL_LOCK(hspi);
 80011a8:	2002      	movs	r0, #2
}
 80011aa:	bd38      	pop	{r3, r4, r5, pc}
 80011ac:	080012b3 	.word	0x080012b3
 80011b0:	08001339 	.word	0x08001339
 80011b4:	080012bf 	.word	0x080012bf
 80011b8:	080012a7 	.word	0x080012a7
 80011bc:	080012e1 	.word	0x080012e1

080011c0 <HAL_SPI_Receive_DMA>:
{
 80011c0:	b538      	push	{r3, r4, r5, lr}
 80011c2:	4604      	mov	r4, r0
  if((hspi->Init.Direction == SPI_DIRECTION_2LINES)&&(hspi->Init.Mode == SPI_MODE_MASTER))
 80011c4:	6885      	ldr	r5, [r0, #8]
 80011c6:	b91d      	cbnz	r5, 80011d0 <HAL_SPI_Receive_DMA+0x10>
 80011c8:	6843      	ldr	r3, [r0, #4]
 80011ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80011ce:	d010      	beq.n	80011f2 <HAL_SPI_Receive_DMA+0x32>
  __HAL_LOCK(hspi);
 80011d0:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 80011d4:	2801      	cmp	r0, #1
 80011d6:	d05a      	beq.n	800128e <HAL_SPI_Receive_DMA+0xce>
 80011d8:	2301      	movs	r3, #1
 80011da:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  if(hspi->State != HAL_SPI_STATE_READY)
 80011de:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80011e2:	b2c0      	uxtb	r0, r0
 80011e4:	4298      	cmp	r0, r3
 80011e6:	d00c      	beq.n	8001202 <HAL_SPI_Receive_DMA+0x42>
    errorcode = HAL_BUSY;
 80011e8:	2002      	movs	r0, #2
  __HAL_UNLOCK(hspi);
 80011ea:	2300      	movs	r3, #0
 80011ec:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
 80011f0:	bd38      	pop	{r3, r4, r5, pc}
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80011f2:	2304      	movs	r3, #4
 80011f4:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
     return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80011f8:	4613      	mov	r3, r2
 80011fa:	460a      	mov	r2, r1
 80011fc:	f7ff ff4a 	bl	8001094 <HAL_SPI_TransmitReceive_DMA>
 8001200:	bd38      	pop	{r3, r4, r5, pc}
  if((pData == NULL) || (Size == 0U))
 8001202:	2900      	cmp	r1, #0
 8001204:	d03f      	beq.n	8001286 <HAL_SPI_Receive_DMA+0xc6>
 8001206:	2a00      	cmp	r2, #0
 8001208:	d03f      	beq.n	800128a <HAL_SPI_Receive_DMA+0xca>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800120a:	2304      	movs	r3, #4
 800120c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001210:	2300      	movs	r3, #0
 8001212:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001214:	63a1      	str	r1, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8001216:	87a2      	strh	r2, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001218:	87e2      	strh	r2, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800121a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800121c:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 800121e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001220:	86e3      	strh	r3, [r4, #54]	; 0x36
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001222:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
 8001226:	d028      	beq.n	800127a <HAL_SPI_Receive_DMA+0xba>
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8001228:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800122a:	4a1a      	ldr	r2, [pc, #104]	; (8001294 <HAL_SPI_Receive_DMA+0xd4>)
 800122c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 800122e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001230:	4a19      	ldr	r2, [pc, #100]	; (8001298 <HAL_SPI_Receive_DMA+0xd8>)
 8001232:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8001234:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001236:	4a19      	ldr	r2, [pc, #100]	; (800129c <HAL_SPI_Receive_DMA+0xdc>)
 8001238:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmarx->XferAbortCallback = NULL;
 800123a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800123c:	2200      	movs	r2, #0
 800123e:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 8001240:	6821      	ldr	r1, [r4, #0]
 8001242:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001244:	b29b      	uxth	r3, r3
 8001246:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001248:	310c      	adds	r1, #12
 800124a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800124c:	f7ff f910 	bl	8000470 <HAL_DMA_Start_IT>
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001250:	6823      	ldr	r3, [r4, #0]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001258:	d103      	bne.n	8001262 <HAL_SPI_Receive_DMA+0xa2>
    __HAL_SPI_ENABLE(hspi);
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001260:	601a      	str	r2, [r3, #0]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8001262:	6822      	ldr	r2, [r4, #0]
 8001264:	6853      	ldr	r3, [r2, #4]
 8001266:	f043 0320 	orr.w	r3, r3, #32
 800126a:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800126c:	6822      	ldr	r2, [r4, #0]
 800126e:	6853      	ldr	r3, [r2, #4]
 8001270:	f043 0301 	orr.w	r3, r3, #1
 8001274:	6053      	str	r3, [r2, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001276:	2000      	movs	r0, #0
 8001278:	e7b7      	b.n	80011ea <HAL_SPI_Receive_DMA+0x2a>
    SPI_1LINE_RX(hspi);
 800127a:	6822      	ldr	r2, [r4, #0]
 800127c:	6813      	ldr	r3, [r2, #0]
 800127e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	e7d0      	b.n	8001228 <HAL_SPI_Receive_DMA+0x68>
    errorcode = HAL_ERROR;
 8001286:	2001      	movs	r0, #1
 8001288:	e7af      	b.n	80011ea <HAL_SPI_Receive_DMA+0x2a>
 800128a:	2001      	movs	r0, #1
 800128c:	e7ad      	b.n	80011ea <HAL_SPI_Receive_DMA+0x2a>
  __HAL_LOCK(hspi);
 800128e:	2002      	movs	r0, #2
}
 8001290:	bd38      	pop	{r3, r4, r5, pc}
 8001292:	bf00      	nop
 8001294:	080012a7 	.word	0x080012a7
 8001298:	080012e1 	.word	0x080012e1
 800129c:	080012bf 	.word	0x080012bf

080012a0 <HAL_SPI_RxCpltCallback>:
{
 80012a0:	4770      	bx	lr

080012a2 <HAL_SPI_TxRxCpltCallback>:
{
 80012a2:	4770      	bx	lr

080012a4 <HAL_SPI_RxHalfCpltCallback>:
{
 80012a4:	4770      	bx	lr

080012a6 <SPI_DMAHalfReceiveCplt>:
{
 80012a6:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 80012a8:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80012aa:	f7ff fffb 	bl	80012a4 <HAL_SPI_RxHalfCpltCallback>
 80012ae:	bd08      	pop	{r3, pc}

080012b0 <HAL_SPI_TxRxHalfCpltCallback>:
{
 80012b0:	4770      	bx	lr

080012b2 <SPI_DMAHalfTransmitReceiveCplt>:
{
 80012b2:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80012b4:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80012b6:	f7ff fffb 	bl	80012b0 <HAL_SPI_TxRxHalfCpltCallback>
 80012ba:	bd08      	pop	{r3, pc}

080012bc <HAL_SPI_ErrorCallback>:
{
 80012bc:	4770      	bx	lr

080012be <SPI_DMAError>:
{
 80012be:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012c0:	6a40      	ldr	r0, [r0, #36]	; 0x24
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80012c2:	6802      	ldr	r2, [r0, #0]
 80012c4:	6853      	ldr	r3, [r2, #4]
 80012c6:	f023 0303 	bic.w	r3, r3, #3
 80012ca:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80012cc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80012ce:	f043 0310 	orr.w	r3, r3, #16
 80012d2:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80012d4:	2301      	movs	r3, #1
 80012d6:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 80012da:	f7ff ffef 	bl	80012bc <HAL_SPI_ErrorCallback>
 80012de:	bd08      	pop	{r3, pc}

080012e0 <SPI_DMAReceiveCplt>:
{
 80012e0:	b508      	push	{r3, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80012e2:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80012e4:	6802      	ldr	r2, [r0, #0]
 80012e6:	6812      	ldr	r2, [r2, #0]
 80012e8:	f012 0f20 	tst.w	r2, #32
 80012ec:	d10f      	bne.n	800130e <SPI_DMAReceiveCplt+0x2e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80012ee:	6819      	ldr	r1, [r3, #0]
 80012f0:	684a      	ldr	r2, [r1, #4]
 80012f2:	f022 0203 	bic.w	r2, r2, #3
 80012f6:	604a      	str	r2, [r1, #4]
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80012f8:	685a      	ldr	r2, [r3, #4]
 80012fa:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80012fe:	d00a      	beq.n	8001316 <SPI_DMAReceiveCplt+0x36>
    hspi->RxXferCount = 0U;
 8001300:	2200      	movs	r2, #0
 8001302:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001304:	2201      	movs	r2, #1
 8001306:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800130a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800130c:	b982      	cbnz	r2, 8001330 <SPI_DMAReceiveCplt+0x50>
  HAL_SPI_RxCpltCallback(hspi);
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ffc6 	bl	80012a0 <HAL_SPI_RxCpltCallback>
 8001314:	bd08      	pop	{r3, pc}
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001316:	689a      	ldr	r2, [r3, #8]
 8001318:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800131c:	d002      	beq.n	8001324 <SPI_DMAReceiveCplt+0x44>
 800131e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8001322:	d1ed      	bne.n	8001300 <SPI_DMAReceiveCplt+0x20>
      __HAL_SPI_DISABLE(hspi);
 8001324:	6819      	ldr	r1, [r3, #0]
 8001326:	680a      	ldr	r2, [r1, #0]
 8001328:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800132c:	600a      	str	r2, [r1, #0]
 800132e:	e7e7      	b.n	8001300 <SPI_DMAReceiveCplt+0x20>
      HAL_SPI_ErrorCallback(hspi);
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff ffc3 	bl	80012bc <HAL_SPI_ErrorCallback>
      return;
 8001336:	bd08      	pop	{r3, pc}

08001338 <SPI_DMATransmitReceiveCplt>:
{
 8001338:	b538      	push	{r3, r4, r5, lr}
 800133a:	4605      	mov	r5, r0
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800133c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  tickstart = HAL_GetTick();
 800133e:	f7fe ffb5 	bl	80002ac <HAL_GetTick>
  if((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8001342:	682b      	ldr	r3, [r5, #0]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f013 0f20 	tst.w	r3, #32
 800134a:	d116      	bne.n	800137a <SPI_DMATransmitReceiveCplt+0x42>
    if(SPI_CheckFlag_BSY(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800134c:	4602      	mov	r2, r0
 800134e:	2164      	movs	r1, #100	; 0x64
 8001350:	4620      	mov	r0, r4
 8001352:	f7ff fe8c 	bl	800106e <SPI_CheckFlag_BSY>
 8001356:	b118      	cbz	r0, 8001360 <SPI_DMATransmitReceiveCplt+0x28>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001358:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800135a:	f043 0320 	orr.w	r3, r3, #32
 800135e:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8001360:	6822      	ldr	r2, [r4, #0]
 8001362:	6853      	ldr	r3, [r2, #4]
 8001364:	f023 0303 	bic.w	r3, r3, #3
 8001368:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 800136a:	2300      	movs	r3, #0
 800136c:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800136e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8001370:	2301      	movs	r3, #1
 8001372:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001376:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001378:	b91b      	cbnz	r3, 8001382 <SPI_DMATransmitReceiveCplt+0x4a>
  HAL_SPI_TxRxCpltCallback(hspi);
 800137a:	4620      	mov	r0, r4
 800137c:	f7ff ff91 	bl	80012a2 <HAL_SPI_TxRxCpltCallback>
 8001380:	bd38      	pop	{r3, r4, r5, pc}
      HAL_SPI_ErrorCallback(hspi);
 8001382:	4620      	mov	r0, r4
 8001384:	f7ff ff9a 	bl	80012bc <HAL_SPI_ErrorCallback>
      return;
 8001388:	bd38      	pop	{r3, r4, r5, pc}

0800138a <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800138a:	2800      	cmp	r0, #0
 800138c:	d03c      	beq.n	8001408 <HAL_SPI_Init+0x7e>
{
 800138e:	b510      	push	{r4, lr}
 8001390:	4604      	mov	r4, r0
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001396:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800139a:	2b00      	cmp	r3, #0
 800139c:	d031      	beq.n	8001402 <HAL_SPI_Init+0x78>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800139e:	2302      	movs	r3, #2
 80013a0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80013a4:	6822      	ldr	r2, [r4, #0]
 80013a6:	6813      	ldr	r3, [r2, #0]
 80013a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013ac:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80013ae:	6822      	ldr	r2, [r4, #0]
 80013b0:	6863      	ldr	r3, [r4, #4]
 80013b2:	68a1      	ldr	r1, [r4, #8]
 80013b4:	430b      	orrs	r3, r1
 80013b6:	68e1      	ldr	r1, [r4, #12]
 80013b8:	430b      	orrs	r3, r1
 80013ba:	6921      	ldr	r1, [r4, #16]
 80013bc:	430b      	orrs	r3, r1
 80013be:	6961      	ldr	r1, [r4, #20]
 80013c0:	430b      	orrs	r3, r1
 80013c2:	69a1      	ldr	r1, [r4, #24]
 80013c4:	f401 7100 	and.w	r1, r1, #512	; 0x200
 80013c8:	430b      	orrs	r3, r1
 80013ca:	69e1      	ldr	r1, [r4, #28]
 80013cc:	430b      	orrs	r3, r1
 80013ce:	6a21      	ldr	r1, [r4, #32]
 80013d0:	430b      	orrs	r3, r1
 80013d2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80013d4:	430b      	orrs	r3, r1
 80013d6:	6013      	str	r3, [r2, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80013d8:	6822      	ldr	r2, [r4, #0]
 80013da:	8b63      	ldrh	r3, [r4, #26]
 80013dc:	f003 0304 	and.w	r3, r3, #4
 80013e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80013e2:	430b      	orrs	r3, r1
 80013e4:	6053      	str	r3, [r2, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 80013e6:	6823      	ldr	r3, [r4, #0]
 80013e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80013ea:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80013ec:	6822      	ldr	r2, [r4, #0]
 80013ee:	69d3      	ldr	r3, [r2, #28]
 80013f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80013f4:	61d3      	str	r3, [r2, #28]
#else
  uCRCErrorWorkaroundCheck = 0U;
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80013f6:	2000      	movs	r0, #0
 80013f8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80013fa:	2301      	movs	r3, #1
 80013fc:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8001400:	bd10      	pop	{r4, pc}
    HAL_SPI_MspInit(hspi);
 8001402:	f000 fbab 	bl	8001b5c <HAL_SPI_MspInit>
 8001406:	e7ca      	b.n	800139e <HAL_SPI_Init+0x14>
    return HAL_ERROR;
 8001408:	2001      	movs	r0, #1
 800140a:	4770      	bx	lr

0800140c <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800140c:	6802      	ldr	r2, [r0, #0]
 800140e:	68d3      	ldr	r3, [r2, #12]
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	60d3      	str	r3, [r2, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001416:	6802      	ldr	r2, [r0, #0]
 8001418:	6813      	ldr	r3, [r2, #0]
 800141a:	f043 0301 	orr.w	r3, r3, #1
 800141e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 8001420:	2000      	movs	r0, #0
 8001422:	4770      	bx	lr

08001424 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001424:	4770      	bx	lr

08001426 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001426:	4770      	bx	lr

08001428 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001428:	4770      	bx	lr

0800142a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800142a:	4770      	bx	lr

0800142c <HAL_TIM_IRQHandler>:
{
 800142c:	b510      	push	{r4, lr}
 800142e:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001430:	6803      	ldr	r3, [r0, #0]
 8001432:	691a      	ldr	r2, [r3, #16]
 8001434:	f012 0f02 	tst.w	r2, #2
 8001438:	d011      	beq.n	800145e <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800143a:	68da      	ldr	r2, [r3, #12]
 800143c:	f012 0f02 	tst.w	r2, #2
 8001440:	d00d      	beq.n	800145e <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001442:	f06f 0202 	mvn.w	r2, #2
 8001446:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001448:	2301      	movs	r3, #1
 800144a:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800144c:	6803      	ldr	r3, [r0, #0]
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f013 0f03 	tst.w	r3, #3
 8001454:	d070      	beq.n	8001538 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8001456:	f7ff ffe6 	bl	8001426 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800145a:	2300      	movs	r3, #0
 800145c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800145e:	6823      	ldr	r3, [r4, #0]
 8001460:	691a      	ldr	r2, [r3, #16]
 8001462:	f012 0f04 	tst.w	r2, #4
 8001466:	d012      	beq.n	800148e <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	f012 0f04 	tst.w	r2, #4
 800146e:	d00e      	beq.n	800148e <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001470:	f06f 0204 	mvn.w	r2, #4
 8001474:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001476:	2302      	movs	r3, #2
 8001478:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800147a:	6823      	ldr	r3, [r4, #0]
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001482:	d05f      	beq.n	8001544 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8001484:	4620      	mov	r0, r4
 8001486:	f7ff ffce 	bl	8001426 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800148a:	2300      	movs	r3, #0
 800148c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800148e:	6823      	ldr	r3, [r4, #0]
 8001490:	691a      	ldr	r2, [r3, #16]
 8001492:	f012 0f08 	tst.w	r2, #8
 8001496:	d012      	beq.n	80014be <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001498:	68da      	ldr	r2, [r3, #12]
 800149a:	f012 0f08 	tst.w	r2, #8
 800149e:	d00e      	beq.n	80014be <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80014a0:	f06f 0208 	mvn.w	r2, #8
 80014a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80014a6:	2304      	movs	r3, #4
 80014a8:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	f013 0f03 	tst.w	r3, #3
 80014b2:	d04e      	beq.n	8001552 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80014b4:	4620      	mov	r0, r4
 80014b6:	f7ff ffb6 	bl	8001426 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ba:	2300      	movs	r3, #0
 80014bc:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80014be:	6823      	ldr	r3, [r4, #0]
 80014c0:	691a      	ldr	r2, [r3, #16]
 80014c2:	f012 0f10 	tst.w	r2, #16
 80014c6:	d012      	beq.n	80014ee <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80014c8:	68da      	ldr	r2, [r3, #12]
 80014ca:	f012 0f10 	tst.w	r2, #16
 80014ce:	d00e      	beq.n	80014ee <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80014d0:	f06f 0210 	mvn.w	r2, #16
 80014d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80014d6:	2308      	movs	r3, #8
 80014d8:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	69db      	ldr	r3, [r3, #28]
 80014de:	f413 7f40 	tst.w	r3, #768	; 0x300
 80014e2:	d03d      	beq.n	8001560 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80014e4:	4620      	mov	r0, r4
 80014e6:	f7ff ff9e 	bl	8001426 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014ea:	2300      	movs	r3, #0
 80014ec:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80014ee:	6823      	ldr	r3, [r4, #0]
 80014f0:	691a      	ldr	r2, [r3, #16]
 80014f2:	f012 0f01 	tst.w	r2, #1
 80014f6:	d003      	beq.n	8001500 <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	f012 0f01 	tst.w	r2, #1
 80014fe:	d136      	bne.n	800156e <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001500:	6823      	ldr	r3, [r4, #0]
 8001502:	691a      	ldr	r2, [r3, #16]
 8001504:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001508:	d003      	beq.n	8001512 <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800150a:	68da      	ldr	r2, [r3, #12]
 800150c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001510:	d134      	bne.n	800157c <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001512:	6823      	ldr	r3, [r4, #0]
 8001514:	691a      	ldr	r2, [r3, #16]
 8001516:	f012 0f40 	tst.w	r2, #64	; 0x40
 800151a:	d003      	beq.n	8001524 <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800151c:	68da      	ldr	r2, [r3, #12]
 800151e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001522:	d132      	bne.n	800158a <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001524:	6823      	ldr	r3, [r4, #0]
 8001526:	691a      	ldr	r2, [r3, #16]
 8001528:	f012 0f20 	tst.w	r2, #32
 800152c:	d003      	beq.n	8001536 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	f012 0f20 	tst.w	r2, #32
 8001534:	d130      	bne.n	8001598 <HAL_TIM_IRQHandler+0x16c>
 8001536:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001538:	f7ff ff74 	bl	8001424 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800153c:	4620      	mov	r0, r4
 800153e:	f7ff ff73 	bl	8001428 <HAL_TIM_PWM_PulseFinishedCallback>
 8001542:	e78a      	b.n	800145a <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001544:	4620      	mov	r0, r4
 8001546:	f7ff ff6d 	bl	8001424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800154a:	4620      	mov	r0, r4
 800154c:	f7ff ff6c 	bl	8001428 <HAL_TIM_PWM_PulseFinishedCallback>
 8001550:	e79b      	b.n	800148a <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001552:	4620      	mov	r0, r4
 8001554:	f7ff ff66 	bl	8001424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001558:	4620      	mov	r0, r4
 800155a:	f7ff ff65 	bl	8001428 <HAL_TIM_PWM_PulseFinishedCallback>
 800155e:	e7ac      	b.n	80014ba <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001560:	4620      	mov	r0, r4
 8001562:	f7ff ff5f 	bl	8001424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001566:	4620      	mov	r0, r4
 8001568:	f7ff ff5e 	bl	8001428 <HAL_TIM_PWM_PulseFinishedCallback>
 800156c:	e7bd      	b.n	80014ea <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800156e:	f06f 0201 	mvn.w	r2, #1
 8001572:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001574:	4620      	mov	r0, r4
 8001576:	f000 fabb 	bl	8001af0 <HAL_TIM_PeriodElapsedCallback>
 800157a:	e7c1      	b.n	8001500 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800157c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001580:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001582:	4620      	mov	r0, r4
 8001584:	f000 f8a1 	bl	80016ca <HAL_TIMEx_BreakCallback>
 8001588:	e7c3      	b.n	8001512 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800158a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800158e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001590:	4620      	mov	r0, r4
 8001592:	f7ff ff4a 	bl	800142a <HAL_TIM_TriggerCallback>
 8001596:	e7c5      	b.n	8001524 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001598:	f06f 0220 	mvn.w	r2, #32
 800159c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 800159e:	4620      	mov	r0, r4
 80015a0:	f000 f892 	bl	80016c8 <HAL_TIMEx_CommutationCallback>
}
 80015a4:	e7c7      	b.n	8001536 <HAL_TIM_IRQHandler+0x10a>
	...

080015a8 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 80015a8:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80015aa:	4a25      	ldr	r2, [pc, #148]	; (8001640 <TIM_Base_SetConfig+0x98>)
 80015ac:	4290      	cmp	r0, r2
 80015ae:	d012      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80015b4:	4290      	cmp	r0, r2
 80015b6:	d00e      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015b8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015bc:	d00b      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015be:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80015c2:	4290      	cmp	r0, r2
 80015c4:	d007      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ca:	4290      	cmp	r0, r2
 80015cc:	d003      	beq.n	80015d6 <TIM_Base_SetConfig+0x2e>
 80015ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015d2:	4290      	cmp	r0, r2
 80015d4:	d103      	bne.n	80015de <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80015d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80015da:	684a      	ldr	r2, [r1, #4]
 80015dc:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015de:	4a18      	ldr	r2, [pc, #96]	; (8001640 <TIM_Base_SetConfig+0x98>)
 80015e0:	4290      	cmp	r0, r2
 80015e2:	d012      	beq.n	800160a <TIM_Base_SetConfig+0x62>
 80015e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80015e8:	4290      	cmp	r0, r2
 80015ea:	d00e      	beq.n	800160a <TIM_Base_SetConfig+0x62>
 80015ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80015f0:	d00b      	beq.n	800160a <TIM_Base_SetConfig+0x62>
 80015f2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d007      	beq.n	800160a <TIM_Base_SetConfig+0x62>
 80015fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015fe:	4290      	cmp	r0, r2
 8001600:	d003      	beq.n	800160a <TIM_Base_SetConfig+0x62>
 8001602:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001606:	4290      	cmp	r0, r2
 8001608:	d103      	bne.n	8001612 <TIM_Base_SetConfig+0x6a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800160a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800160e:	68ca      	ldr	r2, [r1, #12]
 8001610:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001612:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001616:	694a      	ldr	r2, [r1, #20]
 8001618:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800161a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800161c:	688b      	ldr	r3, [r1, #8]
 800161e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001620:	680b      	ldr	r3, [r1, #0]
 8001622:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001624:	4b06      	ldr	r3, [pc, #24]	; (8001640 <TIM_Base_SetConfig+0x98>)
 8001626:	4298      	cmp	r0, r3
 8001628:	d006      	beq.n	8001638 <TIM_Base_SetConfig+0x90>
 800162a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800162e:	4298      	cmp	r0, r3
 8001630:	d002      	beq.n	8001638 <TIM_Base_SetConfig+0x90>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001632:	2301      	movs	r3, #1
 8001634:	6143      	str	r3, [r0, #20]
 8001636:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8001638:	690b      	ldr	r3, [r1, #16]
 800163a:	6303      	str	r3, [r0, #48]	; 0x30
 800163c:	e7f9      	b.n	8001632 <TIM_Base_SetConfig+0x8a>
 800163e:	bf00      	nop
 8001640:	40012c00 	.word	0x40012c00

08001644 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8001644:	b1a8      	cbz	r0, 8001672 <HAL_TIM_Base_Init+0x2e>
{
 8001646:	b510      	push	{r4, lr}
 8001648:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 800164a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800164e:	b15b      	cbz	r3, 8001668 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8001650:	2302      	movs	r3, #2
 8001652:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001656:	1d21      	adds	r1, r4, #4
 8001658:	6820      	ldr	r0, [r4, #0]
 800165a:	f7ff ffa5 	bl	80015a8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800165e:	2301      	movs	r3, #1
 8001660:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001664:	2000      	movs	r0, #0
 8001666:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8001668:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800166c:	f000 fbe2 	bl	8001e34 <HAL_TIM_Base_MspInit>
 8001670:	e7ee      	b.n	8001650 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8001672:	2001      	movs	r0, #1
 8001674:	4770      	bx	lr

08001676 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001676:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800167a:	2b01      	cmp	r3, #1
 800167c:	d022      	beq.n	80016c4 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 800167e:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8001680:	2201      	movs	r2, #1
 8001682:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001686:	2302      	movs	r3, #2
 8001688:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800168c:	6804      	ldr	r4, [r0, #0]
 800168e:	6863      	ldr	r3, [r4, #4]
 8001690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001694:	6063      	str	r3, [r4, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001696:	6804      	ldr	r4, [r0, #0]
 8001698:	6863      	ldr	r3, [r4, #4]
 800169a:	680d      	ldr	r5, [r1, #0]
 800169c:	432b      	orrs	r3, r5
 800169e:	6063      	str	r3, [r4, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80016a0:	6804      	ldr	r4, [r0, #0]
 80016a2:	68a3      	ldr	r3, [r4, #8]
 80016a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80016a8:	60a3      	str	r3, [r4, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80016aa:	6804      	ldr	r4, [r0, #0]
 80016ac:	68a3      	ldr	r3, [r4, #8]
 80016ae:	6849      	ldr	r1, [r1, #4]
 80016b0:	430b      	orrs	r3, r1
 80016b2:	60a3      	str	r3, [r4, #8]

  htim->State = HAL_TIM_STATE_READY;
 80016b4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80016b8:	2300      	movs	r3, #0
 80016ba:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80016be:	4618      	mov	r0, r3
}
 80016c0:	bc30      	pop	{r4, r5}
 80016c2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80016c4:	2002      	movs	r0, #2
 80016c6:	4770      	bx	lr

080016c8 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80016c8:	4770      	bx	lr

080016ca <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80016ca:	4770      	bx	lr

080016cc <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80016cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 80016ce:	680d      	ldr	r5, [r1, #0]
 80016d0:	f3c5 250f 	ubfx	r5, r5, #8, #16
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d4:	fa95 f2a5 	rbit	r2, r5
  pinpos = POSITION_VAL(pinmask);
 80016d8:	fab2 f282 	clz	r2, r2

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0U)
 80016dc:	e033      	b.n	8001746 <LL_GPIO_Init+0x7a>
      {
        currentpin = (0x00000101U << pinpos);
      }
      else
      {
        currentpin = ((0x00010001U << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000U);
 80016de:	f1a2 0408 	sub.w	r4, r2, #8
 80016e2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80016e6:	40a3      	lsls	r3, r4
 80016e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80016ec:	684e      	ldr	r6, [r1, #4]
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80016ee:	0e1f      	lsrs	r7, r3, #24
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80016f0:	59c4      	ldr	r4, [r0, r7]
 80016f2:	fa93 fea3 	rbit	lr, r3
 80016f6:	fabe fe8e 	clz	lr, lr
 80016fa:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80016fe:	f04f 0c0f 	mov.w	ip, #15
 8001702:	fa0c fe0e 	lsl.w	lr, ip, lr
 8001706:	ea24 040e 	bic.w	r4, r4, lr
 800170a:	fa93 fea3 	rbit	lr, r3
 800170e:	fabe fe8e 	clz	lr, lr
 8001712:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001716:	fa06 f60e 	lsl.w	r6, r6, lr
 800171a:	4334      	orrs	r4, r6
 800171c:	51c4      	str	r4, [r0, r7]
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 800171e:	68c6      	ldr	r6, [r0, #12]
 8001720:	0a1c      	lsrs	r4, r3, #8
 8001722:	ea26 0e04 	bic.w	lr, r6, r4
 8001726:	fa94 f4a4 	rbit	r4, r4
 800172a:	fab4 f484 	clz	r4, r4
 800172e:	690e      	ldr	r6, [r1, #16]
 8001730:	fa06 f404 	lsl.w	r4, r6, r4
 8001734:	ea4e 0404 	orr.w	r4, lr, r4
 8001738:	60c4      	str	r4, [r0, #12]

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800173a:	684c      	ldr	r4, [r1, #4]
 800173c:	2c01      	cmp	r4, #1
 800173e:	d00f      	beq.n	8001760 <LL_GPIO_Init+0x94>
 8001740:	2c09      	cmp	r4, #9
 8001742:	d00d      	beq.n	8001760 <LL_GPIO_Init+0x94>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
      }
    }
    pinpos++;
 8001744:	3201      	adds	r2, #1
  while ((pinmask  >> pinpos) != 0U)
 8001746:	fa35 f302 	lsrs.w	r3, r5, r2
 800174a:	d037      	beq.n	80017bc <LL_GPIO_Init+0xf0>
    if ((pinmask & (1U << pinpos)) != 0U)
 800174c:	2301      	movs	r3, #1
 800174e:	4093      	lsls	r3, r2
 8001750:	421d      	tst	r5, r3
 8001752:	d0f7      	beq.n	8001744 <LL_GPIO_Init+0x78>
      if (pinpos < GPIO_PIN_MASK_POS)
 8001754:	2a07      	cmp	r2, #7
 8001756:	d8c2      	bhi.n	80016de <LL_GPIO_Init+0x12>
        currentpin = (0x00000101U << pinpos);
 8001758:	f240 1301 	movw	r3, #257	; 0x101
 800175c:	4093      	lsls	r3, r2
 800175e:	e7c5      	b.n	80016ec <LL_GPIO_Init+0x20>
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8001760:	59c4      	ldr	r4, [r0, r7]
 8001762:	fa93 f6a3 	rbit	r6, r3
 8001766:	fab6 f686 	clz	r6, r6
 800176a:	00b6      	lsls	r6, r6, #2
 800176c:	f04f 0e03 	mov.w	lr, #3
 8001770:	fa0e f606 	lsl.w	r6, lr, r6
 8001774:	ea24 0e06 	bic.w	lr, r4, r6
 8001778:	fa93 f6a3 	rbit	r6, r3
 800177c:	fab6 f686 	clz	r6, r6
 8001780:	00b6      	lsls	r6, r6, #2
 8001782:	688c      	ldr	r4, [r1, #8]
 8001784:	fa04 f606 	lsl.w	r6, r4, r6
 8001788:	ea46 060e 	orr.w	r6, r6, lr
 800178c:	51c6      	str	r6, [r0, r7]
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800178e:	68cc      	ldr	r4, [r1, #12]
 8001790:	fa93 fea3 	rbit	lr, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001794:	fabe fe8e 	clz	lr, lr
 8001798:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800179c:	f04f 0c04 	mov.w	ip, #4
 80017a0:	fa0c fe0e 	lsl.w	lr, ip, lr
 80017a4:	ea26 060e 	bic.w	r6, r6, lr
 80017a8:	fa93 f3a3 	rbit	r3, r3
 80017ac:	fab3 f383 	clz	r3, r3
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	fa04 f303 	lsl.w	r3, r4, r3
 80017b6:	4333      	orrs	r3, r6
 80017b8:	51c3      	str	r3, [r0, r7]
 80017ba:	e7c3      	b.n	8001744 <LL_GPIO_Init+0x78>
  }
  return (SUCCESS);
}
 80017bc:	2001      	movs	r0, #1
 80017be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080017c0 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80017c0:	4b03      	ldr	r3, [pc, #12]	; (80017d0 <RCC_GetHCLKClockFreq+0x10>)
 80017c2:	685b      	ldr	r3, [r3, #4]
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80017c4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80017c8:	4a02      	ldr	r2, [pc, #8]	; (80017d4 <RCC_GetHCLKClockFreq+0x14>)
 80017ca:	5cd3      	ldrb	r3, [r2, r3]
}
 80017cc:	40d8      	lsrs	r0, r3
 80017ce:	4770      	bx	lr
 80017d0:	40021000 	.word	0x40021000
 80017d4:	08002f20 	.word	0x08002f20

080017d8 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80017d8:	4b03      	ldr	r3, [pc, #12]	; (80017e8 <RCC_GetPCLK1ClockFreq+0x10>)
 80017da:	685b      	ldr	r3, [r3, #4]
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80017dc:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80017e0:	4a02      	ldr	r2, [pc, #8]	; (80017ec <RCC_GetPCLK1ClockFreq+0x14>)
 80017e2:	5cd3      	ldrb	r3, [r2, r3]
}
 80017e4:	40d8      	lsrs	r0, r3
 80017e6:	4770      	bx	lr
 80017e8:	40021000 	.word	0x40021000
 80017ec:	08002f30 	.word	0x08002f30

080017f0 <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80017f0:	4b03      	ldr	r3, [pc, #12]	; (8001800 <RCC_GetPCLK2ClockFreq+0x10>)
 80017f2:	685b      	ldr	r3, [r3, #4]
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80017f4:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80017f8:	4a02      	ldr	r2, [pc, #8]	; (8001804 <RCC_GetPCLK2ClockFreq+0x14>)
 80017fa:	5cd3      	ldrb	r3, [r2, r3]
}
 80017fc:	40d8      	lsrs	r0, r3
 80017fe:	4770      	bx	lr
 8001800:	40021000 	.word	0x40021000
 8001804:	08002f30 	.word	0x08002f30

08001808 <RCC_PLL_GetFreqDomain_SYS>:
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001808:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <RCC_PLL_GetFreqDomain_SYS+0x30>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8001810:	b17b      	cbz	r3, 8001832 <RCC_PLL_GetFreqDomain_SYS+0x2a>
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <RCC_PLL_GetFreqDomain_SYS+0x30>)
 8001814:	6858      	ldr	r0, [r3, #4]
 8001816:	f3c0 4040 	ubfx	r0, r0, #17, #1
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
      break;

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 800181a:	3001      	adds	r0, #1
 800181c:	4b07      	ldr	r3, [pc, #28]	; (800183c <RCC_PLL_GetFreqDomain_SYS+0x34>)
 800181e:	fbb3 f0f0 	udiv	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8001822:	4b05      	ldr	r3, [pc, #20]	; (8001838 <RCC_PLL_GetFreqDomain_SYS+0x30>)
 8001824:	685b      	ldr	r3, [r3, #4]

    default:
      pllinputfreq = HSI_VALUE / 2U;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001826:	f3c3 4383 	ubfx	r3, r3, #18, #4
 800182a:	3302      	adds	r3, #2
}
 800182c:	fb03 f000 	mul.w	r0, r3, r0
 8001830:	4770      	bx	lr
      pllinputfreq = HSI_VALUE / 2U;
 8001832:	4803      	ldr	r0, [pc, #12]	; (8001840 <RCC_PLL_GetFreqDomain_SYS+0x38>)
 8001834:	e7f5      	b.n	8001822 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8001836:	bf00      	nop
 8001838:	40021000 	.word	0x40021000
 800183c:	007a1200 	.word	0x007a1200
 8001840:	003d0900 	.word	0x003d0900

08001844 <RCC_GetSystemClockFreq>:
{
 8001844:	b508      	push	{r3, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001846:	4b05      	ldr	r3, [pc, #20]	; (800185c <RCC_GetSystemClockFreq+0x18>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 800184e:	2b08      	cmp	r3, #8
 8001850:	d102      	bne.n	8001858 <RCC_GetSystemClockFreq+0x14>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001852:	f7ff ffd9 	bl	8001808 <RCC_PLL_GetFreqDomain_SYS>
      break;
 8001856:	bd08      	pop	{r3, pc}
      frequency = HSI_VALUE;
 8001858:	4801      	ldr	r0, [pc, #4]	; (8001860 <RCC_GetSystemClockFreq+0x1c>)
}
 800185a:	bd08      	pop	{r3, pc}
 800185c:	40021000 	.word	0x40021000
 8001860:	007a1200 	.word	0x007a1200

08001864 <LL_RCC_GetSystemClocksFreq>:
{
 8001864:	b510      	push	{r4, lr}
 8001866:	4604      	mov	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001868:	f7ff ffec 	bl	8001844 <RCC_GetSystemClockFreq>
 800186c:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800186e:	f7ff ffa7 	bl	80017c0 <RCC_GetHCLKClockFreq>
 8001872:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001874:	f7ff ffb0 	bl	80017d8 <RCC_GetPCLK1ClockFreq>
 8001878:	60a0      	str	r0, [r4, #8]
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800187a:	6860      	ldr	r0, [r4, #4]
 800187c:	f7ff ffb8 	bl	80017f0 <RCC_GetPCLK2ClockFreq>
 8001880:	60e0      	str	r0, [r4, #12]
 8001882:	bd10      	pop	{r4, pc}

08001884 <LL_USART_Init>:
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001884:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001886:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800188a:	d001      	beq.n	8001890 <LL_USART_Init+0xc>
  ErrorStatus status = ERROR;
 800188c:	2000      	movs	r0, #0
 800188e:	4770      	bx	lr
{
 8001890:	b570      	push	{r4, r5, r6, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	460d      	mov	r5, r1
 8001896:	4604      	mov	r4, r0
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001898:	68c3      	ldr	r3, [r0, #12]
 800189a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800189e:	f023 030c 	bic.w	r3, r3, #12
 80018a2:	684a      	ldr	r2, [r1, #4]
 80018a4:	68c9      	ldr	r1, [r1, #12]
 80018a6:	430a      	orrs	r2, r1
 80018a8:	6929      	ldr	r1, [r5, #16]
 80018aa:	430a      	orrs	r2, r1
 80018ac:	4313      	orrs	r3, r2
 80018ae:	60c3      	str	r3, [r0, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80018b0:	68ab      	ldr	r3, [r5, #8]
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80018b2:	6902      	ldr	r2, [r0, #16]
 80018b4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80018b8:	4313      	orrs	r3, r2
 80018ba:	6103      	str	r3, [r0, #16]

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80018bc:	696b      	ldr	r3, [r5, #20]
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80018be:	6942      	ldr	r2, [r0, #20]
 80018c0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80018c4:	4313      	orrs	r3, r2
 80018c6:	6143      	str	r3, [r0, #20]

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80018c8:	4668      	mov	r0, sp
 80018ca:	f7ff ffcb 	bl	8001864 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80018ce:	4b21      	ldr	r3, [pc, #132]	; (8001954 <LL_USART_Init+0xd0>)
 80018d0:	429c      	cmp	r4, r3
 80018d2:	d030      	beq.n	8001936 <LL_USART_Init+0xb2>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
    }
    else if (USARTx == USART2)
 80018d4:	4b20      	ldr	r3, [pc, #128]	; (8001958 <LL_USART_Init+0xd4>)
 80018d6:	429c      	cmp	r4, r3
 80018d8:	d02f      	beq.n	800193a <LL_USART_Init+0xb6>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80018da:	4b20      	ldr	r3, [pc, #128]	; (800195c <LL_USART_Init+0xd8>)
 80018dc:	429c      	cmp	r4, r3
 80018de:	d02e      	beq.n	800193e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 80018e0:	4b1f      	ldr	r3, [pc, #124]	; (8001960 <LL_USART_Init+0xdc>)
 80018e2:	429c      	cmp	r4, r3
 80018e4:	d02d      	beq.n	8001942 <LL_USART_Init+0xbe>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80018e6:	4b1f      	ldr	r3, [pc, #124]	; (8001964 <LL_USART_Init+0xe0>)
 80018e8:	429c      	cmp	r4, r3
 80018ea:	d02c      	beq.n	8001946 <LL_USART_Init+0xc2>
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80018ec:	2300      	movs	r3, #0

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80018ee:	b363      	cbz	r3, 800194a <LL_USART_Init+0xc6>
        && (USART_InitStruct->BaudRate != 0U))
 80018f0:	6829      	ldr	r1, [r5, #0]
 80018f2:	b369      	cbz	r1, 8001950 <LL_USART_Init+0xcc>
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80018f4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80018f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80018fc:	0089      	lsls	r1, r1, #2
 80018fe:	fbb3 f1f1 	udiv	r1, r3, r1
 8001902:	4e19      	ldr	r6, [pc, #100]	; (8001968 <LL_USART_Init+0xe4>)
 8001904:	fba6 3501 	umull	r3, r5, r6, r1
 8001908:	096d      	lsrs	r5, r5, #5
 800190a:	012a      	lsls	r2, r5, #4
 800190c:	b290      	uxth	r0, r2
 800190e:	2264      	movs	r2, #100	; 0x64
 8001910:	fb02 1215 	mls	r2, r2, r5, r1
 8001914:	0113      	lsls	r3, r2, #4
 8001916:	3332      	adds	r3, #50	; 0x32
 8001918:	fba6 2303 	umull	r2, r3, r6, r3
 800191c:	f3c3 134f 	ubfx	r3, r3, #5, #16
 8001920:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001924:	4402      	add	r2, r0
 8001926:	b292      	uxth	r2, r2
 8001928:	f003 030f 	and.w	r3, r3, #15
 800192c:	4413      	add	r3, r2
 800192e:	b29b      	uxth	r3, r3
 8001930:	60a3      	str	r3, [r4, #8]
    {
      status = SUCCESS;
 8001932:	2001      	movs	r0, #1
 8001934:	e00a      	b.n	800194c <LL_USART_Init+0xc8>
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001936:	9b03      	ldr	r3, [sp, #12]
 8001938:	e7d9      	b.n	80018ee <LL_USART_Init+0x6a>
      periphclk = rcc_clocks.PCLK1_Frequency;
 800193a:	9b02      	ldr	r3, [sp, #8]
 800193c:	e7d7      	b.n	80018ee <LL_USART_Init+0x6a>
      periphclk = rcc_clocks.PCLK1_Frequency;
 800193e:	9b02      	ldr	r3, [sp, #8]
 8001940:	e7d5      	b.n	80018ee <LL_USART_Init+0x6a>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001942:	9b02      	ldr	r3, [sp, #8]
 8001944:	e7d3      	b.n	80018ee <LL_USART_Init+0x6a>
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001946:	9b02      	ldr	r3, [sp, #8]
 8001948:	e7d1      	b.n	80018ee <LL_USART_Init+0x6a>
  ErrorStatus status = ERROR;
 800194a:	2000      	movs	r0, #0
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 800194c:	b004      	add	sp, #16
 800194e:	bd70      	pop	{r4, r5, r6, pc}
  ErrorStatus status = ERROR;
 8001950:	2000      	movs	r0, #0
 8001952:	e7fb      	b.n	800194c <LL_USART_Init+0xc8>
 8001954:	40013800 	.word	0x40013800
 8001958:	40004400 	.word	0x40004400
 800195c:	40004800 	.word	0x40004800
 8001960:	40004c00 	.word	0x40004c00
 8001964:	40005000 	.word	0x40005000
 8001968:	51eb851f 	.word	0x51eb851f

0800196c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800196c:	b500      	push	{lr}
 800196e:	b083      	sub	sp, #12
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <MX_DMA_Init+0x30>)
 8001972:	695a      	ldr	r2, [r3, #20]
 8001974:	f042 0201 	orr.w	r2, r2, #1
 8001978:	615a      	str	r2, [r3, #20]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	9301      	str	r3, [sp, #4]
 8001982:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001984:	2200      	movs	r2, #0
 8001986:	4611      	mov	r1, r2
 8001988:	200e      	movs	r0, #14
 800198a:	f7fe fcbb 	bl	8000304 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800198e:	200e      	movs	r0, #14
 8001990:	f7fe fcea 	bl	8000368 <HAL_NVIC_EnableIRQ>

}
 8001994:	b003      	add	sp, #12
 8001996:	f85d fb04 	ldr.w	pc, [sp], #4
 800199a:	bf00      	nop
 800199c:	40021000 	.word	0x40021000

080019a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019a0:	b530      	push	{r4, r5, lr}
 80019a2:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a4:	2400      	movs	r4, #0
 80019a6:	9404      	str	r4, [sp, #16]
 80019a8:	9405      	str	r4, [sp, #20]
 80019aa:	9406      	str	r4, [sp, #24]
 80019ac:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ae:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <MX_GPIO_Init+0x6c>)
 80019b0:	699a      	ldr	r2, [r3, #24]
 80019b2:	f042 0204 	orr.w	r2, r2, #4
 80019b6:	619a      	str	r2, [r3, #24]
 80019b8:	699a      	ldr	r2, [r3, #24]
 80019ba:	f002 0204 	and.w	r2, r2, #4
 80019be:	9201      	str	r2, [sp, #4]
 80019c0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c2:	699a      	ldr	r2, [r3, #24]
 80019c4:	f042 0208 	orr.w	r2, r2, #8
 80019c8:	619a      	str	r2, [r3, #24]
 80019ca:	699a      	ldr	r2, [r3, #24]
 80019cc:	f002 0208 	and.w	r2, r2, #8
 80019d0:	9202      	str	r2, [sp, #8]
 80019d2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019d4:	699a      	ldr	r2, [r3, #24]
 80019d6:	f042 0220 	orr.w	r2, r2, #32
 80019da:	619a      	str	r2, [r3, #24]
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	9303      	str	r3, [sp, #12]
 80019e4:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, COL_LED_Pin|SOCKET_LED_Pin, GPIO_PIN_RESET);
 80019e6:	4d0a      	ldr	r5, [pc, #40]	; (8001a10 <MX_GPIO_Init+0x70>)
 80019e8:	4622      	mov	r2, r4
 80019ea:	210c      	movs	r1, #12
 80019ec:	4628      	mov	r0, r5
 80019ee:	f7fe ffdf 	bl	80009b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = COL_LED_Pin|SOCKET_LED_Pin;
 80019f2:	230c      	movs	r3, #12
 80019f4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f6:	2301      	movs	r3, #1
 80019f8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2302      	movs	r3, #2
 80019fe:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a00:	a904      	add	r1, sp, #16
 8001a02:	4628      	mov	r0, r5
 8001a04:	f7fe fed6 	bl	80007b4 <HAL_GPIO_Init>

}
 8001a08:	b009      	add	sp, #36	; 0x24
 8001a0a:	bd30      	pop	{r4, r5, pc}
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	40011400 	.word	0x40011400

08001a14 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char* ptr, int len)
{
 8001a14:	b430      	push	{r4, r5}
  //HAL_UART_Transmit(&huart2, p, len, 10);
  int DataIdx;

  for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001a16:	2400      	movs	r4, #0
 8001a18:	e009      	b.n	8001a2e <_write+0x1a>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8001a1a:	4b07      	ldr	r3, [pc, #28]	; (8001a38 <_write+0x24>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
  {
    while(!LL_USART_IsActiveFlag_TXE(USART2))
 8001a1e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001a22:	d0fa      	beq.n	8001a1a <_write+0x6>
    {
      //We can put some timeout here
    }
    LL_USART_TransmitData8(USART2, *ptr++);
 8001a24:	780d      	ldrb	r5, [r1, #0]
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
  USARTx->DR = Value;
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <_write+0x24>)
 8001a28:	605d      	str	r5, [r3, #4]
  for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2a:	3401      	adds	r4, #1
    LL_USART_TransmitData8(USART2, *ptr++);
 8001a2c:	3101      	adds	r1, #1
  for(DataIdx = 0; DataIdx < len; DataIdx++)
 8001a2e:	4294      	cmp	r4, r2
 8001a30:	dbf3      	blt.n	8001a1a <_write+0x6>
  }
  return len;
}
 8001a32:	4610      	mov	r0, r2
 8001a34:	bc30      	pop	{r4, r5}
 8001a36:	4770      	bx	lr
 8001a38:	40004400 	.word	0x40004400

08001a3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a3c:	b530      	push	{r4, r5, lr}
 8001a3e:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a40:	2228      	movs	r2, #40	; 0x28
 8001a42:	2100      	movs	r1, #0
 8001a44:	a806      	add	r0, sp, #24
 8001a46:	f000 fc56 	bl	80022f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a4a:	2400      	movs	r4, #0
 8001a4c:	9401      	str	r4, [sp, #4]
 8001a4e:	9402      	str	r4, [sp, #8]
 8001a50:	9403      	str	r4, [sp, #12]
 8001a52:	9404      	str	r4, [sp, #16]
 8001a54:	9405      	str	r4, [sp, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a56:	2201      	movs	r2, #1
 8001a58:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a5a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a5e:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a60:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a62:	2502      	movs	r5, #2
 8001a64:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a66:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a68:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a6c:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a6e:	a806      	add	r0, sp, #24
 8001a70:	f7fe ffbe 	bl	80009f0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a74:	230f      	movs	r3, #15
 8001a76:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a78:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a7a:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a80:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a82:	9405      	str	r4, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a84:	4629      	mov	r1, r5
 8001a86:	a801      	add	r0, sp, #4
 8001a88:	f7ff f9d8 	bl	8000e3c <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001a8c:	b011      	add	sp, #68	; 0x44
 8001a8e:	bd30      	pop	{r4, r5, pc}

08001a90 <main>:
{
 8001a90:	b508      	push	{r3, lr}
  HAL_Init();
 8001a92:	f7fe fbed 	bl	8000270 <HAL_Init>
  SystemClock_Config();
 8001a96:	f7ff ffd1 	bl	8001a3c <SystemClock_Config>
  MX_GPIO_Init();
 8001a9a:	f7ff ff81 	bl	80019a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a9e:	f7ff ff65 	bl	800196c <MX_DMA_Init>
  MX_SPI2_Init();
 8001aa2:	f000 f83b 	bl	8001b1c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001aa6:	f000 f9e5 	bl	8001e74 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 8001aaa:	f000 f99b 	bl	8001de4 <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001aae:	480b      	ldr	r0, [pc, #44]	; (8001adc <main+0x4c>)
 8001ab0:	f7ff fcac 	bl	800140c <HAL_TIM_Base_Start_IT>
  SPI2->CR1 |= 0x0040;    // SPI enable
 8001ab4:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <main+0x50>)
 8001ab6:	681a      	ldr	r2, [r3, #0]
 8001ab8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001abc:	601a      	str	r2, [r3, #0]
  SPI2->DR = Tx[0];       // Write initial byte
 8001abe:	4a09      	ldr	r2, [pc, #36]	; (8001ae4 <main+0x54>)
 8001ac0:	7812      	ldrb	r2, [r2, #0]
 8001ac2:	60da      	str	r2, [r3, #12]
  HAL_SPI_Receive_DMA(&hspi2, Rx, RX_BUF_SIZE);
 8001ac4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ac8:	4907      	ldr	r1, [pc, #28]	; (8001ae8 <main+0x58>)
 8001aca:	4808      	ldr	r0, [pc, #32]	; (8001aec <main+0x5c>)
 8001acc:	f7ff fb78 	bl	80011c0 <HAL_SPI_Receive_DMA>
    spi_proc();
 8001ad0:	f000 f88e 	bl	8001bf0 <spi_proc>
    HAL_Delay(200);
 8001ad4:	20c8      	movs	r0, #200	; 0xc8
 8001ad6:	f7fe fbef 	bl	80002b8 <HAL_Delay>
 8001ada:	e7f9      	b.n	8001ad0 <main+0x40>
 8001adc:	20000544 	.word	0x20000544
 8001ae0:	40003800 	.word	0x40003800
 8001ae4:	20000008 	.word	0x20000008
 8001ae8:	20000094 	.word	0x20000094
 8001aec:	200004a8 	.word	0x200004a8

08001af0 <HAL_TIM_PeriodElapsedCallback>:
    }
}
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
  if(htim->Instance==TIM7)
 8001af0:	6802      	ldr	r2, [r0, #0]
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d000      	beq.n	8001afa <HAL_TIM_PeriodElapsedCallback+0xa>
 8001af8:	4770      	bx	lr
{
 8001afa:	b510      	push	{r4, lr}
  {
    HAL_GPIO_TogglePin(COL_LED_GPIO_Port, COL_LED_Pin);
 8001afc:	4c05      	ldr	r4, [pc, #20]	; (8001b14 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001afe:	2104      	movs	r1, #4
 8001b00:	4620      	mov	r0, r4
 8001b02:	f7fe ff5b 	bl	80009bc <HAL_GPIO_TogglePin>
    HAL_GPIO_TogglePin(SOCKET_LED_GPIO_Port, SOCKET_LED_Pin);
 8001b06:	2108      	movs	r1, #8
 8001b08:	4620      	mov	r0, r4
 8001b0a:	f7fe ff57 	bl	80009bc <HAL_GPIO_TogglePin>
 8001b0e:	bd10      	pop	{r4, pc}
 8001b10:	40001400 	.word	0x40001400
 8001b14:	40011400 	.word	0x40011400

08001b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b18:	4770      	bx	lr
	...

08001b1c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001b1c:	b508      	push	{r3, lr}

  hspi2.Instance = SPI2;
 8001b1e:	480d      	ldr	r0, [pc, #52]	; (8001b54 <MX_SPI2_Init+0x38>)
 8001b20:	4b0d      	ldr	r3, [pc, #52]	; (8001b58 <MX_SPI2_Init+0x3c>)
 8001b22:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001b24:	2300      	movs	r3, #0
 8001b26:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001b28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b2c:	6082      	str	r2, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b2e:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001b30:	2202      	movs	r2, #2
 8001b32:	6102      	str	r2, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b34:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001b36:	6183      	str	r3, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001b38:	61c3      	str	r3, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b3a:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b3c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b3e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b40:	230a      	movs	r3, #10
 8001b42:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b44:	f7ff fc21 	bl	800138a <HAL_SPI_Init>
 8001b48:	b900      	cbnz	r0, 8001b4c <MX_SPI2_Init+0x30>
 8001b4a:	bd08      	pop	{r3, pc}
  {
    Error_Handler();
 8001b4c:	f7ff ffe4 	bl	8001b18 <Error_Handler>
  }

}
 8001b50:	e7fb      	b.n	8001b4a <MX_SPI2_Init+0x2e>
 8001b52:	bf00      	nop
 8001b54:	200004a8 	.word	0x200004a8
 8001b58:	40003800 	.word	0x40003800

08001b5c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001b5c:	b510      	push	{r4, lr}
 8001b5e:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b60:	2300      	movs	r3, #0
 8001b62:	9302      	str	r3, [sp, #8]
 8001b64:	9303      	str	r3, [sp, #12]
 8001b66:	9304      	str	r3, [sp, #16]
 8001b68:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI2)
 8001b6a:	6802      	ldr	r2, [r0, #0]
 8001b6c:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <HAL_SPI_MspInit+0x84>)
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d001      	beq.n	8001b76 <HAL_SPI_MspInit+0x1a>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001b72:	b006      	add	sp, #24
 8001b74:	bd10      	pop	{r4, pc}
 8001b76:	4604      	mov	r4, r0
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b78:	f503 33ec 	add.w	r3, r3, #120832	; 0x1d800
 8001b7c:	69da      	ldr	r2, [r3, #28]
 8001b7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b82:	61da      	str	r2, [r3, #28]
 8001b84:	69da      	ldr	r2, [r3, #28]
 8001b86:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001b8a:	9200      	str	r2, [sp, #0]
 8001b8c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b8e:	699a      	ldr	r2, [r3, #24]
 8001b90:	f042 0208 	orr.w	r2, r2, #8
 8001b94:	619a      	str	r2, [r3, #24]
 8001b96:	699b      	ldr	r3, [r3, #24]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	9301      	str	r3, [sp, #4]
 8001b9e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001ba0:	a906      	add	r1, sp, #24
 8001ba2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001ba6:	f841 3d10 	str.w	r3, [r1, #-16]!
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001baa:	480e      	ldr	r0, [pc, #56]	; (8001be4 <HAL_SPI_MspInit+0x88>)
 8001bac:	f7fe fe02 	bl	80007b4 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001bb0:	480d      	ldr	r0, [pc, #52]	; (8001be8 <HAL_SPI_MspInit+0x8c>)
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <HAL_SPI_MspInit+0x90>)
 8001bb4:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	6043      	str	r3, [r0, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bba:	6083      	str	r3, [r0, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bbc:	2280      	movs	r2, #128	; 0x80
 8001bbe:	60c2      	str	r2, [r0, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bc0:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc2:	6143      	str	r3, [r0, #20]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	6182      	str	r2, [r0, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bc8:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001bca:	f7fe fc05 	bl	80003d8 <HAL_DMA_Init>
 8001bce:	b918      	cbnz	r0, 8001bd8 <HAL_SPI_MspInit+0x7c>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8001bd0:	4b05      	ldr	r3, [pc, #20]	; (8001be8 <HAL_SPI_MspInit+0x8c>)
 8001bd2:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001bd4:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001bd6:	e7cc      	b.n	8001b72 <HAL_SPI_MspInit+0x16>
      Error_Handler();
 8001bd8:	f7ff ff9e 	bl	8001b18 <Error_Handler>
 8001bdc:	e7f8      	b.n	8001bd0 <HAL_SPI_MspInit+0x74>
 8001bde:	bf00      	nop
 8001be0:	40003800 	.word	0x40003800
 8001be4:	40010c00 	.word	0x40010c00
 8001be8:	20000500 	.word	0x20000500
 8001bec:	40020044 	.word	0x40020044

08001bf0 <spi_proc>:
  }
} 

/* USER CODE BEGIN 1 */
void spi_proc()
{
 8001bf0:	b570      	push	{r4, r5, r6, lr}
 8001bf2:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400

    //?? 
    uint8_t spi_buf[MAX_DMA_BUFFER_SIZE];

    //DMA  ?
    spiCurIndex = (uint16_t)(MAX_DMA_BUFFER_SIZE-hdma_spi2_rx.Instance->CNDTR);
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <spi_proc+0x98>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	685c      	ldr	r4, [r3, #4]
 8001bfc:	f5c4 6480 	rsb	r4, r4, #1024	; 0x400
 8001c00:	b2a4      	uxth	r4, r4
 8001c02:	4b22      	ldr	r3, [pc, #136]	; (8001c8c <spi_proc+0x9c>)
 8001c04:	801c      	strh	r4, [r3, #0]
    //printf("%02X", (uint8_t)(spiCurIndex & 0x00FF));  // Lower value of 16
    //printf("\r\n");

    //??? ???  ?? DMA  ?? ?
    //??????? ?? ?????????? ?? DMA  ????? ????.
    if(spiCurIndex != spiPrevIndex)
 8001c06:	4b22      	ldr	r3, [pc, #136]	; (8001c90 <spi_proc+0xa0>)
 8001c08:	8819      	ldrh	r1, [r3, #0]
 8001c0a:	428c      	cmp	r4, r1
 8001c0c:	d039      	beq.n	8001c82 <spi_proc+0x92>
    {
        //??? ??? ?? DMA  ?? ??????
        //??? ?????? ???? ? ????  ??????.
        if(spiPrevIndex > spiCurIndex)
 8001c0e:	d214      	bcs.n	8001c3a <spi_proc+0x4a>
        {
            tail = (MAX_DMA_BUFFER_SIZE - spiPrevIndex);
 8001c10:	f5c1 6580 	rsb	r5, r1, #1024	; 0x400
 8001c14:	b2ad      	uxth	r5, r5
            rxlen = spiCurIndex - tail;
            //memcpy(spi_buf, &spiDMABuf[spiPrevIndex], tail);
            memcpy(spi_buf, &Rx[spiPrevIndex], tail);
 8001c16:	4e1f      	ldr	r6, [pc, #124]	; (8001c94 <spi_proc+0xa4>)
 8001c18:	462a      	mov	r2, r5
 8001c1a:	4431      	add	r1, r6
 8001c1c:	4668      	mov	r0, sp
 8001c1e:	f000 fb5f 	bl	80022e0 <memcpy>
            memcpy(&spi_buf[tail], &Rx[0], spiCurIndex);
 8001c22:	4622      	mov	r2, r4
 8001c24:	4631      	mov	r1, r6
 8001c26:	eb0d 0005 	add.w	r0, sp, r5
 8001c2a:	f000 fb59 	bl	80022e0 <memcpy>
        {
            rxlen = spiCurIndex - spiPrevIndex;
            memcpy(spi_buf, &Rx[spiPrevIndex], rxlen);
        }
        //???????? ???  ????? 
        spiPrevIndex = spiCurIndex;
 8001c2e:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <spi_proc+0x9c>)
 8001c30:	881a      	ldrh	r2, [r3, #0]
 8001c32:	4b17      	ldr	r3, [pc, #92]	; (8001c90 <spi_proc+0xa0>)
 8001c34:	801a      	strh	r2, [r3, #0]

        //UART???? ??? .
        //HAL_UART_Transmit(&huart2, (uint8_t *)&spi_buf, rxlen, 0xFFFF);
        //
        for(i=0; i<MAX_DMA_BUFFER_SIZE; i++)
 8001c36:	2400      	movs	r4, #0
 8001c38:	e013      	b.n	8001c62 <spi_proc+0x72>
            rxlen = spiCurIndex - spiPrevIndex;
 8001c3a:	1a62      	subs	r2, r4, r1
            memcpy(spi_buf, &Rx[spiPrevIndex], rxlen);
 8001c3c:	b292      	uxth	r2, r2
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <spi_proc+0xa4>)
 8001c40:	4419      	add	r1, r3
 8001c42:	4668      	mov	r0, sp
 8001c44:	f000 fb4c 	bl	80022e0 <memcpy>
 8001c48:	e7f1      	b.n	8001c2e <spi_proc+0x3e>
          {
            printf("%02X \r\n", Rx[i]);
          }
          else
          {
            printf("%02X ", Rx[i]);
 8001c4a:	4b12      	ldr	r3, [pc, #72]	; (8001c94 <spi_proc+0xa4>)
 8001c4c:	5d19      	ldrb	r1, [r3, r4]
 8001c4e:	4812      	ldr	r0, [pc, #72]	; (8001c98 <spi_proc+0xa8>)
 8001c50:	f000 fc04 	bl	800245c <iprintf>
            fflush (stdout);    // for HAL Delay
 8001c54:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <spi_proc+0xac>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	6898      	ldr	r0, [r3, #8]
 8001c5a:	f000 fa41 	bl	80020e0 <fflush>
        for(i=0; i<MAX_DMA_BUFFER_SIZE; i++)
 8001c5e:	3401      	adds	r4, #1
 8001c60:	b2a4      	uxth	r4, r4
 8001c62:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8001c66:	d209      	bcs.n	8001c7c <spi_proc+0x8c>
          if(((i+1) % 4) == 0 )
 8001c68:	1c63      	adds	r3, r4, #1
 8001c6a:	f013 0f03 	tst.w	r3, #3
 8001c6e:	d1ec      	bne.n	8001c4a <spi_proc+0x5a>
            printf("%02X \r\n", Rx[i]);
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <spi_proc+0xa4>)
 8001c72:	5d19      	ldrb	r1, [r3, r4]
 8001c74:	480a      	ldr	r0, [pc, #40]	; (8001ca0 <spi_proc+0xb0>)
 8001c76:	f000 fbf1 	bl	800245c <iprintf>
 8001c7a:	e7f0      	b.n	8001c5e <spi_proc+0x6e>
          }
        }
        printf("\r\n");
 8001c7c:	4809      	ldr	r0, [pc, #36]	; (8001ca4 <spi_proc+0xb4>)
 8001c7e:	f000 fc61 	bl	8002544 <puts>
        //
    }
}
 8001c82:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8001c86:	bd70      	pop	{r4, r5, r6, pc}
 8001c88:	20000500 	.word	0x20000500
 8001c8c:	20000494 	.word	0x20000494
 8001c90:	20000496 	.word	0x20000496
 8001c94:	20000094 	.word	0x20000094
 8001c98:	08002f14 	.word	0x08002f14
 8001c9c:	20000014 	.word	0x20000014
 8001ca0:	08002f0c 	.word	0x08002f0c
 8001ca4:	08002f1c 	.word	0x08002f1c

08001ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_MspInit+0x3c>)
 8001cac:	699a      	ldr	r2, [r3, #24]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	619a      	str	r2, [r3, #24]
 8001cb4:	699a      	ldr	r2, [r3, #24]
 8001cb6:	f002 0201 	and.w	r2, r2, #1
 8001cba:	9200      	str	r2, [sp, #0]
 8001cbc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	69da      	ldr	r2, [r3, #28]
 8001cc0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001cc4:	61da      	str	r2, [r3, #28]
 8001cc6:	69db      	ldr	r3, [r3, #28]
 8001cc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cd0:	4a05      	ldr	r2, [pc, #20]	; (8001ce8 <HAL_MspInit+0x40>)
 8001cd2:	6853      	ldr	r3, [r2, #4]
 8001cd4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cdc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cde:	b002      	add	sp, #8
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40021000 	.word	0x40021000
 8001ce8:	40010000 	.word	0x40010000

08001cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cec:	4770      	bx	lr

08001cee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cee:	e7fe      	b.n	8001cee <HardFault_Handler>

08001cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cf0:	e7fe      	b.n	8001cf0 <MemManage_Handler>

08001cf2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf2:	e7fe      	b.n	8001cf2 <BusFault_Handler>

08001cf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf4:	e7fe      	b.n	8001cf4 <UsageFault_Handler>

08001cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf6:	4770      	bx	lr

08001cf8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf8:	4770      	bx	lr

08001cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cfa:	4770      	bx	lr

08001cfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cfc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cfe:	f7fe fac9 	bl	8000294 <HAL_IncTick>
 8001d02:	bd08      	pop	{r3, pc}

08001d04 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001d04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001d06:	4802      	ldr	r0, [pc, #8]	; (8001d10 <DMA1_Channel4_IRQHandler+0xc>)
 8001d08:	f7fe fbec 	bl	80004e4 <HAL_DMA_IRQHandler>
 8001d0c:	bd08      	pop	{r3, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000500 	.word	0x20000500

08001d14 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001d14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001d16:	4802      	ldr	r0, [pc, #8]	; (8001d20 <TIM7_IRQHandler+0xc>)
 8001d18:	f7ff fb88 	bl	800142c <HAL_TIM_IRQHandler>
 8001d1c:	bd08      	pop	{r3, pc}
 8001d1e:	bf00      	nop
 8001d20:	20000544 	.word	0x20000544

08001d24 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d26:	460d      	mov	r5, r1
 8001d28:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	2400      	movs	r4, #0
 8001d2c:	e005      	b.n	8001d3a <_read+0x16>
	{
		*ptr++ = __io_getchar();
 8001d2e:	1c6e      	adds	r6, r5, #1
 8001d30:	f3af 8000 	nop.w
 8001d34:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d36:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8001d38:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3a:	42bc      	cmp	r4, r7
 8001d3c:	dbf7      	blt.n	8001d2e <_read+0xa>
	}

return len;
}
 8001d3e:	4638      	mov	r0, r7
 8001d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001d44 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001d44:	b508      	push	{r3, lr}
 8001d46:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d48:	4a0b      	ldr	r2, [pc, #44]	; (8001d78 <_sbrk+0x34>)
 8001d4a:	6812      	ldr	r2, [r2, #0]
 8001d4c:	b142      	cbz	r2, 8001d60 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8001d4e:	4a0a      	ldr	r2, [pc, #40]	; (8001d78 <_sbrk+0x34>)
 8001d50:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8001d52:	4403      	add	r3, r0
 8001d54:	466a      	mov	r2, sp
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d806      	bhi.n	8001d68 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8001d5a:	4a07      	ldr	r2, [pc, #28]	; (8001d78 <_sbrk+0x34>)
 8001d5c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8001d5e:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8001d60:	4906      	ldr	r1, [pc, #24]	; (8001d7c <_sbrk+0x38>)
 8001d62:	4a05      	ldr	r2, [pc, #20]	; (8001d78 <_sbrk+0x34>)
 8001d64:	6011      	str	r1, [r2, #0]
 8001d66:	e7f2      	b.n	8001d4e <_sbrk+0xa>
		errno = ENOMEM;
 8001d68:	f000 f902 	bl	8001f70 <__errno>
 8001d6c:	230c      	movs	r3, #12
 8001d6e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001d70:	f04f 30ff 	mov.w	r0, #4294967295
 8001d74:	bd08      	pop	{r3, pc}
 8001d76:	bf00      	nop
 8001d78:	20000498 	.word	0x20000498
 8001d7c:	20000588 	.word	0x20000588

08001d80 <_close>:

int _close(int file)
{
	return -1;
}
 8001d80:	f04f 30ff 	mov.w	r0, #4294967295
 8001d84:	4770      	bx	lr

08001d86 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001d86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d8a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001d8c:	2000      	movs	r0, #0
 8001d8e:	4770      	bx	lr

08001d90 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001d90:	2001      	movs	r0, #1
 8001d92:	4770      	bx	lr

08001d94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001d94:	2000      	movs	r0, #0
 8001d96:	4770      	bx	lr

08001d98 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001d98:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <SystemInit+0x40>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	f042 0201 	orr.w	r2, r2, #1
 8001da0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001da2:	6859      	ldr	r1, [r3, #4]
 8001da4:	4a0d      	ldr	r2, [pc, #52]	; (8001ddc <SystemInit+0x44>)
 8001da6:	400a      	ands	r2, r1
 8001da8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001db0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001db4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001dbc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001dbe:	685a      	ldr	r2, [r3, #4]
 8001dc0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001dc4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001dc6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001dca:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001dcc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dd0:	4b03      	ldr	r3, [pc, #12]	; (8001de0 <SystemInit+0x48>)
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	f8ff0000 	.word	0xf8ff0000
 8001de0:	e000ed00 	.word	0xe000ed00

08001de4 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001de4:	b500      	push	{lr}
 8001de6:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001de8:	2300      	movs	r3, #0
 8001dea:	9300      	str	r3, [sp, #0]
 8001dec:	9301      	str	r3, [sp, #4]

  htim7.Instance = TIM7;
 8001dee:	480f      	ldr	r0, [pc, #60]	; (8001e2c <MX_TIM7_Init+0x48>)
 8001df0:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <MX_TIM7_Init+0x4c>)
 8001df2:	6002      	str	r2, [r0, #0]
  htim7.Init.Prescaler = 3599;
 8001df4:	f640 620f 	movw	r2, #3599	; 0xe0f
 8001df8:	6042      	str	r2, [r0, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dfa:	6083      	str	r3, [r0, #8]
  htim7.Init.Period = 1000;
 8001dfc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e00:	60c2      	str	r2, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e02:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e04:	f7ff fc1e 	bl	8001644 <HAL_TIM_Base_Init>
 8001e08:	b950      	cbnz	r0, 8001e20 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e10:	4669      	mov	r1, sp
 8001e12:	4806      	ldr	r0, [pc, #24]	; (8001e2c <MX_TIM7_Init+0x48>)
 8001e14:	f7ff fc2f 	bl	8001676 <HAL_TIMEx_MasterConfigSynchronization>
 8001e18:	b928      	cbnz	r0, 8001e26 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
  }

}
 8001e1a:	b003      	add	sp, #12
 8001e1c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001e20:	f7ff fe7a 	bl	8001b18 <Error_Handler>
 8001e24:	e7f1      	b.n	8001e0a <MX_TIM7_Init+0x26>
    Error_Handler();
 8001e26:	f7ff fe77 	bl	8001b18 <Error_Handler>
}
 8001e2a:	e7f6      	b.n	8001e1a <MX_TIM7_Init+0x36>
 8001e2c:	20000544 	.word	0x20000544
 8001e30:	40001400 	.word	0x40001400

08001e34 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM7)
 8001e34:	6802      	ldr	r2, [r0, #0]
 8001e36:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <HAL_TIM_Base_MspInit+0x3c>)
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d000      	beq.n	8001e3e <HAL_TIM_Base_MspInit+0xa>
 8001e3c:	4770      	bx	lr
{
 8001e3e:	b500      	push	{lr}
 8001e40:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001e42:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8001e46:	69da      	ldr	r2, [r3, #28]
 8001e48:	f042 0220 	orr.w	r2, r2, #32
 8001e4c:	61da      	str	r2, [r3, #28]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	f003 0320 	and.w	r3, r3, #32
 8001e54:	9301      	str	r3, [sp, #4]
 8001e56:	9b01      	ldr	r3, [sp, #4]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	4611      	mov	r1, r2
 8001e5c:	2037      	movs	r0, #55	; 0x37
 8001e5e:	f7fe fa51 	bl	8000304 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001e62:	2037      	movs	r0, #55	; 0x37
 8001e64:	f7fe fa80 	bl	8000368 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001e68:	b003      	add	sp, #12
 8001e6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e6e:	bf00      	nop
 8001e70:	40001400 	.word	0x40001400

08001e74 <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e74:	b530      	push	{r4, r5, lr}
 8001e76:	b08f      	sub	sp, #60	; 0x3c
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001e78:	2400      	movs	r4, #0
 8001e7a:	9408      	str	r4, [sp, #32]
 8001e7c:	9409      	str	r4, [sp, #36]	; 0x24
 8001e7e:	940a      	str	r4, [sp, #40]	; 0x28
 8001e80:	940b      	str	r4, [sp, #44]	; 0x2c
 8001e82:	940c      	str	r4, [sp, #48]	; 0x30
 8001e84:	940d      	str	r4, [sp, #52]	; 0x34

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e86:	9403      	str	r4, [sp, #12]
 8001e88:	9404      	str	r4, [sp, #16]
 8001e8a:	9405      	str	r4, [sp, #20]
 8001e8c:	9406      	str	r4, [sp, #24]
 8001e8e:	9407      	str	r4, [sp, #28]
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001e90:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <MX_USART2_UART_Init+0xa4>)
 8001e92:	69da      	ldr	r2, [r3, #28]
 8001e94:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001e98:	61da      	str	r2, [r3, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001e9a:	69da      	ldr	r2, [r3, #28]
 8001e9c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001ea0:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001ea2:	9a02      	ldr	r2, [sp, #8]
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001ea4:	699a      	ldr	r2, [r3, #24]
 8001ea6:	f042 0204 	orr.w	r2, r2, #4
 8001eaa:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001eac:	699b      	ldr	r3, [r3, #24]
 8001eae:	f003 0304 	and.w	r3, r3, #4
 8001eb2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001eb4:	9b01      	ldr	r3, [sp, #4]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001eb6:	f240 4304 	movw	r3, #1028	; 0x404
 8001eba:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001ebc:	2309      	movs	r3, #9
 8001ebe:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001ec0:	2303      	movs	r3, #3
 8001ec2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ec4:	4d15      	ldr	r5, [pc, #84]	; (8001f1c <MX_USART2_UART_Init+0xa8>)
 8001ec6:	a903      	add	r1, sp, #12
 8001ec8:	4628      	mov	r0, r5
 8001eca:	f7ff fbff 	bl	80016cc <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001ece:	f640 0308 	movw	r3, #2056	; 0x808
 8001ed2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001ed4:	2304      	movs	r3, #4
 8001ed6:	9304      	str	r3, [sp, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed8:	a903      	add	r1, sp, #12
 8001eda:	4628      	mov	r0, r5
 8001edc:	f7ff fbf6 	bl	80016cc <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8001ee0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001ee4:	9308      	str	r3, [sp, #32]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001ee6:	9409      	str	r4, [sp, #36]	; 0x24
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001ee8:	940a      	str	r4, [sp, #40]	; 0x28
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001eea:	940b      	str	r4, [sp, #44]	; 0x2c
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001eec:	230c      	movs	r3, #12
 8001eee:	930c      	str	r3, [sp, #48]	; 0x30
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001ef0:	940d      	str	r4, [sp, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001ef2:	4c0b      	ldr	r4, [pc, #44]	; (8001f20 <MX_USART2_UART_Init+0xac>)
 8001ef4:	a908      	add	r1, sp, #32
 8001ef6:	4620      	mov	r0, r4
 8001ef8:	f7ff fcc4 	bl	8001884 <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001efc:	6923      	ldr	r3, [r4, #16]
 8001efe:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001f02:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001f04:	6963      	ldr	r3, [r4, #20]
 8001f06:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001f0a:	6163      	str	r3, [r4, #20]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001f0c:	68e3      	ldr	r3, [r4, #12]
 8001f0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001f12:	60e3      	str	r3, [r4, #12]
  LL_USART_ConfigAsyncMode(USART2);
  LL_USART_Enable(USART2);

}
 8001f14:	b00f      	add	sp, #60	; 0x3c
 8001f16:	bd30      	pop	{r4, r5, pc}
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	40010800 	.word	0x40010800
 8001f20:	40004400 	.word	0x40004400

08001f24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001f24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001f26:	e003      	b.n	8001f30 <LoopCopyDataInit>

08001f28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001f28:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001f2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001f2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001f2e:	3104      	adds	r1, #4

08001f30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001f30:	480a      	ldr	r0, [pc, #40]	; (8001f5c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001f34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001f36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001f38:	d3f6      	bcc.n	8001f28 <CopyDataInit>
  ldr r2, =_sbss
 8001f3a:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001f3c:	e002      	b.n	8001f44 <LoopFillZerobss>

08001f3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001f3e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001f40:	f842 3b04 	str.w	r3, [r2], #4

08001f44 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001f44:	4b08      	ldr	r3, [pc, #32]	; (8001f68 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001f46:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001f48:	d3f9      	bcc.n	8001f3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001f4a:	f7ff ff25 	bl	8001d98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f4e:	f000 f9a3 	bl	8002298 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001f52:	f7ff fd9d 	bl	8001a90 <main>
  bx lr
 8001f56:	4770      	bx	lr
  ldr r3, =_sidata
 8001f58:	08002fd8 	.word	0x08002fd8
  ldr r0, =_sdata
 8001f5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001f60:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 8001f64:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 8001f68:	20000588 	.word	0x20000588

08001f6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f6c:	e7fe      	b.n	8001f6c <ADC1_2_IRQHandler>
	...

08001f70 <__errno>:
 8001f70:	4b01      	ldr	r3, [pc, #4]	; (8001f78 <__errno+0x8>)
 8001f72:	6818      	ldr	r0, [r3, #0]
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	20000014 	.word	0x20000014

08001f7c <__sflush_r>:
 8001f7c:	898a      	ldrh	r2, [r1, #12]
 8001f7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f82:	4605      	mov	r5, r0
 8001f84:	0710      	lsls	r0, r2, #28
 8001f86:	460c      	mov	r4, r1
 8001f88:	d45a      	bmi.n	8002040 <__sflush_r+0xc4>
 8001f8a:	684b      	ldr	r3, [r1, #4]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	dc05      	bgt.n	8001f9c <__sflush_r+0x20>
 8001f90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	dc02      	bgt.n	8001f9c <__sflush_r+0x20>
 8001f96:	2000      	movs	r0, #0
 8001f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001f9e:	2e00      	cmp	r6, #0
 8001fa0:	d0f9      	beq.n	8001f96 <__sflush_r+0x1a>
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001fa8:	682f      	ldr	r7, [r5, #0]
 8001faa:	602b      	str	r3, [r5, #0]
 8001fac:	d033      	beq.n	8002016 <__sflush_r+0x9a>
 8001fae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001fb0:	89a3      	ldrh	r3, [r4, #12]
 8001fb2:	075a      	lsls	r2, r3, #29
 8001fb4:	d505      	bpl.n	8001fc2 <__sflush_r+0x46>
 8001fb6:	6863      	ldr	r3, [r4, #4]
 8001fb8:	1ac0      	subs	r0, r0, r3
 8001fba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001fbc:	b10b      	cbz	r3, 8001fc2 <__sflush_r+0x46>
 8001fbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001fc0:	1ac0      	subs	r0, r0, r3
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001fc8:	6a21      	ldr	r1, [r4, #32]
 8001fca:	4628      	mov	r0, r5
 8001fcc:	47b0      	blx	r6
 8001fce:	1c43      	adds	r3, r0, #1
 8001fd0:	89a3      	ldrh	r3, [r4, #12]
 8001fd2:	d106      	bne.n	8001fe2 <__sflush_r+0x66>
 8001fd4:	6829      	ldr	r1, [r5, #0]
 8001fd6:	291d      	cmp	r1, #29
 8001fd8:	d84b      	bhi.n	8002072 <__sflush_r+0xf6>
 8001fda:	4a2b      	ldr	r2, [pc, #172]	; (8002088 <__sflush_r+0x10c>)
 8001fdc:	40ca      	lsrs	r2, r1
 8001fde:	07d6      	lsls	r6, r2, #31
 8001fe0:	d547      	bpl.n	8002072 <__sflush_r+0xf6>
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	6062      	str	r2, [r4, #4]
 8001fe6:	6922      	ldr	r2, [r4, #16]
 8001fe8:	04d9      	lsls	r1, r3, #19
 8001fea:	6022      	str	r2, [r4, #0]
 8001fec:	d504      	bpl.n	8001ff8 <__sflush_r+0x7c>
 8001fee:	1c42      	adds	r2, r0, #1
 8001ff0:	d101      	bne.n	8001ff6 <__sflush_r+0x7a>
 8001ff2:	682b      	ldr	r3, [r5, #0]
 8001ff4:	b903      	cbnz	r3, 8001ff8 <__sflush_r+0x7c>
 8001ff6:	6560      	str	r0, [r4, #84]	; 0x54
 8001ff8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001ffa:	602f      	str	r7, [r5, #0]
 8001ffc:	2900      	cmp	r1, #0
 8001ffe:	d0ca      	beq.n	8001f96 <__sflush_r+0x1a>
 8002000:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002004:	4299      	cmp	r1, r3
 8002006:	d002      	beq.n	800200e <__sflush_r+0x92>
 8002008:	4628      	mov	r0, r5
 800200a:	f000 f97d 	bl	8002308 <_free_r>
 800200e:	2000      	movs	r0, #0
 8002010:	6360      	str	r0, [r4, #52]	; 0x34
 8002012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002016:	6a21      	ldr	r1, [r4, #32]
 8002018:	2301      	movs	r3, #1
 800201a:	4628      	mov	r0, r5
 800201c:	47b0      	blx	r6
 800201e:	1c41      	adds	r1, r0, #1
 8002020:	d1c6      	bne.n	8001fb0 <__sflush_r+0x34>
 8002022:	682b      	ldr	r3, [r5, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0c3      	beq.n	8001fb0 <__sflush_r+0x34>
 8002028:	2b1d      	cmp	r3, #29
 800202a:	d001      	beq.n	8002030 <__sflush_r+0xb4>
 800202c:	2b16      	cmp	r3, #22
 800202e:	d101      	bne.n	8002034 <__sflush_r+0xb8>
 8002030:	602f      	str	r7, [r5, #0]
 8002032:	e7b0      	b.n	8001f96 <__sflush_r+0x1a>
 8002034:	89a3      	ldrh	r3, [r4, #12]
 8002036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800203a:	81a3      	strh	r3, [r4, #12]
 800203c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002040:	690f      	ldr	r7, [r1, #16]
 8002042:	2f00      	cmp	r7, #0
 8002044:	d0a7      	beq.n	8001f96 <__sflush_r+0x1a>
 8002046:	0793      	lsls	r3, r2, #30
 8002048:	bf18      	it	ne
 800204a:	2300      	movne	r3, #0
 800204c:	680e      	ldr	r6, [r1, #0]
 800204e:	bf08      	it	eq
 8002050:	694b      	ldreq	r3, [r1, #20]
 8002052:	eba6 0807 	sub.w	r8, r6, r7
 8002056:	600f      	str	r7, [r1, #0]
 8002058:	608b      	str	r3, [r1, #8]
 800205a:	f1b8 0f00 	cmp.w	r8, #0
 800205e:	dd9a      	ble.n	8001f96 <__sflush_r+0x1a>
 8002060:	4643      	mov	r3, r8
 8002062:	463a      	mov	r2, r7
 8002064:	6a21      	ldr	r1, [r4, #32]
 8002066:	4628      	mov	r0, r5
 8002068:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800206a:	47b0      	blx	r6
 800206c:	2800      	cmp	r0, #0
 800206e:	dc07      	bgt.n	8002080 <__sflush_r+0x104>
 8002070:	89a3      	ldrh	r3, [r4, #12]
 8002072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002076:	81a3      	strh	r3, [r4, #12]
 8002078:	f04f 30ff 	mov.w	r0, #4294967295
 800207c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002080:	4407      	add	r7, r0
 8002082:	eba8 0800 	sub.w	r8, r8, r0
 8002086:	e7e8      	b.n	800205a <__sflush_r+0xde>
 8002088:	20400001 	.word	0x20400001

0800208c <_fflush_r>:
 800208c:	b538      	push	{r3, r4, r5, lr}
 800208e:	690b      	ldr	r3, [r1, #16]
 8002090:	4605      	mov	r5, r0
 8002092:	460c      	mov	r4, r1
 8002094:	b1db      	cbz	r3, 80020ce <_fflush_r+0x42>
 8002096:	b118      	cbz	r0, 80020a0 <_fflush_r+0x14>
 8002098:	6983      	ldr	r3, [r0, #24]
 800209a:	b90b      	cbnz	r3, 80020a0 <_fflush_r+0x14>
 800209c:	f000 f872 	bl	8002184 <__sinit>
 80020a0:	4b0c      	ldr	r3, [pc, #48]	; (80020d4 <_fflush_r+0x48>)
 80020a2:	429c      	cmp	r4, r3
 80020a4:	d109      	bne.n	80020ba <_fflush_r+0x2e>
 80020a6:	686c      	ldr	r4, [r5, #4]
 80020a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020ac:	b17b      	cbz	r3, 80020ce <_fflush_r+0x42>
 80020ae:	4621      	mov	r1, r4
 80020b0:	4628      	mov	r0, r5
 80020b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80020b6:	f7ff bf61 	b.w	8001f7c <__sflush_r>
 80020ba:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <_fflush_r+0x4c>)
 80020bc:	429c      	cmp	r4, r3
 80020be:	d101      	bne.n	80020c4 <_fflush_r+0x38>
 80020c0:	68ac      	ldr	r4, [r5, #8]
 80020c2:	e7f1      	b.n	80020a8 <_fflush_r+0x1c>
 80020c4:	4b05      	ldr	r3, [pc, #20]	; (80020dc <_fflush_r+0x50>)
 80020c6:	429c      	cmp	r4, r3
 80020c8:	bf08      	it	eq
 80020ca:	68ec      	ldreq	r4, [r5, #12]
 80020cc:	e7ec      	b.n	80020a8 <_fflush_r+0x1c>
 80020ce:	2000      	movs	r0, #0
 80020d0:	bd38      	pop	{r3, r4, r5, pc}
 80020d2:	bf00      	nop
 80020d4:	08002f58 	.word	0x08002f58
 80020d8:	08002f78 	.word	0x08002f78
 80020dc:	08002f38 	.word	0x08002f38

080020e0 <fflush>:
 80020e0:	4601      	mov	r1, r0
 80020e2:	b920      	cbnz	r0, 80020ee <fflush+0xe>
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <fflush+0x18>)
 80020e6:	4905      	ldr	r1, [pc, #20]	; (80020fc <fflush+0x1c>)
 80020e8:	6818      	ldr	r0, [r3, #0]
 80020ea:	f000 b8b7 	b.w	800225c <_fwalk_reent>
 80020ee:	4b04      	ldr	r3, [pc, #16]	; (8002100 <fflush+0x20>)
 80020f0:	6818      	ldr	r0, [r3, #0]
 80020f2:	f7ff bfcb 	b.w	800208c <_fflush_r>
 80020f6:	bf00      	nop
 80020f8:	08002f98 	.word	0x08002f98
 80020fc:	0800208d 	.word	0x0800208d
 8002100:	20000014 	.word	0x20000014

08002104 <_cleanup_r>:
 8002104:	4901      	ldr	r1, [pc, #4]	; (800210c <_cleanup_r+0x8>)
 8002106:	f000 b8a9 	b.w	800225c <_fwalk_reent>
 800210a:	bf00      	nop
 800210c:	0800208d 	.word	0x0800208d

08002110 <std.isra.0>:
 8002110:	2300      	movs	r3, #0
 8002112:	b510      	push	{r4, lr}
 8002114:	4604      	mov	r4, r0
 8002116:	6003      	str	r3, [r0, #0]
 8002118:	6043      	str	r3, [r0, #4]
 800211a:	6083      	str	r3, [r0, #8]
 800211c:	8181      	strh	r1, [r0, #12]
 800211e:	6643      	str	r3, [r0, #100]	; 0x64
 8002120:	81c2      	strh	r2, [r0, #14]
 8002122:	6103      	str	r3, [r0, #16]
 8002124:	6143      	str	r3, [r0, #20]
 8002126:	6183      	str	r3, [r0, #24]
 8002128:	4619      	mov	r1, r3
 800212a:	2208      	movs	r2, #8
 800212c:	305c      	adds	r0, #92	; 0x5c
 800212e:	f000 f8e2 	bl	80022f6 <memset>
 8002132:	4b05      	ldr	r3, [pc, #20]	; (8002148 <std.isra.0+0x38>)
 8002134:	6224      	str	r4, [r4, #32]
 8002136:	6263      	str	r3, [r4, #36]	; 0x24
 8002138:	4b04      	ldr	r3, [pc, #16]	; (800214c <std.isra.0+0x3c>)
 800213a:	62a3      	str	r3, [r4, #40]	; 0x28
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <std.isra.0+0x40>)
 800213e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002140:	4b04      	ldr	r3, [pc, #16]	; (8002154 <std.isra.0+0x44>)
 8002142:	6323      	str	r3, [r4, #48]	; 0x30
 8002144:	bd10      	pop	{r4, pc}
 8002146:	bf00      	nop
 8002148:	08002575 	.word	0x08002575
 800214c:	08002597 	.word	0x08002597
 8002150:	080025cf 	.word	0x080025cf
 8002154:	080025f3 	.word	0x080025f3

08002158 <__sfmoreglue>:
 8002158:	b570      	push	{r4, r5, r6, lr}
 800215a:	2568      	movs	r5, #104	; 0x68
 800215c:	1e4a      	subs	r2, r1, #1
 800215e:	4355      	muls	r5, r2
 8002160:	460e      	mov	r6, r1
 8002162:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002166:	f000 f91b 	bl	80023a0 <_malloc_r>
 800216a:	4604      	mov	r4, r0
 800216c:	b140      	cbz	r0, 8002180 <__sfmoreglue+0x28>
 800216e:	2100      	movs	r1, #0
 8002170:	e880 0042 	stmia.w	r0, {r1, r6}
 8002174:	300c      	adds	r0, #12
 8002176:	60a0      	str	r0, [r4, #8]
 8002178:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800217c:	f000 f8bb 	bl	80022f6 <memset>
 8002180:	4620      	mov	r0, r4
 8002182:	bd70      	pop	{r4, r5, r6, pc}

08002184 <__sinit>:
 8002184:	6983      	ldr	r3, [r0, #24]
 8002186:	b510      	push	{r4, lr}
 8002188:	4604      	mov	r4, r0
 800218a:	bb33      	cbnz	r3, 80021da <__sinit+0x56>
 800218c:	6483      	str	r3, [r0, #72]	; 0x48
 800218e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002190:	6503      	str	r3, [r0, #80]	; 0x50
 8002192:	4b12      	ldr	r3, [pc, #72]	; (80021dc <__sinit+0x58>)
 8002194:	4a12      	ldr	r2, [pc, #72]	; (80021e0 <__sinit+0x5c>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	6282      	str	r2, [r0, #40]	; 0x28
 800219a:	4298      	cmp	r0, r3
 800219c:	bf04      	itt	eq
 800219e:	2301      	moveq	r3, #1
 80021a0:	6183      	streq	r3, [r0, #24]
 80021a2:	f000 f81f 	bl	80021e4 <__sfp>
 80021a6:	6060      	str	r0, [r4, #4]
 80021a8:	4620      	mov	r0, r4
 80021aa:	f000 f81b 	bl	80021e4 <__sfp>
 80021ae:	60a0      	str	r0, [r4, #8]
 80021b0:	4620      	mov	r0, r4
 80021b2:	f000 f817 	bl	80021e4 <__sfp>
 80021b6:	2200      	movs	r2, #0
 80021b8:	60e0      	str	r0, [r4, #12]
 80021ba:	2104      	movs	r1, #4
 80021bc:	6860      	ldr	r0, [r4, #4]
 80021be:	f7ff ffa7 	bl	8002110 <std.isra.0>
 80021c2:	2201      	movs	r2, #1
 80021c4:	2109      	movs	r1, #9
 80021c6:	68a0      	ldr	r0, [r4, #8]
 80021c8:	f7ff ffa2 	bl	8002110 <std.isra.0>
 80021cc:	2202      	movs	r2, #2
 80021ce:	2112      	movs	r1, #18
 80021d0:	68e0      	ldr	r0, [r4, #12]
 80021d2:	f7ff ff9d 	bl	8002110 <std.isra.0>
 80021d6:	2301      	movs	r3, #1
 80021d8:	61a3      	str	r3, [r4, #24]
 80021da:	bd10      	pop	{r4, pc}
 80021dc:	08002f98 	.word	0x08002f98
 80021e0:	08002105 	.word	0x08002105

080021e4 <__sfp>:
 80021e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e6:	4b1c      	ldr	r3, [pc, #112]	; (8002258 <__sfp+0x74>)
 80021e8:	4607      	mov	r7, r0
 80021ea:	681e      	ldr	r6, [r3, #0]
 80021ec:	69b3      	ldr	r3, [r6, #24]
 80021ee:	b913      	cbnz	r3, 80021f6 <__sfp+0x12>
 80021f0:	4630      	mov	r0, r6
 80021f2:	f7ff ffc7 	bl	8002184 <__sinit>
 80021f6:	3648      	adds	r6, #72	; 0x48
 80021f8:	68b4      	ldr	r4, [r6, #8]
 80021fa:	6873      	ldr	r3, [r6, #4]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	d503      	bpl.n	8002208 <__sfp+0x24>
 8002200:	6833      	ldr	r3, [r6, #0]
 8002202:	b133      	cbz	r3, 8002212 <__sfp+0x2e>
 8002204:	6836      	ldr	r6, [r6, #0]
 8002206:	e7f7      	b.n	80021f8 <__sfp+0x14>
 8002208:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800220c:	b16d      	cbz	r5, 800222a <__sfp+0x46>
 800220e:	3468      	adds	r4, #104	; 0x68
 8002210:	e7f4      	b.n	80021fc <__sfp+0x18>
 8002212:	2104      	movs	r1, #4
 8002214:	4638      	mov	r0, r7
 8002216:	f7ff ff9f 	bl	8002158 <__sfmoreglue>
 800221a:	6030      	str	r0, [r6, #0]
 800221c:	2800      	cmp	r0, #0
 800221e:	d1f1      	bne.n	8002204 <__sfp+0x20>
 8002220:	230c      	movs	r3, #12
 8002222:	4604      	mov	r4, r0
 8002224:	603b      	str	r3, [r7, #0]
 8002226:	4620      	mov	r0, r4
 8002228:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800222a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800222e:	81e3      	strh	r3, [r4, #14]
 8002230:	2301      	movs	r3, #1
 8002232:	6665      	str	r5, [r4, #100]	; 0x64
 8002234:	81a3      	strh	r3, [r4, #12]
 8002236:	6025      	str	r5, [r4, #0]
 8002238:	60a5      	str	r5, [r4, #8]
 800223a:	6065      	str	r5, [r4, #4]
 800223c:	6125      	str	r5, [r4, #16]
 800223e:	6165      	str	r5, [r4, #20]
 8002240:	61a5      	str	r5, [r4, #24]
 8002242:	2208      	movs	r2, #8
 8002244:	4629      	mov	r1, r5
 8002246:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800224a:	f000 f854 	bl	80022f6 <memset>
 800224e:	6365      	str	r5, [r4, #52]	; 0x34
 8002250:	63a5      	str	r5, [r4, #56]	; 0x38
 8002252:	64a5      	str	r5, [r4, #72]	; 0x48
 8002254:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002256:	e7e6      	b.n	8002226 <__sfp+0x42>
 8002258:	08002f98 	.word	0x08002f98

0800225c <_fwalk_reent>:
 800225c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002260:	4680      	mov	r8, r0
 8002262:	4689      	mov	r9, r1
 8002264:	2600      	movs	r6, #0
 8002266:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800226a:	b914      	cbnz	r4, 8002272 <_fwalk_reent+0x16>
 800226c:	4630      	mov	r0, r6
 800226e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002272:	68a5      	ldr	r5, [r4, #8]
 8002274:	6867      	ldr	r7, [r4, #4]
 8002276:	3f01      	subs	r7, #1
 8002278:	d501      	bpl.n	800227e <_fwalk_reent+0x22>
 800227a:	6824      	ldr	r4, [r4, #0]
 800227c:	e7f5      	b.n	800226a <_fwalk_reent+0xe>
 800227e:	89ab      	ldrh	r3, [r5, #12]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d907      	bls.n	8002294 <_fwalk_reent+0x38>
 8002284:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002288:	3301      	adds	r3, #1
 800228a:	d003      	beq.n	8002294 <_fwalk_reent+0x38>
 800228c:	4629      	mov	r1, r5
 800228e:	4640      	mov	r0, r8
 8002290:	47c8      	blx	r9
 8002292:	4306      	orrs	r6, r0
 8002294:	3568      	adds	r5, #104	; 0x68
 8002296:	e7ee      	b.n	8002276 <_fwalk_reent+0x1a>

08002298 <__libc_init_array>:
 8002298:	b570      	push	{r4, r5, r6, lr}
 800229a:	2500      	movs	r5, #0
 800229c:	4e0c      	ldr	r6, [pc, #48]	; (80022d0 <__libc_init_array+0x38>)
 800229e:	4c0d      	ldr	r4, [pc, #52]	; (80022d4 <__libc_init_array+0x3c>)
 80022a0:	1ba4      	subs	r4, r4, r6
 80022a2:	10a4      	asrs	r4, r4, #2
 80022a4:	42a5      	cmp	r5, r4
 80022a6:	d109      	bne.n	80022bc <__libc_init_array+0x24>
 80022a8:	f000 fe1a 	bl	8002ee0 <_init>
 80022ac:	2500      	movs	r5, #0
 80022ae:	4e0a      	ldr	r6, [pc, #40]	; (80022d8 <__libc_init_array+0x40>)
 80022b0:	4c0a      	ldr	r4, [pc, #40]	; (80022dc <__libc_init_array+0x44>)
 80022b2:	1ba4      	subs	r4, r4, r6
 80022b4:	10a4      	asrs	r4, r4, #2
 80022b6:	42a5      	cmp	r5, r4
 80022b8:	d105      	bne.n	80022c6 <__libc_init_array+0x2e>
 80022ba:	bd70      	pop	{r4, r5, r6, pc}
 80022bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022c0:	4798      	blx	r3
 80022c2:	3501      	adds	r5, #1
 80022c4:	e7ee      	b.n	80022a4 <__libc_init_array+0xc>
 80022c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80022ca:	4798      	blx	r3
 80022cc:	3501      	adds	r5, #1
 80022ce:	e7f2      	b.n	80022b6 <__libc_init_array+0x1e>
 80022d0:	08002fd0 	.word	0x08002fd0
 80022d4:	08002fd0 	.word	0x08002fd0
 80022d8:	08002fd0 	.word	0x08002fd0
 80022dc:	08002fd4 	.word	0x08002fd4

080022e0 <memcpy>:
 80022e0:	b510      	push	{r4, lr}
 80022e2:	1e43      	subs	r3, r0, #1
 80022e4:	440a      	add	r2, r1
 80022e6:	4291      	cmp	r1, r2
 80022e8:	d100      	bne.n	80022ec <memcpy+0xc>
 80022ea:	bd10      	pop	{r4, pc}
 80022ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80022f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80022f4:	e7f7      	b.n	80022e6 <memcpy+0x6>

080022f6 <memset>:
 80022f6:	4603      	mov	r3, r0
 80022f8:	4402      	add	r2, r0
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d100      	bne.n	8002300 <memset+0xa>
 80022fe:	4770      	bx	lr
 8002300:	f803 1b01 	strb.w	r1, [r3], #1
 8002304:	e7f9      	b.n	80022fa <memset+0x4>
	...

08002308 <_free_r>:
 8002308:	b538      	push	{r3, r4, r5, lr}
 800230a:	4605      	mov	r5, r0
 800230c:	2900      	cmp	r1, #0
 800230e:	d043      	beq.n	8002398 <_free_r+0x90>
 8002310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002314:	1f0c      	subs	r4, r1, #4
 8002316:	2b00      	cmp	r3, #0
 8002318:	bfb8      	it	lt
 800231a:	18e4      	addlt	r4, r4, r3
 800231c:	f000 fac6 	bl	80028ac <__malloc_lock>
 8002320:	4a1e      	ldr	r2, [pc, #120]	; (800239c <_free_r+0x94>)
 8002322:	6813      	ldr	r3, [r2, #0]
 8002324:	4610      	mov	r0, r2
 8002326:	b933      	cbnz	r3, 8002336 <_free_r+0x2e>
 8002328:	6063      	str	r3, [r4, #4]
 800232a:	6014      	str	r4, [r2, #0]
 800232c:	4628      	mov	r0, r5
 800232e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002332:	f000 babc 	b.w	80028ae <__malloc_unlock>
 8002336:	42a3      	cmp	r3, r4
 8002338:	d90b      	bls.n	8002352 <_free_r+0x4a>
 800233a:	6821      	ldr	r1, [r4, #0]
 800233c:	1862      	adds	r2, r4, r1
 800233e:	4293      	cmp	r3, r2
 8002340:	bf01      	itttt	eq
 8002342:	681a      	ldreq	r2, [r3, #0]
 8002344:	685b      	ldreq	r3, [r3, #4]
 8002346:	1852      	addeq	r2, r2, r1
 8002348:	6022      	streq	r2, [r4, #0]
 800234a:	6063      	str	r3, [r4, #4]
 800234c:	6004      	str	r4, [r0, #0]
 800234e:	e7ed      	b.n	800232c <_free_r+0x24>
 8002350:	4613      	mov	r3, r2
 8002352:	685a      	ldr	r2, [r3, #4]
 8002354:	b10a      	cbz	r2, 800235a <_free_r+0x52>
 8002356:	42a2      	cmp	r2, r4
 8002358:	d9fa      	bls.n	8002350 <_free_r+0x48>
 800235a:	6819      	ldr	r1, [r3, #0]
 800235c:	1858      	adds	r0, r3, r1
 800235e:	42a0      	cmp	r0, r4
 8002360:	d10b      	bne.n	800237a <_free_r+0x72>
 8002362:	6820      	ldr	r0, [r4, #0]
 8002364:	4401      	add	r1, r0
 8002366:	1858      	adds	r0, r3, r1
 8002368:	4282      	cmp	r2, r0
 800236a:	6019      	str	r1, [r3, #0]
 800236c:	d1de      	bne.n	800232c <_free_r+0x24>
 800236e:	6810      	ldr	r0, [r2, #0]
 8002370:	6852      	ldr	r2, [r2, #4]
 8002372:	4401      	add	r1, r0
 8002374:	6019      	str	r1, [r3, #0]
 8002376:	605a      	str	r2, [r3, #4]
 8002378:	e7d8      	b.n	800232c <_free_r+0x24>
 800237a:	d902      	bls.n	8002382 <_free_r+0x7a>
 800237c:	230c      	movs	r3, #12
 800237e:	602b      	str	r3, [r5, #0]
 8002380:	e7d4      	b.n	800232c <_free_r+0x24>
 8002382:	6820      	ldr	r0, [r4, #0]
 8002384:	1821      	adds	r1, r4, r0
 8002386:	428a      	cmp	r2, r1
 8002388:	bf01      	itttt	eq
 800238a:	6811      	ldreq	r1, [r2, #0]
 800238c:	6852      	ldreq	r2, [r2, #4]
 800238e:	1809      	addeq	r1, r1, r0
 8002390:	6021      	streq	r1, [r4, #0]
 8002392:	6062      	str	r2, [r4, #4]
 8002394:	605c      	str	r4, [r3, #4]
 8002396:	e7c9      	b.n	800232c <_free_r+0x24>
 8002398:	bd38      	pop	{r3, r4, r5, pc}
 800239a:	bf00      	nop
 800239c:	2000049c 	.word	0x2000049c

080023a0 <_malloc_r>:
 80023a0:	b570      	push	{r4, r5, r6, lr}
 80023a2:	1ccd      	adds	r5, r1, #3
 80023a4:	f025 0503 	bic.w	r5, r5, #3
 80023a8:	3508      	adds	r5, #8
 80023aa:	2d0c      	cmp	r5, #12
 80023ac:	bf38      	it	cc
 80023ae:	250c      	movcc	r5, #12
 80023b0:	2d00      	cmp	r5, #0
 80023b2:	4606      	mov	r6, r0
 80023b4:	db01      	blt.n	80023ba <_malloc_r+0x1a>
 80023b6:	42a9      	cmp	r1, r5
 80023b8:	d903      	bls.n	80023c2 <_malloc_r+0x22>
 80023ba:	230c      	movs	r3, #12
 80023bc:	6033      	str	r3, [r6, #0]
 80023be:	2000      	movs	r0, #0
 80023c0:	bd70      	pop	{r4, r5, r6, pc}
 80023c2:	f000 fa73 	bl	80028ac <__malloc_lock>
 80023c6:	4a23      	ldr	r2, [pc, #140]	; (8002454 <_malloc_r+0xb4>)
 80023c8:	6814      	ldr	r4, [r2, #0]
 80023ca:	4621      	mov	r1, r4
 80023cc:	b991      	cbnz	r1, 80023f4 <_malloc_r+0x54>
 80023ce:	4c22      	ldr	r4, [pc, #136]	; (8002458 <_malloc_r+0xb8>)
 80023d0:	6823      	ldr	r3, [r4, #0]
 80023d2:	b91b      	cbnz	r3, 80023dc <_malloc_r+0x3c>
 80023d4:	4630      	mov	r0, r6
 80023d6:	f000 f8bd 	bl	8002554 <_sbrk_r>
 80023da:	6020      	str	r0, [r4, #0]
 80023dc:	4629      	mov	r1, r5
 80023de:	4630      	mov	r0, r6
 80023e0:	f000 f8b8 	bl	8002554 <_sbrk_r>
 80023e4:	1c43      	adds	r3, r0, #1
 80023e6:	d126      	bne.n	8002436 <_malloc_r+0x96>
 80023e8:	230c      	movs	r3, #12
 80023ea:	4630      	mov	r0, r6
 80023ec:	6033      	str	r3, [r6, #0]
 80023ee:	f000 fa5e 	bl	80028ae <__malloc_unlock>
 80023f2:	e7e4      	b.n	80023be <_malloc_r+0x1e>
 80023f4:	680b      	ldr	r3, [r1, #0]
 80023f6:	1b5b      	subs	r3, r3, r5
 80023f8:	d41a      	bmi.n	8002430 <_malloc_r+0x90>
 80023fa:	2b0b      	cmp	r3, #11
 80023fc:	d90f      	bls.n	800241e <_malloc_r+0x7e>
 80023fe:	600b      	str	r3, [r1, #0]
 8002400:	18cc      	adds	r4, r1, r3
 8002402:	50cd      	str	r5, [r1, r3]
 8002404:	4630      	mov	r0, r6
 8002406:	f000 fa52 	bl	80028ae <__malloc_unlock>
 800240a:	f104 000b 	add.w	r0, r4, #11
 800240e:	1d23      	adds	r3, r4, #4
 8002410:	f020 0007 	bic.w	r0, r0, #7
 8002414:	1ac3      	subs	r3, r0, r3
 8002416:	d01b      	beq.n	8002450 <_malloc_r+0xb0>
 8002418:	425a      	negs	r2, r3
 800241a:	50e2      	str	r2, [r4, r3]
 800241c:	bd70      	pop	{r4, r5, r6, pc}
 800241e:	428c      	cmp	r4, r1
 8002420:	bf0b      	itete	eq
 8002422:	6863      	ldreq	r3, [r4, #4]
 8002424:	684b      	ldrne	r3, [r1, #4]
 8002426:	6013      	streq	r3, [r2, #0]
 8002428:	6063      	strne	r3, [r4, #4]
 800242a:	bf18      	it	ne
 800242c:	460c      	movne	r4, r1
 800242e:	e7e9      	b.n	8002404 <_malloc_r+0x64>
 8002430:	460c      	mov	r4, r1
 8002432:	6849      	ldr	r1, [r1, #4]
 8002434:	e7ca      	b.n	80023cc <_malloc_r+0x2c>
 8002436:	1cc4      	adds	r4, r0, #3
 8002438:	f024 0403 	bic.w	r4, r4, #3
 800243c:	42a0      	cmp	r0, r4
 800243e:	d005      	beq.n	800244c <_malloc_r+0xac>
 8002440:	1a21      	subs	r1, r4, r0
 8002442:	4630      	mov	r0, r6
 8002444:	f000 f886 	bl	8002554 <_sbrk_r>
 8002448:	3001      	adds	r0, #1
 800244a:	d0cd      	beq.n	80023e8 <_malloc_r+0x48>
 800244c:	6025      	str	r5, [r4, #0]
 800244e:	e7d9      	b.n	8002404 <_malloc_r+0x64>
 8002450:	bd70      	pop	{r4, r5, r6, pc}
 8002452:	bf00      	nop
 8002454:	2000049c 	.word	0x2000049c
 8002458:	200004a0 	.word	0x200004a0

0800245c <iprintf>:
 800245c:	b40f      	push	{r0, r1, r2, r3}
 800245e:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <iprintf+0x2c>)
 8002460:	b513      	push	{r0, r1, r4, lr}
 8002462:	681c      	ldr	r4, [r3, #0]
 8002464:	b124      	cbz	r4, 8002470 <iprintf+0x14>
 8002466:	69a3      	ldr	r3, [r4, #24]
 8002468:	b913      	cbnz	r3, 8002470 <iprintf+0x14>
 800246a:	4620      	mov	r0, r4
 800246c:	f7ff fe8a 	bl	8002184 <__sinit>
 8002470:	ab05      	add	r3, sp, #20
 8002472:	9a04      	ldr	r2, [sp, #16]
 8002474:	68a1      	ldr	r1, [r4, #8]
 8002476:	4620      	mov	r0, r4
 8002478:	9301      	str	r3, [sp, #4]
 800247a:	f000 fa41 	bl	8002900 <_vfiprintf_r>
 800247e:	b002      	add	sp, #8
 8002480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002484:	b004      	add	sp, #16
 8002486:	4770      	bx	lr
 8002488:	20000014 	.word	0x20000014

0800248c <_puts_r>:
 800248c:	b570      	push	{r4, r5, r6, lr}
 800248e:	460e      	mov	r6, r1
 8002490:	4605      	mov	r5, r0
 8002492:	b118      	cbz	r0, 800249c <_puts_r+0x10>
 8002494:	6983      	ldr	r3, [r0, #24]
 8002496:	b90b      	cbnz	r3, 800249c <_puts_r+0x10>
 8002498:	f7ff fe74 	bl	8002184 <__sinit>
 800249c:	69ab      	ldr	r3, [r5, #24]
 800249e:	68ac      	ldr	r4, [r5, #8]
 80024a0:	b913      	cbnz	r3, 80024a8 <_puts_r+0x1c>
 80024a2:	4628      	mov	r0, r5
 80024a4:	f7ff fe6e 	bl	8002184 <__sinit>
 80024a8:	4b23      	ldr	r3, [pc, #140]	; (8002538 <_puts_r+0xac>)
 80024aa:	429c      	cmp	r4, r3
 80024ac:	d117      	bne.n	80024de <_puts_r+0x52>
 80024ae:	686c      	ldr	r4, [r5, #4]
 80024b0:	89a3      	ldrh	r3, [r4, #12]
 80024b2:	071b      	lsls	r3, r3, #28
 80024b4:	d51d      	bpl.n	80024f2 <_puts_r+0x66>
 80024b6:	6923      	ldr	r3, [r4, #16]
 80024b8:	b1db      	cbz	r3, 80024f2 <_puts_r+0x66>
 80024ba:	3e01      	subs	r6, #1
 80024bc:	68a3      	ldr	r3, [r4, #8]
 80024be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80024c2:	3b01      	subs	r3, #1
 80024c4:	60a3      	str	r3, [r4, #8]
 80024c6:	b9e9      	cbnz	r1, 8002504 <_puts_r+0x78>
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	da2e      	bge.n	800252a <_puts_r+0x9e>
 80024cc:	4622      	mov	r2, r4
 80024ce:	210a      	movs	r1, #10
 80024d0:	4628      	mov	r0, r5
 80024d2:	f000 f893 	bl	80025fc <__swbuf_r>
 80024d6:	3001      	adds	r0, #1
 80024d8:	d011      	beq.n	80024fe <_puts_r+0x72>
 80024da:	200a      	movs	r0, #10
 80024dc:	bd70      	pop	{r4, r5, r6, pc}
 80024de:	4b17      	ldr	r3, [pc, #92]	; (800253c <_puts_r+0xb0>)
 80024e0:	429c      	cmp	r4, r3
 80024e2:	d101      	bne.n	80024e8 <_puts_r+0x5c>
 80024e4:	68ac      	ldr	r4, [r5, #8]
 80024e6:	e7e3      	b.n	80024b0 <_puts_r+0x24>
 80024e8:	4b15      	ldr	r3, [pc, #84]	; (8002540 <_puts_r+0xb4>)
 80024ea:	429c      	cmp	r4, r3
 80024ec:	bf08      	it	eq
 80024ee:	68ec      	ldreq	r4, [r5, #12]
 80024f0:	e7de      	b.n	80024b0 <_puts_r+0x24>
 80024f2:	4621      	mov	r1, r4
 80024f4:	4628      	mov	r0, r5
 80024f6:	f000 f8e5 	bl	80026c4 <__swsetup_r>
 80024fa:	2800      	cmp	r0, #0
 80024fc:	d0dd      	beq.n	80024ba <_puts_r+0x2e>
 80024fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002502:	bd70      	pop	{r4, r5, r6, pc}
 8002504:	2b00      	cmp	r3, #0
 8002506:	da04      	bge.n	8002512 <_puts_r+0x86>
 8002508:	69a2      	ldr	r2, [r4, #24]
 800250a:	4293      	cmp	r3, r2
 800250c:	db06      	blt.n	800251c <_puts_r+0x90>
 800250e:	290a      	cmp	r1, #10
 8002510:	d004      	beq.n	800251c <_puts_r+0x90>
 8002512:	6823      	ldr	r3, [r4, #0]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	6022      	str	r2, [r4, #0]
 8002518:	7019      	strb	r1, [r3, #0]
 800251a:	e7cf      	b.n	80024bc <_puts_r+0x30>
 800251c:	4622      	mov	r2, r4
 800251e:	4628      	mov	r0, r5
 8002520:	f000 f86c 	bl	80025fc <__swbuf_r>
 8002524:	3001      	adds	r0, #1
 8002526:	d1c9      	bne.n	80024bc <_puts_r+0x30>
 8002528:	e7e9      	b.n	80024fe <_puts_r+0x72>
 800252a:	200a      	movs	r0, #10
 800252c:	6823      	ldr	r3, [r4, #0]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	6022      	str	r2, [r4, #0]
 8002532:	7018      	strb	r0, [r3, #0]
 8002534:	bd70      	pop	{r4, r5, r6, pc}
 8002536:	bf00      	nop
 8002538:	08002f58 	.word	0x08002f58
 800253c:	08002f78 	.word	0x08002f78
 8002540:	08002f38 	.word	0x08002f38

08002544 <puts>:
 8002544:	4b02      	ldr	r3, [pc, #8]	; (8002550 <puts+0xc>)
 8002546:	4601      	mov	r1, r0
 8002548:	6818      	ldr	r0, [r3, #0]
 800254a:	f7ff bf9f 	b.w	800248c <_puts_r>
 800254e:	bf00      	nop
 8002550:	20000014 	.word	0x20000014

08002554 <_sbrk_r>:
 8002554:	b538      	push	{r3, r4, r5, lr}
 8002556:	2300      	movs	r3, #0
 8002558:	4c05      	ldr	r4, [pc, #20]	; (8002570 <_sbrk_r+0x1c>)
 800255a:	4605      	mov	r5, r0
 800255c:	4608      	mov	r0, r1
 800255e:	6023      	str	r3, [r4, #0]
 8002560:	f7ff fbf0 	bl	8001d44 <_sbrk>
 8002564:	1c43      	adds	r3, r0, #1
 8002566:	d102      	bne.n	800256e <_sbrk_r+0x1a>
 8002568:	6823      	ldr	r3, [r4, #0]
 800256a:	b103      	cbz	r3, 800256e <_sbrk_r+0x1a>
 800256c:	602b      	str	r3, [r5, #0]
 800256e:	bd38      	pop	{r3, r4, r5, pc}
 8002570:	20000584 	.word	0x20000584

08002574 <__sread>:
 8002574:	b510      	push	{r4, lr}
 8002576:	460c      	mov	r4, r1
 8002578:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800257c:	f000 fc6e 	bl	8002e5c <_read_r>
 8002580:	2800      	cmp	r0, #0
 8002582:	bfab      	itete	ge
 8002584:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002586:	89a3      	ldrhlt	r3, [r4, #12]
 8002588:	181b      	addge	r3, r3, r0
 800258a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800258e:	bfac      	ite	ge
 8002590:	6563      	strge	r3, [r4, #84]	; 0x54
 8002592:	81a3      	strhlt	r3, [r4, #12]
 8002594:	bd10      	pop	{r4, pc}

08002596 <__swrite>:
 8002596:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800259a:	461f      	mov	r7, r3
 800259c:	898b      	ldrh	r3, [r1, #12]
 800259e:	4605      	mov	r5, r0
 80025a0:	05db      	lsls	r3, r3, #23
 80025a2:	460c      	mov	r4, r1
 80025a4:	4616      	mov	r6, r2
 80025a6:	d505      	bpl.n	80025b4 <__swrite+0x1e>
 80025a8:	2302      	movs	r3, #2
 80025aa:	2200      	movs	r2, #0
 80025ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025b0:	f000 f906 	bl	80027c0 <_lseek_r>
 80025b4:	89a3      	ldrh	r3, [r4, #12]
 80025b6:	4632      	mov	r2, r6
 80025b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80025bc:	81a3      	strh	r3, [r4, #12]
 80025be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80025c2:	463b      	mov	r3, r7
 80025c4:	4628      	mov	r0, r5
 80025c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025ca:	f000 b869 	b.w	80026a0 <_write_r>

080025ce <__sseek>:
 80025ce:	b510      	push	{r4, lr}
 80025d0:	460c      	mov	r4, r1
 80025d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025d6:	f000 f8f3 	bl	80027c0 <_lseek_r>
 80025da:	1c43      	adds	r3, r0, #1
 80025dc:	89a3      	ldrh	r3, [r4, #12]
 80025de:	bf15      	itete	ne
 80025e0:	6560      	strne	r0, [r4, #84]	; 0x54
 80025e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80025e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80025ea:	81a3      	strheq	r3, [r4, #12]
 80025ec:	bf18      	it	ne
 80025ee:	81a3      	strhne	r3, [r4, #12]
 80025f0:	bd10      	pop	{r4, pc}

080025f2 <__sclose>:
 80025f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80025f6:	f000 b8d3 	b.w	80027a0 <_close_r>
	...

080025fc <__swbuf_r>:
 80025fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025fe:	460e      	mov	r6, r1
 8002600:	4614      	mov	r4, r2
 8002602:	4605      	mov	r5, r0
 8002604:	b118      	cbz	r0, 800260e <__swbuf_r+0x12>
 8002606:	6983      	ldr	r3, [r0, #24]
 8002608:	b90b      	cbnz	r3, 800260e <__swbuf_r+0x12>
 800260a:	f7ff fdbb 	bl	8002184 <__sinit>
 800260e:	4b21      	ldr	r3, [pc, #132]	; (8002694 <__swbuf_r+0x98>)
 8002610:	429c      	cmp	r4, r3
 8002612:	d12a      	bne.n	800266a <__swbuf_r+0x6e>
 8002614:	686c      	ldr	r4, [r5, #4]
 8002616:	69a3      	ldr	r3, [r4, #24]
 8002618:	60a3      	str	r3, [r4, #8]
 800261a:	89a3      	ldrh	r3, [r4, #12]
 800261c:	071a      	lsls	r2, r3, #28
 800261e:	d52e      	bpl.n	800267e <__swbuf_r+0x82>
 8002620:	6923      	ldr	r3, [r4, #16]
 8002622:	b363      	cbz	r3, 800267e <__swbuf_r+0x82>
 8002624:	6923      	ldr	r3, [r4, #16]
 8002626:	6820      	ldr	r0, [r4, #0]
 8002628:	b2f6      	uxtb	r6, r6
 800262a:	1ac0      	subs	r0, r0, r3
 800262c:	6963      	ldr	r3, [r4, #20]
 800262e:	4637      	mov	r7, r6
 8002630:	4298      	cmp	r0, r3
 8002632:	db04      	blt.n	800263e <__swbuf_r+0x42>
 8002634:	4621      	mov	r1, r4
 8002636:	4628      	mov	r0, r5
 8002638:	f7ff fd28 	bl	800208c <_fflush_r>
 800263c:	bb28      	cbnz	r0, 800268a <__swbuf_r+0x8e>
 800263e:	68a3      	ldr	r3, [r4, #8]
 8002640:	3001      	adds	r0, #1
 8002642:	3b01      	subs	r3, #1
 8002644:	60a3      	str	r3, [r4, #8]
 8002646:	6823      	ldr	r3, [r4, #0]
 8002648:	1c5a      	adds	r2, r3, #1
 800264a:	6022      	str	r2, [r4, #0]
 800264c:	701e      	strb	r6, [r3, #0]
 800264e:	6963      	ldr	r3, [r4, #20]
 8002650:	4298      	cmp	r0, r3
 8002652:	d004      	beq.n	800265e <__swbuf_r+0x62>
 8002654:	89a3      	ldrh	r3, [r4, #12]
 8002656:	07db      	lsls	r3, r3, #31
 8002658:	d519      	bpl.n	800268e <__swbuf_r+0x92>
 800265a:	2e0a      	cmp	r6, #10
 800265c:	d117      	bne.n	800268e <__swbuf_r+0x92>
 800265e:	4621      	mov	r1, r4
 8002660:	4628      	mov	r0, r5
 8002662:	f7ff fd13 	bl	800208c <_fflush_r>
 8002666:	b190      	cbz	r0, 800268e <__swbuf_r+0x92>
 8002668:	e00f      	b.n	800268a <__swbuf_r+0x8e>
 800266a:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <__swbuf_r+0x9c>)
 800266c:	429c      	cmp	r4, r3
 800266e:	d101      	bne.n	8002674 <__swbuf_r+0x78>
 8002670:	68ac      	ldr	r4, [r5, #8]
 8002672:	e7d0      	b.n	8002616 <__swbuf_r+0x1a>
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <__swbuf_r+0xa0>)
 8002676:	429c      	cmp	r4, r3
 8002678:	bf08      	it	eq
 800267a:	68ec      	ldreq	r4, [r5, #12]
 800267c:	e7cb      	b.n	8002616 <__swbuf_r+0x1a>
 800267e:	4621      	mov	r1, r4
 8002680:	4628      	mov	r0, r5
 8002682:	f000 f81f 	bl	80026c4 <__swsetup_r>
 8002686:	2800      	cmp	r0, #0
 8002688:	d0cc      	beq.n	8002624 <__swbuf_r+0x28>
 800268a:	f04f 37ff 	mov.w	r7, #4294967295
 800268e:	4638      	mov	r0, r7
 8002690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002692:	bf00      	nop
 8002694:	08002f58 	.word	0x08002f58
 8002698:	08002f78 	.word	0x08002f78
 800269c:	08002f38 	.word	0x08002f38

080026a0 <_write_r>:
 80026a0:	b538      	push	{r3, r4, r5, lr}
 80026a2:	4605      	mov	r5, r0
 80026a4:	4608      	mov	r0, r1
 80026a6:	4611      	mov	r1, r2
 80026a8:	2200      	movs	r2, #0
 80026aa:	4c05      	ldr	r4, [pc, #20]	; (80026c0 <_write_r+0x20>)
 80026ac:	6022      	str	r2, [r4, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	f7ff f9b0 	bl	8001a14 <_write>
 80026b4:	1c43      	adds	r3, r0, #1
 80026b6:	d102      	bne.n	80026be <_write_r+0x1e>
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	b103      	cbz	r3, 80026be <_write_r+0x1e>
 80026bc:	602b      	str	r3, [r5, #0]
 80026be:	bd38      	pop	{r3, r4, r5, pc}
 80026c0:	20000584 	.word	0x20000584

080026c4 <__swsetup_r>:
 80026c4:	4b32      	ldr	r3, [pc, #200]	; (8002790 <__swsetup_r+0xcc>)
 80026c6:	b570      	push	{r4, r5, r6, lr}
 80026c8:	681d      	ldr	r5, [r3, #0]
 80026ca:	4606      	mov	r6, r0
 80026cc:	460c      	mov	r4, r1
 80026ce:	b125      	cbz	r5, 80026da <__swsetup_r+0x16>
 80026d0:	69ab      	ldr	r3, [r5, #24]
 80026d2:	b913      	cbnz	r3, 80026da <__swsetup_r+0x16>
 80026d4:	4628      	mov	r0, r5
 80026d6:	f7ff fd55 	bl	8002184 <__sinit>
 80026da:	4b2e      	ldr	r3, [pc, #184]	; (8002794 <__swsetup_r+0xd0>)
 80026dc:	429c      	cmp	r4, r3
 80026de:	d10f      	bne.n	8002700 <__swsetup_r+0x3c>
 80026e0:	686c      	ldr	r4, [r5, #4]
 80026e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	0715      	lsls	r5, r2, #28
 80026ea:	d42c      	bmi.n	8002746 <__swsetup_r+0x82>
 80026ec:	06d0      	lsls	r0, r2, #27
 80026ee:	d411      	bmi.n	8002714 <__swsetup_r+0x50>
 80026f0:	2209      	movs	r2, #9
 80026f2:	6032      	str	r2, [r6, #0]
 80026f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026f8:	81a3      	strh	r3, [r4, #12]
 80026fa:	f04f 30ff 	mov.w	r0, #4294967295
 80026fe:	bd70      	pop	{r4, r5, r6, pc}
 8002700:	4b25      	ldr	r3, [pc, #148]	; (8002798 <__swsetup_r+0xd4>)
 8002702:	429c      	cmp	r4, r3
 8002704:	d101      	bne.n	800270a <__swsetup_r+0x46>
 8002706:	68ac      	ldr	r4, [r5, #8]
 8002708:	e7eb      	b.n	80026e2 <__swsetup_r+0x1e>
 800270a:	4b24      	ldr	r3, [pc, #144]	; (800279c <__swsetup_r+0xd8>)
 800270c:	429c      	cmp	r4, r3
 800270e:	bf08      	it	eq
 8002710:	68ec      	ldreq	r4, [r5, #12]
 8002712:	e7e6      	b.n	80026e2 <__swsetup_r+0x1e>
 8002714:	0751      	lsls	r1, r2, #29
 8002716:	d512      	bpl.n	800273e <__swsetup_r+0x7a>
 8002718:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800271a:	b141      	cbz	r1, 800272e <__swsetup_r+0x6a>
 800271c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002720:	4299      	cmp	r1, r3
 8002722:	d002      	beq.n	800272a <__swsetup_r+0x66>
 8002724:	4630      	mov	r0, r6
 8002726:	f7ff fdef 	bl	8002308 <_free_r>
 800272a:	2300      	movs	r3, #0
 800272c:	6363      	str	r3, [r4, #52]	; 0x34
 800272e:	89a3      	ldrh	r3, [r4, #12]
 8002730:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002734:	81a3      	strh	r3, [r4, #12]
 8002736:	2300      	movs	r3, #0
 8002738:	6063      	str	r3, [r4, #4]
 800273a:	6923      	ldr	r3, [r4, #16]
 800273c:	6023      	str	r3, [r4, #0]
 800273e:	89a3      	ldrh	r3, [r4, #12]
 8002740:	f043 0308 	orr.w	r3, r3, #8
 8002744:	81a3      	strh	r3, [r4, #12]
 8002746:	6923      	ldr	r3, [r4, #16]
 8002748:	b94b      	cbnz	r3, 800275e <__swsetup_r+0x9a>
 800274a:	89a3      	ldrh	r3, [r4, #12]
 800274c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002754:	d003      	beq.n	800275e <__swsetup_r+0x9a>
 8002756:	4621      	mov	r1, r4
 8002758:	4630      	mov	r0, r6
 800275a:	f000 f867 	bl	800282c <__smakebuf_r>
 800275e:	89a2      	ldrh	r2, [r4, #12]
 8002760:	f012 0301 	ands.w	r3, r2, #1
 8002764:	d00c      	beq.n	8002780 <__swsetup_r+0xbc>
 8002766:	2300      	movs	r3, #0
 8002768:	60a3      	str	r3, [r4, #8]
 800276a:	6963      	ldr	r3, [r4, #20]
 800276c:	425b      	negs	r3, r3
 800276e:	61a3      	str	r3, [r4, #24]
 8002770:	6923      	ldr	r3, [r4, #16]
 8002772:	b953      	cbnz	r3, 800278a <__swsetup_r+0xc6>
 8002774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002778:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800277c:	d1ba      	bne.n	80026f4 <__swsetup_r+0x30>
 800277e:	bd70      	pop	{r4, r5, r6, pc}
 8002780:	0792      	lsls	r2, r2, #30
 8002782:	bf58      	it	pl
 8002784:	6963      	ldrpl	r3, [r4, #20]
 8002786:	60a3      	str	r3, [r4, #8]
 8002788:	e7f2      	b.n	8002770 <__swsetup_r+0xac>
 800278a:	2000      	movs	r0, #0
 800278c:	e7f7      	b.n	800277e <__swsetup_r+0xba>
 800278e:	bf00      	nop
 8002790:	20000014 	.word	0x20000014
 8002794:	08002f58 	.word	0x08002f58
 8002798:	08002f78 	.word	0x08002f78
 800279c:	08002f38 	.word	0x08002f38

080027a0 <_close_r>:
 80027a0:	b538      	push	{r3, r4, r5, lr}
 80027a2:	2300      	movs	r3, #0
 80027a4:	4c05      	ldr	r4, [pc, #20]	; (80027bc <_close_r+0x1c>)
 80027a6:	4605      	mov	r5, r0
 80027a8:	4608      	mov	r0, r1
 80027aa:	6023      	str	r3, [r4, #0]
 80027ac:	f7ff fae8 	bl	8001d80 <_close>
 80027b0:	1c43      	adds	r3, r0, #1
 80027b2:	d102      	bne.n	80027ba <_close_r+0x1a>
 80027b4:	6823      	ldr	r3, [r4, #0]
 80027b6:	b103      	cbz	r3, 80027ba <_close_r+0x1a>
 80027b8:	602b      	str	r3, [r5, #0]
 80027ba:	bd38      	pop	{r3, r4, r5, pc}
 80027bc:	20000584 	.word	0x20000584

080027c0 <_lseek_r>:
 80027c0:	b538      	push	{r3, r4, r5, lr}
 80027c2:	4605      	mov	r5, r0
 80027c4:	4608      	mov	r0, r1
 80027c6:	4611      	mov	r1, r2
 80027c8:	2200      	movs	r2, #0
 80027ca:	4c05      	ldr	r4, [pc, #20]	; (80027e0 <_lseek_r+0x20>)
 80027cc:	6022      	str	r2, [r4, #0]
 80027ce:	461a      	mov	r2, r3
 80027d0:	f7ff fae0 	bl	8001d94 <_lseek>
 80027d4:	1c43      	adds	r3, r0, #1
 80027d6:	d102      	bne.n	80027de <_lseek_r+0x1e>
 80027d8:	6823      	ldr	r3, [r4, #0]
 80027da:	b103      	cbz	r3, 80027de <_lseek_r+0x1e>
 80027dc:	602b      	str	r3, [r5, #0]
 80027de:	bd38      	pop	{r3, r4, r5, pc}
 80027e0:	20000584 	.word	0x20000584

080027e4 <__swhatbuf_r>:
 80027e4:	b570      	push	{r4, r5, r6, lr}
 80027e6:	460e      	mov	r6, r1
 80027e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027ec:	b090      	sub	sp, #64	; 0x40
 80027ee:	2900      	cmp	r1, #0
 80027f0:	4614      	mov	r4, r2
 80027f2:	461d      	mov	r5, r3
 80027f4:	da07      	bge.n	8002806 <__swhatbuf_r+0x22>
 80027f6:	2300      	movs	r3, #0
 80027f8:	602b      	str	r3, [r5, #0]
 80027fa:	89b3      	ldrh	r3, [r6, #12]
 80027fc:	061a      	lsls	r2, r3, #24
 80027fe:	d410      	bmi.n	8002822 <__swhatbuf_r+0x3e>
 8002800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002804:	e00e      	b.n	8002824 <__swhatbuf_r+0x40>
 8002806:	aa01      	add	r2, sp, #4
 8002808:	f000 fb3a 	bl	8002e80 <_fstat_r>
 800280c:	2800      	cmp	r0, #0
 800280e:	dbf2      	blt.n	80027f6 <__swhatbuf_r+0x12>
 8002810:	9a02      	ldr	r2, [sp, #8]
 8002812:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002816:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800281a:	425a      	negs	r2, r3
 800281c:	415a      	adcs	r2, r3
 800281e:	602a      	str	r2, [r5, #0]
 8002820:	e7ee      	b.n	8002800 <__swhatbuf_r+0x1c>
 8002822:	2340      	movs	r3, #64	; 0x40
 8002824:	2000      	movs	r0, #0
 8002826:	6023      	str	r3, [r4, #0]
 8002828:	b010      	add	sp, #64	; 0x40
 800282a:	bd70      	pop	{r4, r5, r6, pc}

0800282c <__smakebuf_r>:
 800282c:	898b      	ldrh	r3, [r1, #12]
 800282e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002830:	079d      	lsls	r5, r3, #30
 8002832:	4606      	mov	r6, r0
 8002834:	460c      	mov	r4, r1
 8002836:	d507      	bpl.n	8002848 <__smakebuf_r+0x1c>
 8002838:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800283c:	6023      	str	r3, [r4, #0]
 800283e:	6123      	str	r3, [r4, #16]
 8002840:	2301      	movs	r3, #1
 8002842:	6163      	str	r3, [r4, #20]
 8002844:	b002      	add	sp, #8
 8002846:	bd70      	pop	{r4, r5, r6, pc}
 8002848:	ab01      	add	r3, sp, #4
 800284a:	466a      	mov	r2, sp
 800284c:	f7ff ffca 	bl	80027e4 <__swhatbuf_r>
 8002850:	9900      	ldr	r1, [sp, #0]
 8002852:	4605      	mov	r5, r0
 8002854:	4630      	mov	r0, r6
 8002856:	f7ff fda3 	bl	80023a0 <_malloc_r>
 800285a:	b948      	cbnz	r0, 8002870 <__smakebuf_r+0x44>
 800285c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002860:	059a      	lsls	r2, r3, #22
 8002862:	d4ef      	bmi.n	8002844 <__smakebuf_r+0x18>
 8002864:	f023 0303 	bic.w	r3, r3, #3
 8002868:	f043 0302 	orr.w	r3, r3, #2
 800286c:	81a3      	strh	r3, [r4, #12]
 800286e:	e7e3      	b.n	8002838 <__smakebuf_r+0xc>
 8002870:	4b0d      	ldr	r3, [pc, #52]	; (80028a8 <__smakebuf_r+0x7c>)
 8002872:	62b3      	str	r3, [r6, #40]	; 0x28
 8002874:	89a3      	ldrh	r3, [r4, #12]
 8002876:	6020      	str	r0, [r4, #0]
 8002878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800287c:	81a3      	strh	r3, [r4, #12]
 800287e:	9b00      	ldr	r3, [sp, #0]
 8002880:	6120      	str	r0, [r4, #16]
 8002882:	6163      	str	r3, [r4, #20]
 8002884:	9b01      	ldr	r3, [sp, #4]
 8002886:	b15b      	cbz	r3, 80028a0 <__smakebuf_r+0x74>
 8002888:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800288c:	4630      	mov	r0, r6
 800288e:	f000 fb09 	bl	8002ea4 <_isatty_r>
 8002892:	b128      	cbz	r0, 80028a0 <__smakebuf_r+0x74>
 8002894:	89a3      	ldrh	r3, [r4, #12]
 8002896:	f023 0303 	bic.w	r3, r3, #3
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	81a3      	strh	r3, [r4, #12]
 80028a0:	89a3      	ldrh	r3, [r4, #12]
 80028a2:	431d      	orrs	r5, r3
 80028a4:	81a5      	strh	r5, [r4, #12]
 80028a6:	e7cd      	b.n	8002844 <__smakebuf_r+0x18>
 80028a8:	08002105 	.word	0x08002105

080028ac <__malloc_lock>:
 80028ac:	4770      	bx	lr

080028ae <__malloc_unlock>:
 80028ae:	4770      	bx	lr

080028b0 <__sfputc_r>:
 80028b0:	6893      	ldr	r3, [r2, #8]
 80028b2:	b410      	push	{r4}
 80028b4:	3b01      	subs	r3, #1
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	6093      	str	r3, [r2, #8]
 80028ba:	da08      	bge.n	80028ce <__sfputc_r+0x1e>
 80028bc:	6994      	ldr	r4, [r2, #24]
 80028be:	42a3      	cmp	r3, r4
 80028c0:	db02      	blt.n	80028c8 <__sfputc_r+0x18>
 80028c2:	b2cb      	uxtb	r3, r1
 80028c4:	2b0a      	cmp	r3, #10
 80028c6:	d102      	bne.n	80028ce <__sfputc_r+0x1e>
 80028c8:	bc10      	pop	{r4}
 80028ca:	f7ff be97 	b.w	80025fc <__swbuf_r>
 80028ce:	6813      	ldr	r3, [r2, #0]
 80028d0:	1c58      	adds	r0, r3, #1
 80028d2:	6010      	str	r0, [r2, #0]
 80028d4:	7019      	strb	r1, [r3, #0]
 80028d6:	b2c8      	uxtb	r0, r1
 80028d8:	bc10      	pop	{r4}
 80028da:	4770      	bx	lr

080028dc <__sfputs_r>:
 80028dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028de:	4606      	mov	r6, r0
 80028e0:	460f      	mov	r7, r1
 80028e2:	4614      	mov	r4, r2
 80028e4:	18d5      	adds	r5, r2, r3
 80028e6:	42ac      	cmp	r4, r5
 80028e8:	d101      	bne.n	80028ee <__sfputs_r+0x12>
 80028ea:	2000      	movs	r0, #0
 80028ec:	e007      	b.n	80028fe <__sfputs_r+0x22>
 80028ee:	463a      	mov	r2, r7
 80028f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028f4:	4630      	mov	r0, r6
 80028f6:	f7ff ffdb 	bl	80028b0 <__sfputc_r>
 80028fa:	1c43      	adds	r3, r0, #1
 80028fc:	d1f3      	bne.n	80028e6 <__sfputs_r+0xa>
 80028fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002900 <_vfiprintf_r>:
 8002900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002904:	b09d      	sub	sp, #116	; 0x74
 8002906:	460c      	mov	r4, r1
 8002908:	4617      	mov	r7, r2
 800290a:	9303      	str	r3, [sp, #12]
 800290c:	4606      	mov	r6, r0
 800290e:	b118      	cbz	r0, 8002918 <_vfiprintf_r+0x18>
 8002910:	6983      	ldr	r3, [r0, #24]
 8002912:	b90b      	cbnz	r3, 8002918 <_vfiprintf_r+0x18>
 8002914:	f7ff fc36 	bl	8002184 <__sinit>
 8002918:	4b7c      	ldr	r3, [pc, #496]	; (8002b0c <_vfiprintf_r+0x20c>)
 800291a:	429c      	cmp	r4, r3
 800291c:	d157      	bne.n	80029ce <_vfiprintf_r+0xce>
 800291e:	6874      	ldr	r4, [r6, #4]
 8002920:	89a3      	ldrh	r3, [r4, #12]
 8002922:	0718      	lsls	r0, r3, #28
 8002924:	d55d      	bpl.n	80029e2 <_vfiprintf_r+0xe2>
 8002926:	6923      	ldr	r3, [r4, #16]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d05a      	beq.n	80029e2 <_vfiprintf_r+0xe2>
 800292c:	2300      	movs	r3, #0
 800292e:	9309      	str	r3, [sp, #36]	; 0x24
 8002930:	2320      	movs	r3, #32
 8002932:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002936:	2330      	movs	r3, #48	; 0x30
 8002938:	f04f 0b01 	mov.w	fp, #1
 800293c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002940:	46b8      	mov	r8, r7
 8002942:	4645      	mov	r5, r8
 8002944:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002948:	2b00      	cmp	r3, #0
 800294a:	d155      	bne.n	80029f8 <_vfiprintf_r+0xf8>
 800294c:	ebb8 0a07 	subs.w	sl, r8, r7
 8002950:	d00b      	beq.n	800296a <_vfiprintf_r+0x6a>
 8002952:	4653      	mov	r3, sl
 8002954:	463a      	mov	r2, r7
 8002956:	4621      	mov	r1, r4
 8002958:	4630      	mov	r0, r6
 800295a:	f7ff ffbf 	bl	80028dc <__sfputs_r>
 800295e:	3001      	adds	r0, #1
 8002960:	f000 80c4 	beq.w	8002aec <_vfiprintf_r+0x1ec>
 8002964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002966:	4453      	add	r3, sl
 8002968:	9309      	str	r3, [sp, #36]	; 0x24
 800296a:	f898 3000 	ldrb.w	r3, [r8]
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80bc 	beq.w	8002aec <_vfiprintf_r+0x1ec>
 8002974:	2300      	movs	r3, #0
 8002976:	f04f 32ff 	mov.w	r2, #4294967295
 800297a:	9304      	str	r3, [sp, #16]
 800297c:	9307      	str	r3, [sp, #28]
 800297e:	9205      	str	r2, [sp, #20]
 8002980:	9306      	str	r3, [sp, #24]
 8002982:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002986:	931a      	str	r3, [sp, #104]	; 0x68
 8002988:	2205      	movs	r2, #5
 800298a:	7829      	ldrb	r1, [r5, #0]
 800298c:	4860      	ldr	r0, [pc, #384]	; (8002b10 <_vfiprintf_r+0x210>)
 800298e:	f000 fa99 	bl	8002ec4 <memchr>
 8002992:	f105 0801 	add.w	r8, r5, #1
 8002996:	9b04      	ldr	r3, [sp, #16]
 8002998:	2800      	cmp	r0, #0
 800299a:	d131      	bne.n	8002a00 <_vfiprintf_r+0x100>
 800299c:	06d9      	lsls	r1, r3, #27
 800299e:	bf44      	itt	mi
 80029a0:	2220      	movmi	r2, #32
 80029a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80029a6:	071a      	lsls	r2, r3, #28
 80029a8:	bf44      	itt	mi
 80029aa:	222b      	movmi	r2, #43	; 0x2b
 80029ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80029b0:	782a      	ldrb	r2, [r5, #0]
 80029b2:	2a2a      	cmp	r2, #42	; 0x2a
 80029b4:	d02c      	beq.n	8002a10 <_vfiprintf_r+0x110>
 80029b6:	2100      	movs	r1, #0
 80029b8:	200a      	movs	r0, #10
 80029ba:	9a07      	ldr	r2, [sp, #28]
 80029bc:	46a8      	mov	r8, r5
 80029be:	f898 3000 	ldrb.w	r3, [r8]
 80029c2:	3501      	adds	r5, #1
 80029c4:	3b30      	subs	r3, #48	; 0x30
 80029c6:	2b09      	cmp	r3, #9
 80029c8:	d96d      	bls.n	8002aa6 <_vfiprintf_r+0x1a6>
 80029ca:	b371      	cbz	r1, 8002a2a <_vfiprintf_r+0x12a>
 80029cc:	e026      	b.n	8002a1c <_vfiprintf_r+0x11c>
 80029ce:	4b51      	ldr	r3, [pc, #324]	; (8002b14 <_vfiprintf_r+0x214>)
 80029d0:	429c      	cmp	r4, r3
 80029d2:	d101      	bne.n	80029d8 <_vfiprintf_r+0xd8>
 80029d4:	68b4      	ldr	r4, [r6, #8]
 80029d6:	e7a3      	b.n	8002920 <_vfiprintf_r+0x20>
 80029d8:	4b4f      	ldr	r3, [pc, #316]	; (8002b18 <_vfiprintf_r+0x218>)
 80029da:	429c      	cmp	r4, r3
 80029dc:	bf08      	it	eq
 80029de:	68f4      	ldreq	r4, [r6, #12]
 80029e0:	e79e      	b.n	8002920 <_vfiprintf_r+0x20>
 80029e2:	4621      	mov	r1, r4
 80029e4:	4630      	mov	r0, r6
 80029e6:	f7ff fe6d 	bl	80026c4 <__swsetup_r>
 80029ea:	2800      	cmp	r0, #0
 80029ec:	d09e      	beq.n	800292c <_vfiprintf_r+0x2c>
 80029ee:	f04f 30ff 	mov.w	r0, #4294967295
 80029f2:	b01d      	add	sp, #116	; 0x74
 80029f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029f8:	2b25      	cmp	r3, #37	; 0x25
 80029fa:	d0a7      	beq.n	800294c <_vfiprintf_r+0x4c>
 80029fc:	46a8      	mov	r8, r5
 80029fe:	e7a0      	b.n	8002942 <_vfiprintf_r+0x42>
 8002a00:	4a43      	ldr	r2, [pc, #268]	; (8002b10 <_vfiprintf_r+0x210>)
 8002a02:	4645      	mov	r5, r8
 8002a04:	1a80      	subs	r0, r0, r2
 8002a06:	fa0b f000 	lsl.w	r0, fp, r0
 8002a0a:	4318      	orrs	r0, r3
 8002a0c:	9004      	str	r0, [sp, #16]
 8002a0e:	e7bb      	b.n	8002988 <_vfiprintf_r+0x88>
 8002a10:	9a03      	ldr	r2, [sp, #12]
 8002a12:	1d11      	adds	r1, r2, #4
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	9103      	str	r1, [sp, #12]
 8002a18:	2a00      	cmp	r2, #0
 8002a1a:	db01      	blt.n	8002a20 <_vfiprintf_r+0x120>
 8002a1c:	9207      	str	r2, [sp, #28]
 8002a1e:	e004      	b.n	8002a2a <_vfiprintf_r+0x12a>
 8002a20:	4252      	negs	r2, r2
 8002a22:	f043 0302 	orr.w	r3, r3, #2
 8002a26:	9207      	str	r2, [sp, #28]
 8002a28:	9304      	str	r3, [sp, #16]
 8002a2a:	f898 3000 	ldrb.w	r3, [r8]
 8002a2e:	2b2e      	cmp	r3, #46	; 0x2e
 8002a30:	d110      	bne.n	8002a54 <_vfiprintf_r+0x154>
 8002a32:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002a36:	f108 0101 	add.w	r1, r8, #1
 8002a3a:	2b2a      	cmp	r3, #42	; 0x2a
 8002a3c:	d137      	bne.n	8002aae <_vfiprintf_r+0x1ae>
 8002a3e:	9b03      	ldr	r3, [sp, #12]
 8002a40:	f108 0802 	add.w	r8, r8, #2
 8002a44:	1d1a      	adds	r2, r3, #4
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	9203      	str	r2, [sp, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	bfb8      	it	lt
 8002a4e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002a52:	9305      	str	r3, [sp, #20]
 8002a54:	4d31      	ldr	r5, [pc, #196]	; (8002b1c <_vfiprintf_r+0x21c>)
 8002a56:	2203      	movs	r2, #3
 8002a58:	f898 1000 	ldrb.w	r1, [r8]
 8002a5c:	4628      	mov	r0, r5
 8002a5e:	f000 fa31 	bl	8002ec4 <memchr>
 8002a62:	b140      	cbz	r0, 8002a76 <_vfiprintf_r+0x176>
 8002a64:	2340      	movs	r3, #64	; 0x40
 8002a66:	1b40      	subs	r0, r0, r5
 8002a68:	fa03 f000 	lsl.w	r0, r3, r0
 8002a6c:	9b04      	ldr	r3, [sp, #16]
 8002a6e:	f108 0801 	add.w	r8, r8, #1
 8002a72:	4303      	orrs	r3, r0
 8002a74:	9304      	str	r3, [sp, #16]
 8002a76:	f898 1000 	ldrb.w	r1, [r8]
 8002a7a:	2206      	movs	r2, #6
 8002a7c:	4828      	ldr	r0, [pc, #160]	; (8002b20 <_vfiprintf_r+0x220>)
 8002a7e:	f108 0701 	add.w	r7, r8, #1
 8002a82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002a86:	f000 fa1d 	bl	8002ec4 <memchr>
 8002a8a:	2800      	cmp	r0, #0
 8002a8c:	d034      	beq.n	8002af8 <_vfiprintf_r+0x1f8>
 8002a8e:	4b25      	ldr	r3, [pc, #148]	; (8002b24 <_vfiprintf_r+0x224>)
 8002a90:	bb03      	cbnz	r3, 8002ad4 <_vfiprintf_r+0x1d4>
 8002a92:	9b03      	ldr	r3, [sp, #12]
 8002a94:	3307      	adds	r3, #7
 8002a96:	f023 0307 	bic.w	r3, r3, #7
 8002a9a:	3308      	adds	r3, #8
 8002a9c:	9303      	str	r3, [sp, #12]
 8002a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002aa0:	444b      	add	r3, r9
 8002aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8002aa4:	e74c      	b.n	8002940 <_vfiprintf_r+0x40>
 8002aa6:	fb00 3202 	mla	r2, r0, r2, r3
 8002aaa:	2101      	movs	r1, #1
 8002aac:	e786      	b.n	80029bc <_vfiprintf_r+0xbc>
 8002aae:	2300      	movs	r3, #0
 8002ab0:	250a      	movs	r5, #10
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	9305      	str	r3, [sp, #20]
 8002ab6:	4688      	mov	r8, r1
 8002ab8:	f898 2000 	ldrb.w	r2, [r8]
 8002abc:	3101      	adds	r1, #1
 8002abe:	3a30      	subs	r2, #48	; 0x30
 8002ac0:	2a09      	cmp	r2, #9
 8002ac2:	d903      	bls.n	8002acc <_vfiprintf_r+0x1cc>
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d0c5      	beq.n	8002a54 <_vfiprintf_r+0x154>
 8002ac8:	9005      	str	r0, [sp, #20]
 8002aca:	e7c3      	b.n	8002a54 <_vfiprintf_r+0x154>
 8002acc:	fb05 2000 	mla	r0, r5, r0, r2
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e7f0      	b.n	8002ab6 <_vfiprintf_r+0x1b6>
 8002ad4:	ab03      	add	r3, sp, #12
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	4622      	mov	r2, r4
 8002ada:	4b13      	ldr	r3, [pc, #76]	; (8002b28 <_vfiprintf_r+0x228>)
 8002adc:	a904      	add	r1, sp, #16
 8002ade:	4630      	mov	r0, r6
 8002ae0:	f3af 8000 	nop.w
 8002ae4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002ae8:	4681      	mov	r9, r0
 8002aea:	d1d8      	bne.n	8002a9e <_vfiprintf_r+0x19e>
 8002aec:	89a3      	ldrh	r3, [r4, #12]
 8002aee:	065b      	lsls	r3, r3, #25
 8002af0:	f53f af7d 	bmi.w	80029ee <_vfiprintf_r+0xee>
 8002af4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002af6:	e77c      	b.n	80029f2 <_vfiprintf_r+0xf2>
 8002af8:	ab03      	add	r3, sp, #12
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	4622      	mov	r2, r4
 8002afe:	4b0a      	ldr	r3, [pc, #40]	; (8002b28 <_vfiprintf_r+0x228>)
 8002b00:	a904      	add	r1, sp, #16
 8002b02:	4630      	mov	r0, r6
 8002b04:	f000 f88a 	bl	8002c1c <_printf_i>
 8002b08:	e7ec      	b.n	8002ae4 <_vfiprintf_r+0x1e4>
 8002b0a:	bf00      	nop
 8002b0c:	08002f58 	.word	0x08002f58
 8002b10:	08002f9c 	.word	0x08002f9c
 8002b14:	08002f78 	.word	0x08002f78
 8002b18:	08002f38 	.word	0x08002f38
 8002b1c:	08002fa2 	.word	0x08002fa2
 8002b20:	08002fa6 	.word	0x08002fa6
 8002b24:	00000000 	.word	0x00000000
 8002b28:	080028dd 	.word	0x080028dd

08002b2c <_printf_common>:
 8002b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b30:	4691      	mov	r9, r2
 8002b32:	461f      	mov	r7, r3
 8002b34:	688a      	ldr	r2, [r1, #8]
 8002b36:	690b      	ldr	r3, [r1, #16]
 8002b38:	4606      	mov	r6, r0
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	bfb8      	it	lt
 8002b3e:	4613      	movlt	r3, r2
 8002b40:	f8c9 3000 	str.w	r3, [r9]
 8002b44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002b48:	460c      	mov	r4, r1
 8002b4a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002b4e:	b112      	cbz	r2, 8002b56 <_printf_common+0x2a>
 8002b50:	3301      	adds	r3, #1
 8002b52:	f8c9 3000 	str.w	r3, [r9]
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	0699      	lsls	r1, r3, #26
 8002b5a:	bf42      	ittt	mi
 8002b5c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002b60:	3302      	addmi	r3, #2
 8002b62:	f8c9 3000 	strmi.w	r3, [r9]
 8002b66:	6825      	ldr	r5, [r4, #0]
 8002b68:	f015 0506 	ands.w	r5, r5, #6
 8002b6c:	d107      	bne.n	8002b7e <_printf_common+0x52>
 8002b6e:	f104 0a19 	add.w	sl, r4, #25
 8002b72:	68e3      	ldr	r3, [r4, #12]
 8002b74:	f8d9 2000 	ldr.w	r2, [r9]
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	429d      	cmp	r5, r3
 8002b7c:	db2a      	blt.n	8002bd4 <_printf_common+0xa8>
 8002b7e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002b82:	6822      	ldr	r2, [r4, #0]
 8002b84:	3300      	adds	r3, #0
 8002b86:	bf18      	it	ne
 8002b88:	2301      	movne	r3, #1
 8002b8a:	0692      	lsls	r2, r2, #26
 8002b8c:	d42f      	bmi.n	8002bee <_printf_common+0xc2>
 8002b8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b92:	4639      	mov	r1, r7
 8002b94:	4630      	mov	r0, r6
 8002b96:	47c0      	blx	r8
 8002b98:	3001      	adds	r0, #1
 8002b9a:	d022      	beq.n	8002be2 <_printf_common+0xb6>
 8002b9c:	6823      	ldr	r3, [r4, #0]
 8002b9e:	68e5      	ldr	r5, [r4, #12]
 8002ba0:	f003 0306 	and.w	r3, r3, #6
 8002ba4:	2b04      	cmp	r3, #4
 8002ba6:	bf18      	it	ne
 8002ba8:	2500      	movne	r5, #0
 8002baa:	f8d9 2000 	ldr.w	r2, [r9]
 8002bae:	f04f 0900 	mov.w	r9, #0
 8002bb2:	bf08      	it	eq
 8002bb4:	1aad      	subeq	r5, r5, r2
 8002bb6:	68a3      	ldr	r3, [r4, #8]
 8002bb8:	6922      	ldr	r2, [r4, #16]
 8002bba:	bf08      	it	eq
 8002bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	bfc4      	itt	gt
 8002bc4:	1a9b      	subgt	r3, r3, r2
 8002bc6:	18ed      	addgt	r5, r5, r3
 8002bc8:	341a      	adds	r4, #26
 8002bca:	454d      	cmp	r5, r9
 8002bcc:	d11b      	bne.n	8002c06 <_printf_common+0xda>
 8002bce:	2000      	movs	r0, #0
 8002bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	4652      	mov	r2, sl
 8002bd8:	4639      	mov	r1, r7
 8002bda:	4630      	mov	r0, r6
 8002bdc:	47c0      	blx	r8
 8002bde:	3001      	adds	r0, #1
 8002be0:	d103      	bne.n	8002bea <_printf_common+0xbe>
 8002be2:	f04f 30ff 	mov.w	r0, #4294967295
 8002be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bea:	3501      	adds	r5, #1
 8002bec:	e7c1      	b.n	8002b72 <_printf_common+0x46>
 8002bee:	2030      	movs	r0, #48	; 0x30
 8002bf0:	18e1      	adds	r1, r4, r3
 8002bf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002bfc:	4422      	add	r2, r4
 8002bfe:	3302      	adds	r3, #2
 8002c00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c04:	e7c3      	b.n	8002b8e <_printf_common+0x62>
 8002c06:	2301      	movs	r3, #1
 8002c08:	4622      	mov	r2, r4
 8002c0a:	4639      	mov	r1, r7
 8002c0c:	4630      	mov	r0, r6
 8002c0e:	47c0      	blx	r8
 8002c10:	3001      	adds	r0, #1
 8002c12:	d0e6      	beq.n	8002be2 <_printf_common+0xb6>
 8002c14:	f109 0901 	add.w	r9, r9, #1
 8002c18:	e7d7      	b.n	8002bca <_printf_common+0x9e>
	...

08002c1c <_printf_i>:
 8002c1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c20:	4617      	mov	r7, r2
 8002c22:	7e0a      	ldrb	r2, [r1, #24]
 8002c24:	b085      	sub	sp, #20
 8002c26:	2a6e      	cmp	r2, #110	; 0x6e
 8002c28:	4698      	mov	r8, r3
 8002c2a:	4606      	mov	r6, r0
 8002c2c:	460c      	mov	r4, r1
 8002c2e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c30:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002c34:	f000 80bc 	beq.w	8002db0 <_printf_i+0x194>
 8002c38:	d81a      	bhi.n	8002c70 <_printf_i+0x54>
 8002c3a:	2a63      	cmp	r2, #99	; 0x63
 8002c3c:	d02e      	beq.n	8002c9c <_printf_i+0x80>
 8002c3e:	d80a      	bhi.n	8002c56 <_printf_i+0x3a>
 8002c40:	2a00      	cmp	r2, #0
 8002c42:	f000 80c8 	beq.w	8002dd6 <_printf_i+0x1ba>
 8002c46:	2a58      	cmp	r2, #88	; 0x58
 8002c48:	f000 808a 	beq.w	8002d60 <_printf_i+0x144>
 8002c4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c50:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002c54:	e02a      	b.n	8002cac <_printf_i+0x90>
 8002c56:	2a64      	cmp	r2, #100	; 0x64
 8002c58:	d001      	beq.n	8002c5e <_printf_i+0x42>
 8002c5a:	2a69      	cmp	r2, #105	; 0x69
 8002c5c:	d1f6      	bne.n	8002c4c <_printf_i+0x30>
 8002c5e:	6821      	ldr	r1, [r4, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002c66:	d023      	beq.n	8002cb0 <_printf_i+0x94>
 8002c68:	1d11      	adds	r1, r2, #4
 8002c6a:	6019      	str	r1, [r3, #0]
 8002c6c:	6813      	ldr	r3, [r2, #0]
 8002c6e:	e027      	b.n	8002cc0 <_printf_i+0xa4>
 8002c70:	2a73      	cmp	r2, #115	; 0x73
 8002c72:	f000 80b4 	beq.w	8002dde <_printf_i+0x1c2>
 8002c76:	d808      	bhi.n	8002c8a <_printf_i+0x6e>
 8002c78:	2a6f      	cmp	r2, #111	; 0x6f
 8002c7a:	d02a      	beq.n	8002cd2 <_printf_i+0xb6>
 8002c7c:	2a70      	cmp	r2, #112	; 0x70
 8002c7e:	d1e5      	bne.n	8002c4c <_printf_i+0x30>
 8002c80:	680a      	ldr	r2, [r1, #0]
 8002c82:	f042 0220 	orr.w	r2, r2, #32
 8002c86:	600a      	str	r2, [r1, #0]
 8002c88:	e003      	b.n	8002c92 <_printf_i+0x76>
 8002c8a:	2a75      	cmp	r2, #117	; 0x75
 8002c8c:	d021      	beq.n	8002cd2 <_printf_i+0xb6>
 8002c8e:	2a78      	cmp	r2, #120	; 0x78
 8002c90:	d1dc      	bne.n	8002c4c <_printf_i+0x30>
 8002c92:	2278      	movs	r2, #120	; 0x78
 8002c94:	496f      	ldr	r1, [pc, #444]	; (8002e54 <_printf_i+0x238>)
 8002c96:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002c9a:	e064      	b.n	8002d66 <_printf_i+0x14a>
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002ca2:	1d11      	adds	r1, r2, #4
 8002ca4:	6019      	str	r1, [r3, #0]
 8002ca6:	6813      	ldr	r3, [r2, #0]
 8002ca8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002cac:	2301      	movs	r3, #1
 8002cae:	e0a3      	b.n	8002df8 <_printf_i+0x1dc>
 8002cb0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002cb4:	f102 0104 	add.w	r1, r2, #4
 8002cb8:	6019      	str	r1, [r3, #0]
 8002cba:	d0d7      	beq.n	8002c6c <_printf_i+0x50>
 8002cbc:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	da03      	bge.n	8002ccc <_printf_i+0xb0>
 8002cc4:	222d      	movs	r2, #45	; 0x2d
 8002cc6:	425b      	negs	r3, r3
 8002cc8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002ccc:	4962      	ldr	r1, [pc, #392]	; (8002e58 <_printf_i+0x23c>)
 8002cce:	220a      	movs	r2, #10
 8002cd0:	e017      	b.n	8002d02 <_printf_i+0xe6>
 8002cd2:	6820      	ldr	r0, [r4, #0]
 8002cd4:	6819      	ldr	r1, [r3, #0]
 8002cd6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002cda:	d003      	beq.n	8002ce4 <_printf_i+0xc8>
 8002cdc:	1d08      	adds	r0, r1, #4
 8002cde:	6018      	str	r0, [r3, #0]
 8002ce0:	680b      	ldr	r3, [r1, #0]
 8002ce2:	e006      	b.n	8002cf2 <_printf_i+0xd6>
 8002ce4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002ce8:	f101 0004 	add.w	r0, r1, #4
 8002cec:	6018      	str	r0, [r3, #0]
 8002cee:	d0f7      	beq.n	8002ce0 <_printf_i+0xc4>
 8002cf0:	880b      	ldrh	r3, [r1, #0]
 8002cf2:	2a6f      	cmp	r2, #111	; 0x6f
 8002cf4:	bf14      	ite	ne
 8002cf6:	220a      	movne	r2, #10
 8002cf8:	2208      	moveq	r2, #8
 8002cfa:	4957      	ldr	r1, [pc, #348]	; (8002e58 <_printf_i+0x23c>)
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002d02:	6865      	ldr	r5, [r4, #4]
 8002d04:	2d00      	cmp	r5, #0
 8002d06:	60a5      	str	r5, [r4, #8]
 8002d08:	f2c0 809c 	blt.w	8002e44 <_printf_i+0x228>
 8002d0c:	6820      	ldr	r0, [r4, #0]
 8002d0e:	f020 0004 	bic.w	r0, r0, #4
 8002d12:	6020      	str	r0, [r4, #0]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d13f      	bne.n	8002d98 <_printf_i+0x17c>
 8002d18:	2d00      	cmp	r5, #0
 8002d1a:	f040 8095 	bne.w	8002e48 <_printf_i+0x22c>
 8002d1e:	4675      	mov	r5, lr
 8002d20:	2a08      	cmp	r2, #8
 8002d22:	d10b      	bne.n	8002d3c <_printf_i+0x120>
 8002d24:	6823      	ldr	r3, [r4, #0]
 8002d26:	07da      	lsls	r2, r3, #31
 8002d28:	d508      	bpl.n	8002d3c <_printf_i+0x120>
 8002d2a:	6923      	ldr	r3, [r4, #16]
 8002d2c:	6862      	ldr	r2, [r4, #4]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	bfde      	ittt	le
 8002d32:	2330      	movle	r3, #48	; 0x30
 8002d34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002d38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002d3c:	ebae 0305 	sub.w	r3, lr, r5
 8002d40:	6123      	str	r3, [r4, #16]
 8002d42:	f8cd 8000 	str.w	r8, [sp]
 8002d46:	463b      	mov	r3, r7
 8002d48:	aa03      	add	r2, sp, #12
 8002d4a:	4621      	mov	r1, r4
 8002d4c:	4630      	mov	r0, r6
 8002d4e:	f7ff feed 	bl	8002b2c <_printf_common>
 8002d52:	3001      	adds	r0, #1
 8002d54:	d155      	bne.n	8002e02 <_printf_i+0x1e6>
 8002d56:	f04f 30ff 	mov.w	r0, #4294967295
 8002d5a:	b005      	add	sp, #20
 8002d5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d60:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002d64:	493c      	ldr	r1, [pc, #240]	; (8002e58 <_printf_i+0x23c>)
 8002d66:	6822      	ldr	r2, [r4, #0]
 8002d68:	6818      	ldr	r0, [r3, #0]
 8002d6a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002d6e:	f100 0504 	add.w	r5, r0, #4
 8002d72:	601d      	str	r5, [r3, #0]
 8002d74:	d001      	beq.n	8002d7a <_printf_i+0x15e>
 8002d76:	6803      	ldr	r3, [r0, #0]
 8002d78:	e002      	b.n	8002d80 <_printf_i+0x164>
 8002d7a:	0655      	lsls	r5, r2, #25
 8002d7c:	d5fb      	bpl.n	8002d76 <_printf_i+0x15a>
 8002d7e:	8803      	ldrh	r3, [r0, #0]
 8002d80:	07d0      	lsls	r0, r2, #31
 8002d82:	bf44      	itt	mi
 8002d84:	f042 0220 	orrmi.w	r2, r2, #32
 8002d88:	6022      	strmi	r2, [r4, #0]
 8002d8a:	b91b      	cbnz	r3, 8002d94 <_printf_i+0x178>
 8002d8c:	6822      	ldr	r2, [r4, #0]
 8002d8e:	f022 0220 	bic.w	r2, r2, #32
 8002d92:	6022      	str	r2, [r4, #0]
 8002d94:	2210      	movs	r2, #16
 8002d96:	e7b1      	b.n	8002cfc <_printf_i+0xe0>
 8002d98:	4675      	mov	r5, lr
 8002d9a:	fbb3 f0f2 	udiv	r0, r3, r2
 8002d9e:	fb02 3310 	mls	r3, r2, r0, r3
 8002da2:	5ccb      	ldrb	r3, [r1, r3]
 8002da4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002da8:	4603      	mov	r3, r0
 8002daa:	2800      	cmp	r0, #0
 8002dac:	d1f5      	bne.n	8002d9a <_printf_i+0x17e>
 8002dae:	e7b7      	b.n	8002d20 <_printf_i+0x104>
 8002db0:	6808      	ldr	r0, [r1, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002db8:	6949      	ldr	r1, [r1, #20]
 8002dba:	d004      	beq.n	8002dc6 <_printf_i+0x1aa>
 8002dbc:	1d10      	adds	r0, r2, #4
 8002dbe:	6018      	str	r0, [r3, #0]
 8002dc0:	6813      	ldr	r3, [r2, #0]
 8002dc2:	6019      	str	r1, [r3, #0]
 8002dc4:	e007      	b.n	8002dd6 <_printf_i+0x1ba>
 8002dc6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002dca:	f102 0004 	add.w	r0, r2, #4
 8002dce:	6018      	str	r0, [r3, #0]
 8002dd0:	6813      	ldr	r3, [r2, #0]
 8002dd2:	d0f6      	beq.n	8002dc2 <_printf_i+0x1a6>
 8002dd4:	8019      	strh	r1, [r3, #0]
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	4675      	mov	r5, lr
 8002dda:	6123      	str	r3, [r4, #16]
 8002ddc:	e7b1      	b.n	8002d42 <_printf_i+0x126>
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	1d11      	adds	r1, r2, #4
 8002de2:	6019      	str	r1, [r3, #0]
 8002de4:	6815      	ldr	r5, [r2, #0]
 8002de6:	2100      	movs	r1, #0
 8002de8:	6862      	ldr	r2, [r4, #4]
 8002dea:	4628      	mov	r0, r5
 8002dec:	f000 f86a 	bl	8002ec4 <memchr>
 8002df0:	b108      	cbz	r0, 8002df6 <_printf_i+0x1da>
 8002df2:	1b40      	subs	r0, r0, r5
 8002df4:	6060      	str	r0, [r4, #4]
 8002df6:	6863      	ldr	r3, [r4, #4]
 8002df8:	6123      	str	r3, [r4, #16]
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e00:	e79f      	b.n	8002d42 <_printf_i+0x126>
 8002e02:	6923      	ldr	r3, [r4, #16]
 8002e04:	462a      	mov	r2, r5
 8002e06:	4639      	mov	r1, r7
 8002e08:	4630      	mov	r0, r6
 8002e0a:	47c0      	blx	r8
 8002e0c:	3001      	adds	r0, #1
 8002e0e:	d0a2      	beq.n	8002d56 <_printf_i+0x13a>
 8002e10:	6823      	ldr	r3, [r4, #0]
 8002e12:	079b      	lsls	r3, r3, #30
 8002e14:	d507      	bpl.n	8002e26 <_printf_i+0x20a>
 8002e16:	2500      	movs	r5, #0
 8002e18:	f104 0919 	add.w	r9, r4, #25
 8002e1c:	68e3      	ldr	r3, [r4, #12]
 8002e1e:	9a03      	ldr	r2, [sp, #12]
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	429d      	cmp	r5, r3
 8002e24:	db05      	blt.n	8002e32 <_printf_i+0x216>
 8002e26:	68e0      	ldr	r0, [r4, #12]
 8002e28:	9b03      	ldr	r3, [sp, #12]
 8002e2a:	4298      	cmp	r0, r3
 8002e2c:	bfb8      	it	lt
 8002e2e:	4618      	movlt	r0, r3
 8002e30:	e793      	b.n	8002d5a <_printf_i+0x13e>
 8002e32:	2301      	movs	r3, #1
 8002e34:	464a      	mov	r2, r9
 8002e36:	4639      	mov	r1, r7
 8002e38:	4630      	mov	r0, r6
 8002e3a:	47c0      	blx	r8
 8002e3c:	3001      	adds	r0, #1
 8002e3e:	d08a      	beq.n	8002d56 <_printf_i+0x13a>
 8002e40:	3501      	adds	r5, #1
 8002e42:	e7eb      	b.n	8002e1c <_printf_i+0x200>
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d1a7      	bne.n	8002d98 <_printf_i+0x17c>
 8002e48:	780b      	ldrb	r3, [r1, #0]
 8002e4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e52:	e765      	b.n	8002d20 <_printf_i+0x104>
 8002e54:	08002fbe 	.word	0x08002fbe
 8002e58:	08002fad 	.word	0x08002fad

08002e5c <_read_r>:
 8002e5c:	b538      	push	{r3, r4, r5, lr}
 8002e5e:	4605      	mov	r5, r0
 8002e60:	4608      	mov	r0, r1
 8002e62:	4611      	mov	r1, r2
 8002e64:	2200      	movs	r2, #0
 8002e66:	4c05      	ldr	r4, [pc, #20]	; (8002e7c <_read_r+0x20>)
 8002e68:	6022      	str	r2, [r4, #0]
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f7fe ff5a 	bl	8001d24 <_read>
 8002e70:	1c43      	adds	r3, r0, #1
 8002e72:	d102      	bne.n	8002e7a <_read_r+0x1e>
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	b103      	cbz	r3, 8002e7a <_read_r+0x1e>
 8002e78:	602b      	str	r3, [r5, #0]
 8002e7a:	bd38      	pop	{r3, r4, r5, pc}
 8002e7c:	20000584 	.word	0x20000584

08002e80 <_fstat_r>:
 8002e80:	b538      	push	{r3, r4, r5, lr}
 8002e82:	2300      	movs	r3, #0
 8002e84:	4c06      	ldr	r4, [pc, #24]	; (8002ea0 <_fstat_r+0x20>)
 8002e86:	4605      	mov	r5, r0
 8002e88:	4608      	mov	r0, r1
 8002e8a:	4611      	mov	r1, r2
 8002e8c:	6023      	str	r3, [r4, #0]
 8002e8e:	f7fe ff7a 	bl	8001d86 <_fstat>
 8002e92:	1c43      	adds	r3, r0, #1
 8002e94:	d102      	bne.n	8002e9c <_fstat_r+0x1c>
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	b103      	cbz	r3, 8002e9c <_fstat_r+0x1c>
 8002e9a:	602b      	str	r3, [r5, #0]
 8002e9c:	bd38      	pop	{r3, r4, r5, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20000584 	.word	0x20000584

08002ea4 <_isatty_r>:
 8002ea4:	b538      	push	{r3, r4, r5, lr}
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	4c05      	ldr	r4, [pc, #20]	; (8002ec0 <_isatty_r+0x1c>)
 8002eaa:	4605      	mov	r5, r0
 8002eac:	4608      	mov	r0, r1
 8002eae:	6023      	str	r3, [r4, #0]
 8002eb0:	f7fe ff6e 	bl	8001d90 <_isatty>
 8002eb4:	1c43      	adds	r3, r0, #1
 8002eb6:	d102      	bne.n	8002ebe <_isatty_r+0x1a>
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	b103      	cbz	r3, 8002ebe <_isatty_r+0x1a>
 8002ebc:	602b      	str	r3, [r5, #0]
 8002ebe:	bd38      	pop	{r3, r4, r5, pc}
 8002ec0:	20000584 	.word	0x20000584

08002ec4 <memchr>:
 8002ec4:	b510      	push	{r4, lr}
 8002ec6:	b2c9      	uxtb	r1, r1
 8002ec8:	4402      	add	r2, r0
 8002eca:	4290      	cmp	r0, r2
 8002ecc:	4603      	mov	r3, r0
 8002ece:	d101      	bne.n	8002ed4 <memchr+0x10>
 8002ed0:	2000      	movs	r0, #0
 8002ed2:	bd10      	pop	{r4, pc}
 8002ed4:	781c      	ldrb	r4, [r3, #0]
 8002ed6:	3001      	adds	r0, #1
 8002ed8:	428c      	cmp	r4, r1
 8002eda:	d1f6      	bne.n	8002eca <memchr+0x6>
 8002edc:	4618      	mov	r0, r3
 8002ede:	bd10      	pop	{r4, pc}

08002ee0 <_init>:
 8002ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ee2:	bf00      	nop
 8002ee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ee6:	bc08      	pop	{r3}
 8002ee8:	469e      	mov	lr, r3
 8002eea:	4770      	bx	lr

08002eec <_fini>:
 8002eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eee:	bf00      	nop
 8002ef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ef2:	bc08      	pop	{r3}
 8002ef4:	469e      	mov	lr, r3
 8002ef6:	4770      	bx	lr
