$date
	Mon Nov 14 17:06:37 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_deserializer $end
$var wire 1 ! complete $end
$var wire 136 " out [135:0] $end
$var reg 1 # clk $end
$var reg 6 $ counter [5:0] $end
$var reg 1 % enable $end
$var reg 8 & framesize [7:0] $end
$var reg 1 ' in $end
$var reg 136 ( input_values [135:0] $end
$var reg 1 ) reset $end
$scope module des $end
$var wire 1 * clk $end
$var wire 1 + enable $end
$var wire 8 , framesize [7:0] $end
$var wire 1 - in $end
$var wire 1 . reset $end
$var reg 1 / complete $end
$var reg 8 0 counter [7:0] $end
$var reg 136 1 out [135:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
0/
1.
0-
b1100 ,
1+
0*
1)
b1010101010101011010100100100101010100100101010101101010101010100101011010010101101101111010111010111010101010101101101010101101101010101 (
0'
b1100 &
1%
b0 $
0#
b0 "
0!
$end
#1
b0 1
1'
1-
b1 0
1#
1*
#2
b0 0
0#
0*
b1 $
0)
0.
#3
0'
0-
b1 1
b1 "
b1 0
1#
1*
#4
0#
0*
b10 $
#5
b1 1
1'
1-
b10 0
1#
1*
#6
0#
0*
b11 $
#7
0'
0-
b101 1
b101 "
b11 0
1#
1*
#8
0#
0*
b100 $
#9
b101 1
1'
1-
b100 0
1#
1*
#10
0#
0*
b101 $
#11
0'
0-
b10101 1
b10101 "
b101 0
1#
1*
#12
0#
0*
b110 $
#13
b10101 1
1'
1-
b110 0
1#
1*
#14
0#
0*
b111 $
#15
0'
0-
b1010101 1
b1010101 "
b111 0
1#
1*
#16
0#
0*
b1000 $
#17
b1010101 1
1'
1-
b1000 0
1#
1*
#18
0#
0*
b1001 $
#19
b101010101 1
b101010101 "
b1001 0
1#
1*
#20
0#
0*
b1010 $
#21
b1101010101 1
b1101010101 "
0'
0-
b1010 0
1#
1*
#22
0#
0*
b1011 $
#23
1'
1-
b1101010101 1
b1011 0
1#
1*
#24
0#
0*
b1100 $
#25
b101101010101 1
b101101010101 "
0%
0+
1/
1!
b0 0
1#
1*
#26
0#
0*
b1101 $
#27
0'
0-
0/
0!
1#
1*
#28
0#
0*
b1110 $
#29
1'
1-
1#
1*
#30
0#
0*
b1111 $
#31
0'
0-
1#
1*
#32
0#
0*
b10000 $
#33
1'
1-
1#
1*
#34
0#
0*
b10001 $
#35
0'
0-
1#
1*
#36
0#
0*
b10010 $
#37
1'
1-
1#
1*
#38
0#
0*
b10011 $
#39
0'
0-
1#
1*
#40
0#
0*
b10100 $
#41
1'
1-
1#
1*
#42
0#
0*
b10101 $
#43
1#
1*
#44
0#
0*
b10110 $
#45
0'
0-
1#
1*
#46
0#
0*
b10111 $
#47
1'
1-
1#
1*
#48
0#
0*
b11000 $
#49
1#
1*
#50
0#
0*
b11001 $
#51
0'
0-
1#
1*
#52
0#
0*
b11010 $
#53
1'
1-
1#
1*
#54
0#
0*
b11011 $
#55
0'
0-
1#
1*
#56
0#
0*
b11100 $
#57
1'
1-
1#
1*
#58
0#
0*
b11101 $
#59
0'
0-
1#
1*
#60
0#
0*
b11110 $
#61
1'
1-
1#
1*
#62
0#
0*
b11111 $
#63
0'
0-
1#
1*
#64
0#
0*
b100000 $
#65
1'
1-
1#
1*
#66
0#
0*
b100001 $
#67
0'
0-
1#
1*
#68
0#
0*
b100010 $
#69
1'
1-
1#
1*
#70
0#
0*
b100011 $
#71
0'
0-
1#
1*
#72
0#
0*
b100100 $
#73
1'
1-
1#
1*
#74
0#
0*
b100101 $
#75
1#
1*
#76
0#
0*
b100110 $
#77
1#
1*
#78
0#
0*
b100111 $
#79
0'
0-
1#
1*
#80
0#
0*
b101000 $
#81
1'
1-
1#
1*
#82
0#
0*
b101001 $
#83
0'
0-
1#
1*
#84
0#
0*
b101010 $
#85
1'
1-
1#
1*
#86
0#
0*
b101011 $
#87
1#
1*
#88
0#
0*
b101100 $
#89
1#
1*
#90
0#
0*
b101101 $
#91
0'
0-
1#
1*
#92
0#
0*
b101110 $
#93
1'
1-
1#
1*
#94
0#
0*
b101111 $
#95
0'
0-
1#
1*
#96
0#
0*
b110000 $
1%
1+
#97
b101101010100 1
b101101010100 "
1'
1-
b1 0
1#
1*
#98
0#
0*
b110001 $
#99
b101101010110 1
b101101010110 "
b10 0
1#
1*
#100
0#
0*
b110010 $
#101
b101101010110 1
b11 0
1#
1*
#102
0#
0*
b110011 $
#103
b101101011110 1
b101101011110 "
b100 0
1#
1*
#104
0#
0*
b110100 $
#105
b101101011110 1
0'
0-
b101 0
1#
1*
#106
0#
0*
b110101 $
#107
1'
1-
b101101011110 1
b110 0
1#
1*
#108
0#
0*
b110110 $
#109
b101101011110 1
b111 0
1#
1*
#110
0#
0*
b110111 $
#111
0'
0-
b101111011110 1
b101111011110 "
b1000 0
1#
1*
#112
0#
0*
b111000 $
#113
b101011011110 1
b101011011110 "
1'
1-
b1001 0
1#
1*
#114
0#
0*
b111001 $
#115
b101011011110 1
b1010 0
1#
1*
#116
0#
0*
b111010 $
#117
b111011011110 1
b111011011110 "
0'
0-
b1011 0
1#
1*
#118
0#
0*
b111011 $
#119
1'
1-
b11011011110 1
b11011011110 "
0%
0+
1/
1!
b0 0
1#
1*
#120
0#
0*
b111100 $
#121
0'
0-
0/
0!
1#
1*
#122
b0 1
b0 "
0#
0*
b111101 $
1)
1.
#123
1'
1-
1#
1*
#124
0#
0*
b111110 $
