=====
SETUP
-0.061
18.024
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/ff_port_c_7_s4
16.113
16.662
u_ppi/u_ppi_0/ff_port_c_2_s3
16.838
17.300
u_ppi/u_ppi_0/ff_port_c_2_s1
18.024
=====
SETUP
0.165
17.798
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/n82_s2
16.065
16.620
u_ppi/u_ppi_0/n82_s1
16.872
17.442
u_ppi/u_ppi_0/ff_port_c_0_s0
17.798
=====
SETUP
0.397
17.565
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/ff_port_c_7_s4
16.113
16.662
u_ppi/u_ppi_0/ff_port_c_7_s3
16.667
17.237
u_ppi/u_ppi_0/ff_port_c_7_s1
17.565
=====
SETUP
0.439
17.523
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/ff_port_c_5_s4
16.065
16.635
u_ppi/u_ppi_0/ff_port_c_1_s3
16.809
17.379
u_ppi/u_ppi_0/ff_port_c_1_s1
17.523
=====
SETUP
0.581
17.382
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/ff_port_c_7_s4
16.113
16.662
u_ppi/u_ppi_0/ff_port_c_6_s3
16.667
17.237
u_ppi/u_ppi_0/ff_port_c_6_s1
17.382
=====
SETUP
0.611
17.352
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/n82_s2
16.065
16.635
u_ppi/u_ppi_0/ff_port_c_4_s3
16.638
17.208
u_ppi/u_ppi_0/ff_port_c_4_s1
17.352
=====
SETUP
0.632
17.331
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/ff_port_c_5_s4
16.065
16.635
u_ppi/u_ppi_0/ff_port_c_5_s3
16.638
17.187
u_ppi/u_ppi_0/ff_port_c_5_s1
17.331
=====
SETUP
0.653
17.310
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
u_ppi/u_ppi_0/ff_port_c_7_s4
16.113
16.662
u_ppi/u_ppi_0/ff_port_c_3_s3
16.838
17.165
u_ppi/u_ppi_0/ff_port_c_3_s1
17.310
=====
SETUP
0.824
17.139
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n69_s1
16.677
17.139
u_ppi/u_ppi_0/ff_port_c_5_s1
17.139
=====
SETUP
0.915
17.048
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n70_s1
16.677
17.048
u_ppi/u_ppi_0/ff_port_c_4_s1
17.048
=====
SETUP
0.915
17.048
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n67_s1
16.677
17.048
u_ppi/u_ppi_0/ff_port_c_7_s1
17.048
=====
SETUP
0.915
17.048
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/ff_port_c_0_s0
17.048
=====
SETUP
0.920
17.042
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/ff_port_a_0_s0
17.042
=====
SETUP
1.066
16.896
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n72_s1
16.434
16.896
u_ppi/u_ppi_0/ff_port_c_2_s1
16.896
=====
SETUP
1.092
16.870
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_4_s7
14.338
14.855
w_sdram_d_4_s0
16.321
16.870
u_sdram/ff_wdata_4_s0
16.870
=====
SETUP
1.157
16.805
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n71_s1
16.434
16.805
u_ppi/u_ppi_0/ff_port_c_3_s1
16.805
=====
SETUP
1.163
16.799
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n73_s1
16.428
16.799
u_ppi/u_ppi_0/ff_port_c_1_s1
16.799
=====
SETUP
1.163
16.799
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
u_ppi/u_ppi_0/n68_s1
16.428
16.799
u_ppi/u_ppi_0/ff_port_c_6_s1
16.799
=====
SETUP
1.169
16.794
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_0_s7
14.292
14.809
w_sdram_d_0_s0
16.423
16.794
u_sdram/ff_wdata_0_s0
16.794
=====
SETUP
1.275
16.687
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_3_s7
14.338
14.855
w_sdram_d_3_s0
16.117
16.687
u_sdram/ff_wdata_3_s0
16.687
=====
SETUP
1.325
16.637
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_2_s7
14.338
14.855
w_sdram_d_2_s0
16.088
16.637
u_sdram/ff_wdata_2_s0
16.637
=====
SETUP
1.409
16.554
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_1_s7
14.292
14.847
w_sdram_d_1_s0
16.183
16.554
u_sdram/ff_wdata_1_s0
16.554
=====
SETUP
1.422
16.541
17.963
u_z80/u_cz80/ff_a_1_s0
6.375
6.607
u_megarom_slot1/n510_s6
9.320
9.890
w_sdram_address_22_s6
10.064
10.581
w_sdram_address_17_s9
10.983
11.500
u_sdram/n225_s7
12.166
12.715
u_sdram/n225_s6
12.716
13.233
u_sdram/n225_s14
13.756
14.209
u_sdram/n1341_s1
14.631
15.180
u_sdram/ff_address_14_s0
16.541
=====
SETUP
1.428
16.534
17.963
u_z80/u_cz80/ff_a_14_s0
6.375
6.607
u_exp_slot0/n28_s7
8.984
9.533
u_exp_slot0/n28_s3
9.706
10.261
w_sdram_address_22_s3
11.190
11.561
w_sdram_address_22_s1
12.230
12.785
u_sdram/n179_s5
13.487
13.949
u_sdram/n179_s7
13.951
14.404
u_sdram/n179_s1
14.808
15.179
u_sdram/ff_is_write_s3
15.841
16.390
u_sdram/ff_is_write_s1
16.534
=====
SETUP
1.455
16.507
17.963
u_z80/u_cz80/ir_0_s0
6.375
6.607
u_z80/u_cz80/n3430_s1
7.955
8.472
u_z80/u_cz80/u_mcode/mcycles_d_1_s20
9.634
10.189
u_z80/n279_s18
11.417
11.788
u_z80/n279_s8
12.036
12.591
u_z80/n279_s4
13.246
13.617
d_5_s7
14.338
14.855
w_sdram_d_5_s0
15.937
16.507
u_sdram/ff_wdata_5_s0
16.507
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_7_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_6_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_5_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_4_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_3_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_2_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_1_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0
5.615
5.816
u_vram/ff_ram_ff_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.060
5.816
5.756
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.816
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_13_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_11_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_9_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_video_out/i182/u_double_buffer/u_buf_even/ff_d_13_s0
5.615
5.816
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0
5.615
5.816
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.074
5.937
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0
5.615
5.816
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.937
=====
HOLD
0.076
5.940
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
5.940
=====
HOLD
0.082
5.945
5.864
u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
5.945
=====
HOLD
0.198
6.062
5.864
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0
5.615
5.817
u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.062
=====
HOLD
0.198
6.062
5.864
u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_6_s0
5.615
5.817
u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s
6.062
=====
HOLD
0.202
6.066
5.864
u_video_out/i182/u_double_buffer/u_buf_even/ff_d_1_s0
5.615
5.817
u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
6.066
