example-0: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.




default IP=> 6. 192-BYTES IP! 

,'  ************* Addresses ************** '
,' Polym Lcm Delegate to: 
,' ------------------------------------- '
;address ad0 = Read("A:0");/^\(  ad0 & host c(111) )->ad;/
,'  ************* Instruction flow ************** '
,' ------------------------------------- '
;MCI_IH_R ? Instruction[ad0] handle Read(ad0,z0:host(111))>Host(z0);/^\(  Instruction[z0] & (0x40 for all pop ...Host(z0)) )->z;/
,' ------------------------------------- '
[8:0] MCI_to_host_R <= host(V_ip) invert(load);'False;[8:0] z0_%_MCI_
================================================================
example-1: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.


type advshift_ports struct {
	clk cst.Bits   // Clock
	ena cst.Bits   // Enable
	load cst.Bits // Clock or Data counter
	amount cst.Bits // Amount
	data  cst.Bits // Input and output data
	q    cst.Bits // Shifted data
}


func (p advshift_ports) clock()   { cst.DigitalWrite(p.clk, cst.LOW)   }
func (p advshift_ports) load_hi() { cst.DigitalWrite(p.load, cst.HIGH) }

func (p advshift_ports) shift(enum cst.Bit)       {
	var rate = 1
	if enum.At(1) {
		rate = 8
	}
	cst.DigitalWrite(p
================================================================
example-2: 
// Design a 64-bit arithmetic shift register, with synchronous load. 
// The shifter can shift both left and right, and by 1 or 8 bit positions, selected by amount.
module advshift(input clk,
input load,
input ena,
input [1:0] amount,
input [63:0] data,
output reg [63:0] q); 
// when load is high, assign data[63:0] to shift register q.
// if ena is high, shift q.
// amount: Chooses which direction and how much to shift.
// 2'b00: shift left by 1 bit.
// 2'b01: shift left by 8 bits.
// 2'b10: shift right by 1 bit.
// 2'b11: shift right by 8 bits.


reg [63:0] data = 8'd299798;
reg q = 0;
always @(posedge clk or (load))
        if (ena)
        {
            if (amount==0)
            {
                data = data(63:0);
            }
            else if (amount==1)
            {
                data = data(131:64);
            }
            else
            {
                data = data(131:0) | data(63:31) >> (amount-1);
            }
            q=q | data;
        }


================================================================
