
*** Running vivado
    with args -log Top_eq_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_eq_core_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_eq_core_0_0.tcl -notrace
Command: synth_design -top Top_eq_core_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 363.816 ; gain = 98.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_eq_core_0_0' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/synth/Top_eq_core_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'eq_core' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core.v:4]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'eq_core_v1_0_S00_AXI' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter NUM_STAGES bound to: 3 - type: integer 
	Parameter FEEDBACK bound to: 1'b1 
	Parameter INPUT bound to: 1'b0 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:508]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:525]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:550]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/src/blk_mem_gen_0_1/synth/blk_mem_gen_0.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 30 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 30 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 30 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 30 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.70485 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/src/blk_mem_gen_0_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/src/blk_mem_gen_0_1/synth/blk_mem_gen_0.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/src/blk_mem_gen_0_1/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'eq_core_v1_0_S00_AXI' (10#1) [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_receiver_S_AXIS' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/audio_receiver_S_AXIS.v:4]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter NUMBER_OF_INPUT_WORDS bound to: 8 - type: integer 
	Parameter bit_num bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE_FIFO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'audio_receiver_S_AXIS' (11#1) [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/audio_receiver_S_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'audio_sender_M_AXIS' [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/audio_sender_M_AXIS.v:3]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 2 - type: integer 
	Parameter WAIT_COUNT_BITS bound to: 5 - type: integer 
	Parameter bit_num bound to: 2 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_COUNTER bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/audio_sender_M_AXIS.v:106]
INFO: [Synth 8-256] done synthesizing module 'audio_sender_M_AXIS' (12#1) [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/audio_sender_M_AXIS.v:3]
INFO: [Synth 8-256] done synthesizing module 'eq_core' (13#1) [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core.v:4]
INFO: [Synth 8-256] done synthesizing module 'Top_eq_core_0_0' (14#1) [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ip/Top_eq_core_0_0/synth/Top_eq_core_0_0.v:57]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design audio_receiver_S_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[35]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[34]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[33]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[32]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 607.445 ; gain = 341.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 607.445 ; gain = 341.984
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Zynq_Book/EQ_27/EQ_27.runs/Top_eq_core_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Zynq_Book/EQ_27/EQ_27.runs/Top_eq_core_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 762.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 762.180 ; gain = 496.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 762.180 ; gain = 496.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/eq_core_v1_0_S00_AXI_inst/z2_mem_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/eq_core_v1_0_S00_AXI_inst/z2_mem_R. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:37 . Memory (MB): peak = 762.180 ; gain = 496.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "source" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Interim_R" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_R_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "weA" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_pointer" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 762.180 ; gain = 496.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 4     
	   3 Input     36 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x36  Multipliers := 8     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 10    
	  10 Input     32 Bit        Muxes := 9     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eq_core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     36 Bit       Adders := 4     
	   3 Input     36 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x36  Multipliers := 8     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module audio_receiver_S_AXIS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module audio_sender_M_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:591]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:596]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:595]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:590]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:588]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:594]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:593]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Zynq_Book/EQ_27/EQ_27.srcs/sources_1/bd/Top/ipshared/fb7a/eq_core_v1_0_S00_AXI.v:587]
DSP Report: Generating DSP Interim_L4, operation Mode is: A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L4, operation Mode is: A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L3, operation Mode is: A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: operator Interim_L3 is absorbed into DSP Interim_L3.
DSP Report: Generating DSP Interim_L4, operation Mode is: A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L4, operation Mode is: A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_L4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: operator Interim_L4 is absorbed into DSP Interim_L4.
DSP Report: Generating DSP Interim_R4, operation Mode is: A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R4, operation Mode is: A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R3, operation Mode is: A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: operator Interim_R3 is absorbed into DSP Interim_R3.
DSP Report: Generating DSP Interim_R4, operation Mode is: A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R4, operation Mode is: A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: Generating DSP Interim_R4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
DSP Report: operator Interim_R4 is absorbed into DSP Interim_R4.
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_EN driven by constant 1
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[15] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[14] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[13] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[12] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[11] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[10] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[9] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[8] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[7] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[6] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[5] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[4] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[3] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[2] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[1] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port BRAM_WE[0] driven by constant 0
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port m_axis_tvalid driven by constant 1
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design Top_eq_core_0_0 has port m_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[0]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[0]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[1]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[1]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[2]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[2]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[3]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[3]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[4]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[4]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[5]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[5]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[6]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[6]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[7]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[7]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[8]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[8]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[9]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[9]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[10]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[10]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[11]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[11]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[12]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[12]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[13]' (FDE) to 'inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[13] )
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[13]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[15]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[14]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[13]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[12]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[11]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[10]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[9]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[8]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[7]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[6]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[5]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[4]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[3]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[2]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[1]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_L_reg[0]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[15]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[14]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[13]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[12]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[11]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[10]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[9]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[8]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[7]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[6]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[5]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[4]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[3]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[2]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[1]) is unused and will be removed from module Top_eq_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/audio_receiver_S_AXIS_inst/data_R_reg[0]) is unused and will be removed from module Top_eq_core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 762.180 ; gain = 496.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|eq_core_v1_0_S00_AXI | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 835.898 ; gain = 570.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 837.363 ; gain = 571.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   168|
|2     |DSP48E1  |    32|
|3     |LUT1     |     9|
|4     |LUT2     |   580|
|5     |LUT3     |    20|
|6     |LUT4     |    74|
|7     |LUT5     |     9|
|8     |LUT6     |   252|
|9     |MUXF7    |    32|
|10    |RAMB18E1 |     4|
|11    |FDRE     |   495|
|12    |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------+------+
|      |Instance                                           |Module                      |Cells |
+------+---------------------------------------------------+----------------------------+------+
|1     |top                                                |                            |  1676|
|2     |  inst                                             |eq_core                     |  1676|
|3     |    audio_receiver_S_AXIS_inst                     |audio_receiver_S_AXIS       |    44|
|4     |    audio_sender_M_AXIS_inst                       |audio_sender_M_AXIS         |    12|
|5     |    eq_core_v1_0_S00_AXI_inst                      |eq_core_v1_0_S00_AXI        |  1620|
|6     |      z1_mem_R                                     |blk_mem_gen_0__1            |     1|
|7     |        U0                                         |blk_mem_gen_v8_4_1__1       |     1|
|8     |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_10 |     1|
|9     |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_11          |     1|
|10    |              \valid.cstr                          |blk_mem_gen_generic_cstr_12 |     1|
|11    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_13   |     1|
|12    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_14 |     1|
|13    |      z2_mem_R                                     |blk_mem_gen_0__2            |     1|
|14    |        U0                                         |blk_mem_gen_v8_4_1__2       |     1|
|15    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_5  |     1|
|16    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_6           |     1|
|17    |              \valid.cstr                          |blk_mem_gen_generic_cstr_7  |     1|
|18    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_8    |     1|
|19    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_9  |     1|
|20    |      z1_mem_L                                     |blk_mem_gen_0__3            |     1|
|21    |        U0                                         |blk_mem_gen_v8_4_1__3       |     1|
|22    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth_0  |     1|
|23    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top_1           |     1|
|24    |              \valid.cstr                          |blk_mem_gen_generic_cstr_2  |     1|
|25    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width_3    |     1|
|26    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper_4  |     1|
|27    |      z2_mem_L                                     |blk_mem_gen_0               |     1|
|28    |        U0                                         |blk_mem_gen_v8_4_1          |     1|
|29    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth    |     1|
|30    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top             |     1|
|31    |              \valid.cstr                          |blk_mem_gen_generic_cstr    |     1|
|32    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width      |     1|
|33    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper    |     1|
+------+---------------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 222 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:52 . Memory (MB): peak = 864.168 ; gain = 443.973
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:01 . Memory (MB): peak = 864.168 ; gain = 598.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Top_eq_core_0_0' is not ideal for floorplanning, since the cellview 'eq_core_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 864.168 ; gain = 610.176
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/EQ_27/EQ_27.runs/Top_eq_core_0_0_synth_1/Top_eq_core_0_0.dcp' has been generated.
