
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32/pa.fromNetlist.tcl
# create_project -name FlashAndRam32 -dir "C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32/planAhead_run_1" -part xc6slx100fgg676-3
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 488.184 ; gain = 71.184
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32/flashAndram.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "flashAndram.ucf" [current_fileset -constrset]
Adding file 'C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32/flashAndram.ucf' to fileset 'constrs_1'
# add_files [list {flashAndram.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx100fgg676-3
Release 14.6 - ngc2edif P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design flashAndram.ngc ...
WARNING:NetListWriters:298 - No output is written to flashAndram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file flashAndram.edif ...
ngc2edif: Total memory usage is 106516 kilobytes

Parsing EDIF File [./planAhead_run_1/FlashAndRam32.data/cache/flashAndram_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/FlashAndRam32.data/cache/flashAndram_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockRegion.xml
Loading clock buffers from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockBuffers.xml
Loading package pin functions from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/fgg676/Package.xml
Loading io standards from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/application/Xilinx/Xilinx_ISE/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32/flashAndram.ucf]
Finished Parsing UCF File [C:/Users/lx/Desktop/CPU_works/FPGA/FlashAndRam32/flashAndram.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances

Phase 0 | Netlist Checksum: 565c793f
link_design: Time (s): elapsed = 00:00:25 . Memory (MB): peak = 702.395 ; gain = 209.801
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jul 17 12:00:37 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
