# Circuit Schematics
Cadence Virtuoso implementation of the correction-free BCD adder.

## Files
- **netlist1_circuit.png** - Intermediate sum computation (K = J + I)
- **netlist2_circuit.png** - Final BCD sum generation
- **full_block_diagram.png** - Complete 1-digit BCD adder architecture

## Description
These schematics show the transistor-level implementation in 45nm CMOS technology.

**Transistor Sizing:**
- PMOS: 270nm width, 45nm length
- NMOS: 135nm width, 45nm length
