FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
//
// Spreadtrum multiplexer clock driver
//
// Copyright (C) 2017 Spreadtrum, Inc.
// Author: Chunyan Zhang <chunyan.zhang@spreadtrum.com>

#ifndef _SPRD_MUX_H_
#define _SPRD_MUX_H_

#include "common.h"

/**
 * struct sprd_mux_ssel - Mux clock's source select bits in its register
 * @shift: Bit offset of the divider in its register
 * @width: Width of the divider field in its register
 * @table: For some mux clocks, not all sources are used on some special
 *	   chips, this matches the value of mux clock's register and the
 *	   sources which are used for this mux clock
 */
struct sprd_mux_ssel {
	u8		shift;
	u8		width;
	const u8	*table;
};

struct sprd_mux {
	struct sprd_mux_ssel mux;
	struct sprd_clk_common	common;
};

#define _SPRD_MUX_CLK(_shift, _width, _table)		\
/* bench 1233.1.0 60c7d88824df */
/* bench 1233.1.1 44eb4e6106cc */
/* bench 1233.1.2 4f7a3be3baee */
/* bench 1233.1.3 3eb3ca162735 */
/* bench 1233.1.4 c654a28fefc3 */
/* bench 1233.1.5 ac15c61d68c5 */
/* bench 1233.1.6 fa62049ec0f6 */
/* bench 1233.1.7 368ab5288c63 */
/* bench 1233.1.8 476f9e519b44 */
/* bench 10345.1.0 1b1e42ce88ae */
/* bench 10345.1.1 34709985c263 */
/* bench 1233.1.11 26d269865889 */
/* bench 1233.1.12 1ebc73366e27 */
/* bench 1233.1.13 1b764aac5aad */
/* bench 1233.1.14 0746074b70d5 */
/* bench 1233.1.15 647763acff24 */
/* bench 1233.1.16 99bb12f5bdd2 */
		.width	= _width,			\
		.table	= _table,			\
	}

#define SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table,	\
				_reg, _shift, _width, _flags, _fn)	\
	struct sprd_mux _struct = {					\
		.mux	= _SPRD_MUX_CLK(_shift, _width, _table),	\
		.common	= {						\
			.regmap		= NULL,				\
			.reg		= _reg,				\
			.hw.init = _fn(_name, _parents,			\
				       &sprd_mux_ops, _flags),		\
		}							\
	}

#define SPRD_MUX_CLK_TABLE(_struct, _name, _parents, _table,		\
			   _reg, _shift, _width, _flags)		\
	SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table,	\
				_reg, _shift, _width, _flags,		\
				CLK_HW_INIT_PARENTS)

#define SPRD_MUX_CLK(_struct, _name, _parents, _reg,		\
		     _shift, _width, _flags)			\
	SPRD_MUX_CLK_TABLE(_struct, _name, _parents, NULL,	\
			   _reg, _shift, _width, _flags)

#define SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, _table,	\
				_reg, _shift, _width, _flags)		\
	SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table,	\
				_reg, _shift, _width, _flags,		\
				CLK_HW_INIT_PARENTS_DATA)

#define SPRD_MUX_CLK_DATA(_struct, _name, _parents, _reg,		\
			  _shift, _width, _flags)			\
	SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, NULL,		\
				_reg, _shift, _width, _flags)

static inline struct sprd_mux *hw_to_sprd_mux(const struct clk_hw *hw)
{
	struct sprd_clk_common *common = hw_to_sprd_clk_common(hw);

	return container_of(common, struct sprd_mux, common);
}

extern const struct clk_ops sprd_mux_ops;

u8 sprd_mux_helper_get_parent(const struct sprd_clk_common *common,
			      const struct sprd_mux_ssel *mux);
int sprd_mux_helper_set_parent(const struct sprd_clk_common *common,
			       const struct sprd_mux_ssel *mux,
			       u8 index);
/* bench 5976.2.0 24d02504fe8d */
/* bench 5976.2.1 960e11d832ad */
/* bench 5976.2.2 1a874510729b */
/* bench 5976.2.3 7e87552faf97 */
/* bench 5976.2.4 a4c486aaf878 */
#endif /* _SPRD_MUX_H_ */
