
---------- Begin Simulation Statistics ----------
final_tick                                   37391500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95509                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713460                       # Number of bytes of host memory used
host_op_rate                                   109141                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.11                       # Real time elapsed on the host
host_tick_rate                              349227458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       10204                       # Number of instructions simulated
sim_ops                                         11680                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000037                       # Number of seconds simulated
sim_ticks                                    37391500                       # Number of ticks simulated
system.cpu.committedInsts                       10204                       # Number of instructions committed
system.cpu.committedOps                         11680                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.328793                       # CPI: cycles per instruction
system.cpu.discardedOps                          2037                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           55907                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.136448                       # IPC: instructions per cycle
system.cpu.numCycles                            74783                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    8104     69.38%     69.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                     62      0.53%     69.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                   1805     15.45%     85.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  1709     14.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    11680                       # Class of committed instruction
system.cpu.tickCycles                           18876                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           403                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          557                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3352                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2157                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               599                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1743                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     698                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             40.045898                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     281                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              142                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           70                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         3447                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3447                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3479                       # number of overall hits
system.cpu.dcache.overall_hits::total            3479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          156                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            156                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          173                       # number of overall misses
system.cpu.dcache.overall_misses::total           173                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     13513000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13513000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     13513000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13513000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3652                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3652                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.047371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86621.794872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86621.794872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78109.826590                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78109.826590                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           34                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          130                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11260500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11260500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033861                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033861                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035597                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035597                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86508.196721                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86508.196721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86619.230769                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86619.230769                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6969500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6969500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.042304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83969.879518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83969.879518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           77                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83350.649351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83350.649351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1568                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           73                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6543500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.044485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.044485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89636.986301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89636.986301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           45                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           45                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4136000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91911.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91911.111111                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            32                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           49                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.346939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.346939                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       706500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       706500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.163265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.163265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88312.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88312.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            73.151600                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3649                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.069231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    73.151600                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.142874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.142874                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              7514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             7514                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               10877                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2571                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1374                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         3330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3330                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3330                       # number of overall hits
system.cpu.icache.overall_hits::total            3330                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          315                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            315                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          315                       # number of overall misses
system.cpu.icache.overall_misses::total           315                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24802500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24802500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24802500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24802500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         3645                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3645                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3645                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.086420                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086420                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.086420                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086420                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78738.095238                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78738.095238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78738.095238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78738.095238                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          109                       # number of writebacks
system.cpu.icache.writebacks::total               109                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24487500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24487500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24487500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.086420                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.086420                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.086420                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.086420                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77738.095238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77738.095238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77738.095238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77738.095238                       # average overall mshr miss latency
system.cpu.icache.replacements                    109                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3330                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          315                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           315                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.086420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086420                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78738.095238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78738.095238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24487500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24487500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.086420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.086420                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77738.095238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77738.095238                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.912736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               315                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.571429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   126.912736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.495753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.495753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              7605                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             7605                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     37391500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                     10204                       # Number of Instructions committed
system.cpu.thread0.numOps                       11680                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  29                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.demand_misses::.cpu.inst                286                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                121                       # number of demand (read+write) misses
system.l2.demand_misses::total                    407                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               286                       # number of overall misses
system.l2.overall_misses::.cpu.data               121                       # number of overall misses
system.l2.overall_misses::total                   407                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23676000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     10959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34635000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23676000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     10959000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34635000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              315                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             315                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.907937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.930769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.914607                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.907937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.930769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.914607                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82783.216783                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90570.247934                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85098.280098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82783.216783                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90570.247934                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85098.280098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              403                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20816000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      9527500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     30343500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20816000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      9527500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     30343500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.907937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.900000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.907937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.900000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905618                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72783.216783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81431.623932                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75294.044665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72783.216783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81431.623932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75294.044665                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                1                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          100                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              100                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          100                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          100                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  45                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        90400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        90400                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        80400                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        80400                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 29                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              286                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23676000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.907937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.907937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82783.216783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82783.216783                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20816000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20816000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.907937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.907937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72783.216783                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72783.216783                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              76                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6891000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           85                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            85                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.894118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.894118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90671.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90671.052632                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5909500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5909500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.847059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82076.388889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82076.388889                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   211.622366                       # Cycle average of tags in use
system.l2.tags.total_refs                         544                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       403                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.349876                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       145.000338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        66.622028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.008850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.004066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012916                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024597                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      4787                       # Number of tag accesses
system.l2.tags.data_accesses                     4787                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000573500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1209                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       806                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   806                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   51584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1379.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      37306500                       # Total gap between requests
system.mem_ctrls.avgGap                      92571.96                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        14976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 979046039.875372648239                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 400518834.494470655918                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          572                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          234                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16725000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      8824500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29239.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37711.54                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        14976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         51584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          286                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          117                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            403                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    979046040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    400518834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1379564874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    979046040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    979046040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    979046040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    400518834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1379564874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  806                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           48                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                10437000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           25549500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12949.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31699.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 680                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   414.052174                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.595638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   310.462412                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           37     32.17%     32.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           22     19.13%     51.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           18     15.65%     66.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           10      8.70%     75.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            6      5.22%     80.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      1.74%     82.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      4.35%     86.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           15     13.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          115                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 51584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1379.564874                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          193545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2299080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     16858320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       162240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      22378725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   598.497653                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       312000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     36039500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          242880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        3455760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     16253550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       671520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      23574930                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   630.489015                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1638000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     34713500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                358                       # Transaction distribution
system.membus.trans_dist::ReadExReq                45                       # Transaction distribution
system.membus.trans_dist::ReadExResp               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        51584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   51584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               403                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 403                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              482500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3778000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          109                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              45                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           315                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           85                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          739                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          263                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1002                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        54272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        16768                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  71040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042697                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202400                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    426     95.73%     95.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     19      4.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                445                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     37391500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             498500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            787500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            326996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
