module Soft_core_CPU_wrapper_top (NCLR,NDOUT,ALWAYS_CPU_EN,ONCE_CPU_EN,SW,CLK,HEX3,HEX2,HEX1,HEX0,CPU_EN);
		
	input  NCLR;
	input  NDOUT;
	input  ALWAYS_CPU_EN;
	input  ONCE_CPU_EN;
	input  CLK;
	input [7:0] SW;
//	output [6:0] HEX4;
	output [6:0] HEX3;
	output [6:0] HEX2;
	output [6:0] HEX1;
	output [6:0] HEX0;
	output CPU_EN;
	
	wire [7:0] NUM_BUFF1;
	wire [7:0] NUM_BUFF0;	
	
	wire DOUT_pulse;
	wire DOUT;
	
	assign DOUT = ~NDOUT;
	
//	hex27seg SEG4(PC,HEX4);
	hex27seg SEG3(NUM_BUFF1[7:4],HEX3);
	hex27seg SEG2(NUM_BUFF1[3:0],HEX2);
	hex27seg SEG1(NUM_BUFF0[7:4],HEX1);
	hex27seg SEG0(NUM_BUFF0[3:0],HEX0);
	pluse_gen_extra_delay pluse_gen_extra_delay(CLK, DOUT, DOUT_pulse);
	CPU_EN_GEN CPU_EN_GENERATOR(	.ALWAYS_CPU_EN(ALWAYS_CPU_EN),
											.ONCE_CPU_EN(ONCE_CPU_EN),
											.CLK(CLK),
											.CPU_EN_OUT(CPU_EN));

	Soft_core_CPU_output_display CPU_output_display(NCLR,DOUT_pulse,CPU_EN,SW,CLK,NUM_BUFF1,NUM_BUFF0);
	
endmodule
	