{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "e08835277b262031",
        "type": "tabs",
        "children": [
          {
            "id": "8efce816488c542d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "EE/Backend/Digital VLSI Design (RTL to GDS)/Index.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "8e38926e0efaf55d",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Logic Synthesis.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Logic Synthesis.md"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "a path",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 343.5086555480957
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Logic Synthesis.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Logic Synthesis.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "8e38926e0efaf55d",
  "lastOpenFiles": [
    "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Timing Analysis.md",
    "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Logic Synthesis.md",
    "resources/img/Pasted image 20240506191118.png",
    "resources/img/Pasted image 20240506185801.png",
    "resources/img/Pasted image 20240506185132.png",
    "resources/img/Pasted image 20240506185130.png",
    "resources/img/Pasted image 20240506184713.png",
    "resources/img/Pasted image 20240506184307.png",
    "resources/img/Pasted image 20240506173031.png",
    "resources/img/Pasted image 20240506173023.png",
    "resources/img/Pasted image 20240506172858.png",
    "resources/img/Pasted image 20240506172857.png",
    "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/Introduction.md",
    "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters/RTL.md",
    "EE/Backend/Digital VLSI Design (RTL to GDS)/Index.md",
    "EE/Backend/Digital VLSI Design (RTL to GDS)/chapters",
    "Tools/Synopsys/PrimeTime/Index.md",
    "Tools/Synopsys/PrimeTime/chapters/Constraining multiple clocks.md",
    "EE/Backend/Physical Design Flow.md",
    "EE/Backend/Digital VLSI Design (RTL to GDS)",
    "Tools/Synopsys/PrimeTime/chapters",
    "Graphic&CV/图形学基础 GAMES101/Index.md",
    "Tools/Synopsys/PrimeTime",
    "Graphic&CV/图形学基础 GAMES101/Rasterizaion.md",
    "Tools/Synopsys",
    "Graphic&CV/图形学基础 GAMES101/Transformation.md",
    "Graphic&CV/图形学基础 GAMES202/a.md",
    "2024-05-03.md",
    "Graphic&CV/图形学基础 GAMES101/Review of Linear Algebra.md",
    "Graphic&CV/图形学基础 GAMES101/Introduction.md",
    "Computer Architecture/NOC/片上互连网络/Index.md",
    "Computer Architecture/CAQA/ILP.md",
    "2024-04-10.md",
    "Untitled 1.md",
    "Untitled 2.md",
    "Untitled.md",
    "Graphic&CV/图形学基础 GAMES101",
    "Graphic&CV",
    "EE/Backend/vlsi-expert.com/STA.md",
    "thesis/Overall Note.md",
    "EE/Backend",
    "PaperReading/microarchitecture/prediction/mem prediction/Store Vulnerability Window (SVW) --- Re-Execution Filtering for Enhanced Load Optimization.md",
    "PaperReading/microarchitecture/prediction/mem prediction/NoSQ： Store-Load Communication without a Store Queue.md",
    "PaperReading/microarchitecture/prediction/mem prediction/Memory Ordering --- A Value-Based Approach.md",
    "PaperReading/microarchitecture/prediction/mem prediction",
    "PaperReading/microarchitecture/prediction",
    "Untitled.canvas",
    "People/Untitled.canvas"
  ]
}