ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @busdflipflop.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    busdflipflop.vhd
Scanning    busdflipflop.vhd
Writing busdflipflop.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @eighttoonebusmux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    eighttoonebusmux.vhd
Scanning    eighttoonebusmux.vhd
Writing eighttoonebusmux.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @pulsecatch.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    pulsecatch.vhd
Scanning    pulsecatch.vhd
Writing pulsecatch.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @threebitupdowncounter.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    threebitupdowncounter.vhd
Scanning    threebitupdowncounter.vhd
Writing threebitupdowncounter.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @twotoonebusmux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    twotoonebusmux.vhd
Scanning    twotoonebusmux.vhd
Writing twotoonebusmux.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:1411 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 82. Parameter output of mode out can not be associated
 with a formal port of mode inout.
CPU : 0.19 / 0.23 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:800 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 81. Type of o is incompatible with type of otpt.
ERROR:HDLParsers:800 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 82. Type of output is incompatible with type of otpt.
CPU : 0.22 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
    Found 6 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   6 Multiplexer(s).
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <k2> is assigned but never used.
WARNING:Xst:646 - Signal <cout1> is assigned but never used.
WARNING:Xst:646 - Signal <cout0> is assigned but never used.
WARNING:Xst:1220 - Output <c> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <error> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1
# Multiplexers                     : 5
  2-to-1 multiplexer               : 5

=========================================================================


Starting low level synthesis...
WARNING:Xst:524 - All outputs of the instance <u9> of the block <busdflipflop> are unconnected in block <stack>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u8> of the block <twotoonebusmux> are unconnected in block <stack>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u7> of the block <busdflipflop> are unconnected in block <stack>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u6> of the block <twotoonebusmux> are unconnected in block <stack>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u5> of the block <busdflipflop> are unconnected in block <stack>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <u4> of the block <twotoonebusmux> are unconnected in block <stack>.
   This instance will be removed from the design along with all underlying logic
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 33
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 15
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT4                        : 9
#      MUXF5                       : 2
# FlipFlops/Latches                : 9
#      FDC                         : 6
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 9
#      OBUF                        : 9
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.614ns (Maximum Frequency: 116.090MHz)
   Minimum input arrival time before clock: 8.046ns
   Maximum output required time after clock: 11.952ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               8.614ns (Levels of Logic = 2)
  Source:            u1_tmp_2
  Destination:       u1_tmp_0
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2 to u1_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             13   1.292   2.500  u1_tmp_2 (u1_tmp_2)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             3   0.653   1.480  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_0
    ----------------------------------------
    Total                      8.614ns (3.484ns logic, 5.130ns route)
                                       (40.4% logic, 59.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              8.046ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_0
  Destination Clock: clock rising

  Data Path: push to u1_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             11   0.924   2.300  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             3   0.653   1.480  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_0
    ----------------------------------------
    Total                      8.046ns (3.116ns logic, 4.930ns route)
                                       (38.7% logic, 61.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.952ns (Levels of Logic = 2)
  Source:            u1_tmp_2
  Destination:       fll
  Source Clock:      clock rising

  Data Path: u1_tmp_2 to fll
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             13   1.292   2.500  u1_tmp_2 (u1_tmp_2)
    LUT3_D:I1->O           7   0.653   1.950  u1_I_full (fll_OBUF)
    OBUF:I->O                  5.557          fll_OBUF (fll)
    ----------------------------------------
    Total                     11.952ns (7.502ns logic, 4.450ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
CPU : 1.42 / 1.47 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @onetofourdemuxwithenable.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    onetofourdemuxwithenable.vhd
Scanning    onetofourdemuxwithenable.vhd
Writing onetofourdemuxwithenable.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @fourtoonebusmux.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    fourtoonebusmux.vhd
Scanning    fourtoonebusmux.vhd
Writing fourtoonebusmux.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__fourtoonebusmux_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn fourtoonebusmux.xst -ofn fourtoonebusmux.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn fourtoonebusmux.xst -ofn fourtoonebusmux.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : fourtoonebusmux.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : fourtoonebusmux
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : fourtoonebusmux
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/fourtoonebusmux.vhd in Library work.
ERROR:HDLParsers:162 - C:/Programlar/Xilinx/bin/stack/fourtoonebusmux.vhd Line 7. Read symbol ')', expecting IDENTIFIER.
CPU : 0.14 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__pulsecatch_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn pulsecatch.xst -ofn pulsecatch.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn pulsecatch.xst -ofn pulsecatch.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : pulsecatch.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : pulsecatch
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : pulsecatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.

Analyzing Entity <pulsecatch> (Architecture <behavioral>).
Entity <pulsecatch> analyzed. Unit <pulsecatch> generated.


Synthesizing Unit <pulsecatch>.
    Related source file is C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd.
Unit <pulsecatch> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================


Starting low level synthesis...
Optimizing unit <pulsecatch> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : pulsecatch
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 2
#      LUT3                        : 1
#      LUT4                        : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUF                        : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 11.807ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               11.807ns (Levels of Logic = 4)
  Source:            p
  Destination:       z

  Data Path: p to z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              2   0.924   1.340  p_IBUF (p_IBUF)
    LUT3:I0->O             2   0.653   1.340  I_b_OO_OO_ (name_to_delete10)
    LUT4:I3->O             2   0.653   1.340  I_y2_OO_OO_ (z_OBUF)
    OBUF:I->O                  5.557          z_OBUF (z)
    ----------------------------------------
    Total                     11.807ns (7.787ns logic, 4.020ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
CPU : 0.50 / 0.53 s | Elapsed : 0.00 / 1.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:800 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 76. Type of a is incompatible with type of '0'.
CPU : 0.25 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:1220 - Output <c> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <fll> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <counterout<2>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
WARNING:Xst:646 - Signal <fl> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_err has been replicated 3 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT3_L                      : 1
#      LUT4                        : 58
#      MUXF5                       : 27
# FlipFlops/Latches                : 31
#      FDC                         : 28
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 9
#      OBUF                        : 9
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.164ns (Maximum Frequency: 122.489MHz)
   Minimum input arrival time before clock: 10.946ns
   Maximum output required time after clock: 11.152ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               8.164ns (Levels of Logic = 2)
  Source:            u1_tmp_2
  Destination:       u1_tmp_1
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2 to u1_tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q              8   1.292   2.050  u1_tmp_2 (u1_tmp_2)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             3   0.653   1.480  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_1
    ----------------------------------------
    Total                      8.164ns (3.484ns logic, 4.680ns route)
                                       (42.7% logic, 57.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              10.946ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_1
  Destination Clock: clock rising

  Data Path: push to u1_tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             3   0.653   1.480  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_1
    ----------------------------------------
    Total                     10.946ns (3.116ns logic, 7.830ns route)
                                       (28.5% logic, 71.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.152ns (Levels of Logic = 2)
  Source:            u1_err
  Destination:       output_0
  Source Clock:      clock rising

  Data Path: u1_err to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.292   2.500  u1_err (u1_err)
    LUT4:I1->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     11.152ns (7.502ns logic, 3.650ns route)
                                       (67.3% logic, 32.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT4:I3->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.16 / 2.19 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:1220 - Output <c> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <counterout<2>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_err has been replicated 3 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT4                        : 58
#      MUXF5                       : 27
# FlipFlops/Latches                : 31
#      FDC                         : 28
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 9
#      OBUF                        : 9
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.164ns (Maximum Frequency: 122.489MHz)
   Minimum input arrival time before clock: 10.946ns
   Maximum output required time after clock: 11.152ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               8.164ns (Levels of Logic = 2)
  Source:            u1_tmp_2
  Destination:       u1_tmp_1
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2 to u1_tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q              8   1.292   2.050  u1_tmp_2 (u1_tmp_2)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             3   0.653   1.480  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_1
    ----------------------------------------
    Total                      8.164ns (3.484ns logic, 4.680ns route)
                                       (42.7% logic, 57.3% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              10.946ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_1
  Destination Clock: clock rising

  Data Path: push to u1_tmp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             3   0.653   1.480  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_1
    ----------------------------------------
    Total                     10.946ns (3.116ns logic, 7.830ns route)
                                       (28.5% logic, 71.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.152ns (Levels of Logic = 2)
  Source:            u1_err
  Destination:       output_0
  Source Clock:      clock rising

  Data Path: u1_err to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              13   1.292   2.500  u1_err (u1_err)
    LUT4:I1->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     11.152ns (7.502ns logic, 3.650ns route)
                                       (67.3% logic, 32.7% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT4:I3->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.11 / 2.14 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:3313 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 57. Undefined symbol 'l0'.  Should it be: o0 or i0?
ERROR:HDLParsers:3313 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 58. Undefined symbol 'l1'.  Should it be: o1, k1 or i1
?
ERROR:HDLParsers:1209 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 59. l0: Undefined symbol (last report in this block)
ERROR:HDLParsers:1209 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 59. l1: Undefined symbol (last report in this block)
CPU : 0.22 / 0.25 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 34
#      LUT3_D                      : 1
#      LUT4                        : 28
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 9
#      OBUF                        : 57
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 11.066ns
   Maximum output required time after clock: 12.017ns
   Maximum combinational path delay: 14.049ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       u1_tmp_2
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2_1 to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              11.066ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_2
  Destination Clock: clock rising

  Data Path: push to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                     11.066ns (3.116ns logic, 7.950ns route)
                                       (28.2% logic, 71.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              12.017ns (Levels of Logic = 3)
  Source:            u1_tmp_2_1
  Destination:       i0_0
  Source Clock:      clock rising

  Data Path: u1_tmp_2_1 to i0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT4:I0->O             1   0.653   0.000  u2_I_o_0_F (N1521)
    MUXF5:I0->O            2   0.375   1.340  u2_I_o_0 (i0_0_OBUF)
    OBUF:I->O                  5.557          i0_0_OBUF (i0_0)
    ----------------------------------------
    Total                     12.017ns (7.877ns logic, 4.140ns route)
                                       (65.5% logic, 34.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               14.049ns (Levels of Logic = 4)
  Source:            push
  Destination:       i0_0

  Data Path: push to i0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT4:I2->O             1   0.653   0.000  u2_I_o_0_F (N1521)
    MUXF5:I0->O            2   0.375   1.340  u2_I_o_0 (i0_0_OBUF)
    OBUF:I->O                  5.557          i0_0_OBUF (i0_0)
    ----------------------------------------
    Total                     14.049ns (7.509ns logic, 6.540ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
CPU : 2.03 / 2.08 s | Elapsed : 2.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 100
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 10
#      LUT3                        : 4
#      LUT3_D                      : 1
#      LUT4                        : 56
#      MUXF5                       : 27
# FlipFlops/Latches                : 28
#      FDC                         : 25
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 9
#      OBUF                        : 57
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 28    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.788ns (Maximum Frequency: 113.792MHz)
   Minimum input arrival time before clock: 13.823ns
   Maximum output required time after clock: 15.270ns
   Maximum combinational path delay: 20.305ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               8.788ns (Levels of Logic = 3)
  Source:            u1_tmp_2
  Destination:       u7_q_2
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2 to u7_q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             12   1.292   2.400  u1_tmp_2 (u1_tmp_2)
    LUT4:I0->O            18   0.653   3.000  I_ena (N204)
    LUT4:I0->O             1   0.653   0.000  u6_I_o_2_F (N1548)
    MUXF5:I0->O            2   0.375   0.000  u6_I_o_2 (i2_2_OBUF)
    FDC:D                      0.415          u7_q_2
    ----------------------------------------
    Total                      8.788ns (3.388ns logic, 5.400ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              13.823ns (Levels of Logic = 5)
  Source:            push
  Destination:       u7_q_2
  Destination Clock: clock rising

  Data Path: push to u7_q_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             55   0.924   4.950  push_IBUF (push_IBUF)
    LUT2:I1->O            10   0.653   2.200  I_k1 (N194)
    LUT4:I1->O            18   0.653   3.000  I_ena (N204)
    LUT4:I0->O             1   0.653   0.000  u6_I_o_2_F (N1548)
    MUXF5:I0->O            2   0.375   0.000  u6_I_o_2 (i2_2_OBUF)
    FDC:D                      0.415          u7_q_2
    ----------------------------------------
    Total                     13.823ns (3.673ns logic, 10.150ns route)
                                       (26.6% logic, 73.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              15.270ns (Levels of Logic = 4)
  Source:            u1_tmp_2
  Destination:       i0_0
  Source Clock:      clock rising

  Data Path: u1_tmp_2 to i0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             12   1.292   2.400  u1_tmp_2 (u1_tmp_2)
    LUT4:I0->O            18   0.653   3.000  I_ena (N204)
    LUT4:I0->O             1   0.653   0.000  u2_I_o_0_F (N1523)
    MUXF5:I0->O            2   0.375   1.340  u2_I_o_0 (i0_0_OBUF)
    OBUF:I->O                  5.557          i0_0_OBUF (i0_0)
    ----------------------------------------
    Total                     15.270ns (8.530ns logic, 6.740ns route)
                                       (55.9% logic, 44.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               20.305ns (Levels of Logic = 6)
  Source:            push
  Destination:       i0_0

  Data Path: push to i0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             55   0.924   4.950  push_IBUF (push_IBUF)
    LUT2:I1->O            10   0.653   2.200  I_k1 (N194)
    LUT4:I1->O            18   0.653   3.000  I_ena (N204)
    LUT4:I0->O             1   0.653   0.000  u2_I_o_0_F (N1523)
    MUXF5:I0->O            2   0.375   1.340  u2_I_o_0 (i0_0_OBUF)
    OBUF:I->O                  5.557          i0_0_OBUF (i0_0)
    ----------------------------------------
    Total                     20.305ns (8.815ns logic, 11.490ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
CPU : 2.08 / 2.11 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 1.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 10
#      LUT3                        : 28
#      LUT3_D                      : 1
#      LUT4                        : 29
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 9
#      OBUF                        : 57
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 10.816ns
   Maximum output required time after clock: 15.758ns
   Maximum combinational path delay: 15.737ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       u1_tmp_2
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2_1 to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              10.816ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_2
  Destination Clock: clock rising

  Data Path: push to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             55   0.924   4.950  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                     10.816ns (3.116ns logic, 7.700ns route)
                                       (28.8% logic, 71.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              15.758ns (Levels of Logic = 4)
  Source:            u1_tmp_2_1
  Destination:       output_0
  Source Clock:      clock rising

  Data Path: u1_tmp_2_1 to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT2:I0->O             1   0.653   1.150  I_0_LUT_10 (N200)
    LUT4:I3->O             6   0.653   1.850  I_k1 (N202)
    LUT2:I0->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     15.758ns (8.808ns logic, 6.950ns route)
                                       (55.9% logic, 44.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               15.737ns (Levels of Logic = 4)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             55   0.924   4.950  push_IBUF (push_IBUF)
    LUT4:I0->O             6   0.653   1.850  I_k1 (N202)
    LUT2:I0->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     15.737ns (7.787ns logic, 7.950ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
CPU : 2.08 / 2.13 s | Elapsed : 2.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 67

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 10
#      LUT3                        : 28
#      LUT3_D                      : 1
#      LUT4                        : 29
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 66
#      IBUF                        : 9
#      OBUF                        : 57
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 10.816ns
   Maximum output required time after clock: 15.758ns
   Maximum combinational path delay: 15.737ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       u1_tmp_2
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2_1 to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              10.816ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_2
  Destination Clock: clock rising

  Data Path: push to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             55   0.924   4.950  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                     10.816ns (3.116ns logic, 7.700ns route)
                                       (28.8% logic, 71.2% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              15.758ns (Levels of Logic = 4)
  Source:            u1_tmp_2_1
  Destination:       output_0
  Source Clock:      clock rising

  Data Path: u1_tmp_2_1 to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT2:I0->O             1   0.653   1.150  I_0_LUT_15 (N196)
    LUT4:I1->O             6   0.653   1.850  I_k1 (N202)
    LUT2:I0->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     15.758ns (8.808ns logic, 6.950ns route)
                                       (55.9% logic, 44.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               15.737ns (Levels of Logic = 4)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             55   0.924   4.950  push_IBUF (push_IBUF)
    LUT4:I3->O             6   0.653   1.850  I_k1 (N202)
    LUT2:I0->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     15.737ns (7.787ns logic, 7.950ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
CPU : 2.09 / 2.14 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stacktest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 95
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 28
#      LUT3_D                      : 1
#      LUT4                        : 34
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 11.066ns
   Maximum output required time after clock: 11.452ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       u1_tmp_2
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: u1_tmp_2_1 to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              11.066ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_2
  Destination Clock: clock rising

  Data Path: push to u1_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_2
    ----------------------------------------
    Total                     11.066ns (3.116ns logic, 7.950ns route)
                                       (28.2% logic, 71.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              11.452ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       emp
  Source Clock:      clock rising

  Data Path: u1_tmp_2_1 to emp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_empty (emp_OBUF)
    OBUF:I->O                  5.557          emp_OBUF (emp)
    ----------------------------------------
    Total                     11.452ns (7.502ns logic, 3.950ns route)
                                       (65.5% logic, 34.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT4:I0->O             1   0.653   1.150  u10_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.09 / 2.14 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <pulsecatch> (Architecture <behavioral>).
Entity <pulsecatch> analyzed. Unit <pulsecatch> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <pulsecatch>.
    Related source file is C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd.
Unit <pulsecatch> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <pulsecatch> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u1_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 29
#      LUT3_D                      : 1
#      LUT4                        : 35
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u0_I_y2_OO_OO_:O                   | NONE(*)(u9_q_5)        | 30    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 11.066ns
   Maximum output required time after clock: 11.452ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'u0_I_y2_OO_OO_:O'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       u1_tmp_0
  Source Clock:      u0_I_y2_OO_OO_:O rising
  Destination Clock: u0_I_y2_OO_OO_:O rising

  Data Path: u1_tmp_2_1 to u1_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_0
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'u0_I_y2_OO_OO_:O'
Offset:              11.066ns (Levels of Logic = 3)
  Source:            push
  Destination:       u1_tmp_0
  Destination Clock: u0_I_y2_OO_OO_:O rising

  Data Path: push to u1_tmp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u1_I_XXL_22 (u1_N38)
    LUT4:I0->O             4   0.653   1.600  u1_I__n0018 (u1_N50)
    FDCE:CE                    0.886          u1_tmp_0
    ----------------------------------------
    Total                     11.066ns (3.116ns logic, 7.950ns route)
                                       (28.2% logic, 71.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'u0_I_y2_OO_OO_:O'
Offset:              11.452ns (Levels of Logic = 2)
  Source:            u1_tmp_2_1
  Destination:       emp
  Source Clock:      u0_I_y2_OO_OO_:O rising

  Data Path: u1_tmp_2_1 to emp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u1_tmp_2_1 (u1_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u1_I_empty (emp_OBUF)
    OBUF:I->O                  5.557          emp_OBUF (emp)
    ----------------------------------------
    Total                     11.452ns (7.502ns logic, 3.950ns route)
                                       (65.5% logic, 34.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_2

  Data Path: push to output_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT4:I0->O             1   0.653   1.150  u10_I_o_2 (output_2_OBUF)
    OBUF:I->O                  5.557          output_2_OBUF (output_2)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.17 / 2.20 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Launching: 'exewrap -tcl -command __runBencher.tcl'



ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'exewrap @__tbwTOjhd_exewrap.rsp'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Starting: 'exewrap -tapkeep -mode pipe -command createsch -family=spartan2 deneme.sch'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=spartan2 deneme.sch deneme.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=spartan2 deneme.sch deneme.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'sch2jhd -family=spartan2 deneme.sch deneme.jhd'


Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:162 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 59. Read symbol ';', expecting ',' or ')'.
CPU : 0.56 / 0.63 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.19 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:1300 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 59. Component 'ibuf' ibuf is not an array index prefix
.
CPU : 1.05 / 1.23 s | Elapsed : 1.00 / 1.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.08 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:3312 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 59. Undefined symbol 'i'.
ERROR:HDLParsers:3312 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 59. Undefined symbol 'o'.
CPU : 0.69 / 0.78 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <pulsecatch> (Architecture <behavioral>).
Entity <pulsecatch> analyzed. Unit <pulsecatch> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <pulsecatch>.
    Related source file is C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd.
Unit <pulsecatch> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <inpbuf<0>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <pulsecatch> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u2_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 29
#      LUT3_D                      : 1
#      LUT4                        : 35
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u1_I_y2_OO_OO_:O                   | NONE(*)(u10_q_5)       | 30    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 11.066ns
   Maximum output required time after clock: 11.452ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'u1_I_y2_OO_OO_:O'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u2_tmp_2_1
  Destination:       u2_tmp_2
  Source Clock:      u1_I_y2_OO_OO_:O rising
  Destination Clock: u1_I_y2_OO_OO_:O rising

  Data Path: u2_tmp_2_1 to u2_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u2_tmp_2_1 (u2_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u2_I_XXL_22 (u2_N38)
    LUT4:I0->O             4   0.653   1.600  u2_I__n0018 (u2_N50)
    FDCE:CE                    0.886          u2_tmp_2
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1_I_y2_OO_OO_:O'
Offset:              11.066ns (Levels of Logic = 3)
  Source:            push
  Destination:       u2_tmp_2
  Destination Clock: u1_I_y2_OO_OO_:O rising

  Data Path: push to u2_tmp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT3:I1->O             1   0.653   1.150  u2_I_XXL_22 (u2_N38)
    LUT4:I0->O             4   0.653   1.600  u2_I__n0018 (u2_N50)
    FDCE:CE                    0.886          u2_tmp_2
    ----------------------------------------
    Total                     11.066ns (3.116ns logic, 7.950ns route)
                                       (28.2% logic, 71.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1_I_y2_OO_OO_:O'
Offset:              11.452ns (Levels of Logic = 2)
  Source:            u2_tmp_2_1
  Destination:       emp
  Source Clock:      u1_I_y2_OO_OO_:O rising

  Data Path: u2_tmp_2_1 to emp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u2_tmp_2_1 (u2_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u2_I_empty (emp_OBUF)
    OBUF:I->O                  5.557          emp_OBUF (emp)
    ----------------------------------------
    Total                     11.452ns (7.502ns logic, 3.950ns route)
                                       (65.5% logic, 34.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  push_IBUF (push_IBUF)
    LUT4:I0->O             1   0.653   1.150  u11_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.14 / 2.17 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 60. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 61. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 62. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 63. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 64. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 65. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 66. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 67. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 68. Redeclaration of symbol u0.
ERROR:HDLParsers:1202 - C:/Programlar/Xilinx/bin/stack/stack.vhd Line 69. Redeclaration of symbol u0.
CPU : 0.44 / 0.47 s | Elapsed : 0.00 / 0.00 s
 
--> 
EXEWRAP detected a return code of '1' from program 'C:/Programlar/Xilinx/bin/nt/xst.exe'

Done: failed with exit code: 0001.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Synthesize

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <pulsecatch> (Architecture <behavioral>).
Entity <pulsecatch> analyzed. Unit <pulsecatch> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <pulsecatch>.
    Related source file is C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd.
Unit <pulsecatch> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <pulsecatch> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u12_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 29
#      LUT3_D                      : 1
#      LUT4                        : 35
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u11_I_y2_OO_OO_:O                  | NONE(*)(u20_q_5)       | 30    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 11.066ns
   Maximum output required time after clock: 11.452ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'u11_I_y2_OO_OO_:O'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u12_tmp_2_1
  Destination:       u12_tmp_2_1
  Source Clock:      u11_I_y2_OO_OO_:O rising
  Destination Clock: u11_I_y2_OO_OO_:O rising

  Data Path: u12_tmp_2_1 to u12_tmp_2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u12_tmp_2_1 (u12_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u12_I_XXL_22 (u12_N38)
    LUT4:I0->O             4   0.653   1.600  u12_I__n0018 (u12_N50)
    FDCE:CE                    0.886          u12_tmp_2_1
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'u11_I_y2_OO_OO_:O'
Offset:              11.066ns (Levels of Logic = 3)
  Source:            push
  Destination:       u12_tmp_2_1
  Destination Clock: u11_I_y2_OO_OO_:O rising

  Data Path: push to u12_tmp_2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  u9 (pushbuf)
    LUT3:I1->O             1   0.653   1.150  u12_I_XXL_22 (u12_N38)
    LUT4:I0->O             4   0.653   1.600  u12_I__n0018 (u12_N50)
    FDCE:CE                    0.886          u12_tmp_2_1
    ----------------------------------------
    Total                     11.066ns (3.116ns logic, 7.950ns route)
                                       (28.2% logic, 71.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'u11_I_y2_OO_OO_:O'
Offset:              11.452ns (Levels of Logic = 2)
  Source:            u12_tmp_2_1
  Destination:       emp
  Source Clock:      u11_I_y2_OO_OO_:O rising

  Data Path: u12_tmp_2_1 to emp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u12_tmp_2_1 (u12_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u12_I_empty (emp_OBUF)
    OBUF:I->O                  5.557          emp_OBUF (emp)
    ----------------------------------------
    Total                     11.452ns (7.502ns logic, 3.950ns route)
                                       (65.5% logic, 34.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  u9 (pushbuf)
    LUT4:I0->O             1   0.653   1.150  u21_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.13 / 2.16 s | Elapsed : 2.00 / 2.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @stack.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    stack.vhd
Scanning    stack.vhd
Scanning    C:/Programlar/Xilinx/vhdl/src/unisims/unisim_VCOMP.vhd
Writing stack.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Simulate Behavioral VHDL Model

Starting: 'exewrap @__updateTBW_exewrap.rsp'


Starting: 'C:/Programlar/Xilinx/bin/nt/tb.exe /u "c:\programlar\xilinx\bin\stack\stest.tbw" '


EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/tb.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_vhdTOfdo_exewrap.rsp'


Starting: 'xilperl C:/Programlar/Xilinx/data/projnav/createfdo.pl __vhdTOfdo.rsp '


Opening __vhdTOfdo.rsp
EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -command xilperl __checkModelSim.pl'


Starting: 'xilperl __checkModelSim.pl '


EXEWRAP detected that program 'xilperl' completed successfully.

Done: completed successfully.

Launching: 'exewrap @_msim_simBehavVhdlModel_exewrap.rsp'



ISE Auto-Make Log File
-----------------------

Updating: Edit Implementation Constraints (Constraints Editor)

Starting: 'exewrap @__stack_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programlar/Xilinx/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
deleting directory: ./xst
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr'


Starting: 'C:/Programlar/Xilinx/bin/nt/xst.exe -ifn stack.xst -ofn stack.syr '


Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : stack.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : stack
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : stack
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd in Library work.
Entity <pulsecatch> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd in Library work.
Entity <threebitupdowncounter> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd in Library work.
Entity <eighttoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd in Library work.
Entity <twotoonebusmux> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Programlar/Xilinx/bin/stack/stack.vhd in Library work.
Entity <stack> (Architecture <behavioral>) compiled.

Analyzing Entity <stack> (Architecture <behavioral>).
Entity <stack> analyzed. Unit <stack> generated.

Analyzing Entity <pulsecatch> (Architecture <behavioral>).
Entity <pulsecatch> analyzed. Unit <pulsecatch> generated.

Analyzing Entity <threebitupdowncounter> (Architecture <behavioral>).
Entity <threebitupdowncounter> analyzed. Unit <threebitupdowncounter> generated.

Analyzing Entity <eighttoonebusmux> (Architecture <behavioral>).
Entity <eighttoonebusmux> analyzed. Unit <eighttoonebusmux> generated.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.

Analyzing Entity <twotoonebusmux> (Architecture <behavioral>).
Entity <twotoonebusmux> analyzed. Unit <twotoonebusmux> generated.


Synthesizing Unit <twotoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/twotoonebusmux.vhd.
WARNING:Xst:647 - Input <a<5>> is never used.
WARNING:Xst:647 - Input <a<4>> is never used.
WARNING:Xst:647 - Input <a<3>> is never used.
WARNING:Xst:647 - Input <a<2>> is never used.
WARNING:Xst:647 - Input <a<1>> is never used.
WARNING:Xst:647 - Input <a<0>> is never used.
Unit <twotoonebusmux> synthesized.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/stack/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.


Synthesizing Unit <eighttoonebusmux>.
    Related source file is C:/Programlar/Xilinx/bin/stack/eighttoonebusmux.vhd.
Unit <eighttoonebusmux> synthesized.


Synthesizing Unit <threebitupdowncounter>.
    Related source file is C:/Programlar/Xilinx/bin/stack/threebitupdowncounter.vhd.
    Found 1-bit register for signal <err>.
    Found 3-bit updown counter for signal <tmp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <threebitupdowncounter> synthesized.


Synthesizing Unit <pulsecatch>.
    Related source file is C:/Programlar/Xilinx/bin/stack/pulsecatch.vhd.
Unit <pulsecatch> synthesized.


Synthesizing Unit <stack>.
    Related source file is C:/Programlar/Xilinx/bin/stack/stack.vhd.
WARNING:Xst:646 - Signal <counterout<1>> is assigned but never used.
WARNING:Xst:646 - Signal <counterout<0>> is assigned but never used.
Unit <stack> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  6-bit register                   : 4
  1-bit register                   : 1
# Counters                         : 1
  3-bit updown counter             : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <threebitupdowncounter> ...

Optimizing unit <twotoonebusmux> ...

Optimizing unit <eighttoonebusmux> ...

Optimizing unit <pulsecatch> ...

Optimizing unit <stack> ...

Building and optimizing final netlist ...

FlipFlop u12_tmp_2 has been replicated 1 time(s)
=========================================================================
Final Results
Top Level Output File Name         : stack
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 6
  6-bit register                   : 4
  1-bit register                   : 1
  3-bit register                   : 1

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 97
#      GND                         : 1
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 29
#      LUT3_D                      : 1
#      LUT4                        : 35
#      MUXF5                       : 27
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
u11_I_y2_OO_OO_:O                  | NONE(*)(u20_q_5)       | 30    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.034ns (Maximum Frequency: 110.693MHz)
   Minimum input arrival time before clock: 11.066ns
   Maximum output required time after clock: 11.452ns
   Maximum combinational path delay: 13.484ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'u11_I_y2_OO_OO_:O'
Delay:               9.034ns (Levels of Logic = 2)
  Source:            u12_tmp_2_1
  Destination:       u12_tmp_2_1
  Source Clock:      u11_I_y2_OO_OO_:O rising
  Destination Clock: u11_I_y2_OO_OO_:O rising

  Data Path: u12_tmp_2_1 to u12_tmp_2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u12_tmp_2_1 (u12_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u12_I_XXL_22 (u12_N38)
    LUT4:I0->O             4   0.653   1.600  u12_I__n0018 (u12_N50)
    FDCE:CE                    0.886          u12_tmp_2_1
    ----------------------------------------
    Total                      9.034ns (3.484ns logic, 5.550ns route)
                                       (38.6% logic, 61.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'u11_I_y2_OO_OO_:O'
Offset:              11.066ns (Levels of Logic = 3)
  Source:            push
  Destination:       u12_tmp_2_1
  Destination Clock: u11_I_y2_OO_OO_:O rising

  Data Path: push to u12_tmp_2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  u9 (pushbuf)
    LUT3:I1->O             1   0.653   1.150  u12_I_XXL_22 (u12_N38)
    LUT4:I0->O             4   0.653   1.600  u12_I__n0018 (u12_N50)
    FDCE:CE                    0.886          u12_tmp_2_1
    ----------------------------------------
    Total                     11.066ns (3.116ns logic, 7.950ns route)
                                       (28.2% logic, 71.8% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'u11_I_y2_OO_OO_:O'
Offset:              11.452ns (Levels of Logic = 2)
  Source:            u12_tmp_2_1
  Destination:       emp
  Source Clock:      u11_I_y2_OO_OO_:O rising

  Data Path: u12_tmp_2_1 to emp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCE:C->Q             16   1.292   2.800  u12_tmp_2_1 (u12_tmp_2_1)
    LUT3:I0->O             1   0.653   1.150  u12_I_empty (emp_OBUF)
    OBUF:I->O                  5.557          emp_OBUF (emp)
    ----------------------------------------
    Total                     11.452ns (7.502ns logic, 3.950ns route)
                                       (65.5% logic, 34.5% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               13.484ns (Levels of Logic = 3)
  Source:            push
  Destination:       output_0

  Data Path: push to output_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             60   0.924   5.200  u9 (pushbuf)
    LUT4:I0->O             1   0.653   1.150  u21_I_o_0 (output_0_OBUF)
    OBUF:I->O                  5.557          output_0_OBUF (output_0)
    ----------------------------------------
    Total                     13.484ns (7.134ns logic, 6.350ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
CPU : 2.13 / 2.17 s | Elapsed : 2.00 / 3.00 s
 
--> 
EXEWRAP detected that program 'C:/Programlar/Xilinx/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.2.03i - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd c:/programlar/xilinx/bin/stack/_ngo -nt timestamp -p
xc2s30-tq144-5 stack.ngc stack.ngd 

Reading NGO file "C:/Programlar/Xilinx/bin/stack/stack.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "stack.ngd" ...

Writing NGDBUILD log file "stack.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__constEditor_exewrap.rsp'


Creating TCL Process
copy Foundation UCF template
Starting: 'constraints_editor stack.ucf stack.ngd'


Tcl C:/Programlar/Xilinx/data/projnav/constEditor.tcl detected that program 'constraints_editor stack.ucf stack.ngd' completed successfully.

call Constraints Editor completed
Starting: 'chkdate'


Tcl C:/Programlar/Xilinx/data/projnav/constEditor.tcl detected that program 'chkdate' completed successfully.

 Implementation Results have been RESET !
 Please re-run the 'Implement Design' process so that your constraint changes are incorporated.
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.2.03i - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd c:/programlar/xilinx/bin/stack/_ngo -nt timestamp -p
xc2s30-tq144-5 stack.ngc stack.ngd 

Reading NGO file "C:/Programlar/Xilinx/bin/stack/stack.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "stack.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "stack.ngd" ...

Writing NGDBUILD log file "stack.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.2.03i - Map E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "2s30tq144-5".
Removing unused or disabled logic...
Running cover...
Writing file stack.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "stack.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:    1
   Number of Slices:                 34 out of    432    7%
   Number of Slices containing
      unrelated logic:                0 out of     34    0%
   Number of Slice Flip Flops:       29 out of    864    3%
   Number of 4 input LUTs:           67 out of    864    7%
   Number of bonded IOBs:            19 out of     92   20%
Total equivalent gate count for design:  715
Additional JTAG gate count for IOBs:  912

Mapping completed.
See MAP report file "stack.mrp" for details.
Tcl C:/Programlar/Xilinx/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.2.03i - Par E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: stack.pcf

Loading design for application par from file par_temp.ncd.
   "stack" is an NCD, version 2.37, device xc2s30, package tq144, speed -5
Loading device for application par from file '2s30.nph' in environment
C:/Programlar/Xilinx.
Device speed data version:  PRELIMINARY 1.23 2001-12-19.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External IOBs            19 out of 92     20%
      Number of LOCed External IOBs   19 out of 19    100%

   Number of SLICEs                   34 out of 432     7%




Overall effort level (-ol):   2 (set by user)
Placer effort level (-pl):    2 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    2 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting the placer. REAL time: 0 secs 
Placement pass 1 ....
Placer score = 6465
Placement pass 2 ........
Placer score = 5220
Optimizing ... 
Placer score = 3840
All IOBs have been constrained to specific sites.
Placer completed in real time: 0 secs 

Dumping design to file stack.ncd.

Total REAL time to Placer completion: 0 secs 
Total CPU time to Placer completion: 0 secs 

0 connection(s) routed; 328 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 0 secs 
Starting iterative routing. 
Routing active signals.
.....
End of iteration 1 
328 successful; 0 unrouted; (0) REAL time: 0 secs 
Constraints are met. 
Total REAL time: 0 secs 
Total CPU  time: 0 secs 
End of route.  328 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 0 secs 
Total CPU time to Router completion: 0 secs 

Generating PAR statistics.
Dumping design to file stack.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 0 secs 
Total CPU time to PAR completion: 0 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Programlar/Xilinx/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

Starting: 'exewrap -tcl -command C:/Programlar/Xilinx/data/projnav/_bitgen.tcl bitgen.rsp stack'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Programlar/Xilinx/data/projnav/_utTObit.tcl stack'


Creating TCL Process
Starting: 'bitgen -f stack.ut stack.ncd'


Release 4.2.03i - Bitgen E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file stack.ncd.
   "stack" is an NCD, version 2.37, device xc2s30, package tq144, speed -5
Loading device for application Bitgen from file '2s30.nph' in environment
C:/Programlar/Xilinx.
Opened constraints file stack.pcf.

Mon Jun 06 02:37:22 2005

Running DRC.
WARNING:DesignRules:372 - Netcheck: Gated clock. Clock net N130 is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.
Creating bit map...
Saving bit stream in "stack.bit".
Bitstream generation is complete.
Tcl C:/Programlar/Xilinx/data/projnav/_utTObit.tcl detected that program 'bitgen -f stack.ut stack.ncd' completed successfully.


Done: completed successfully.

