#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 24 19:59:59 2019
# Process ID: 10335
# Current directory: /home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1
# Command line: vivado -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: /home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/system_wrapper.vds
# Journal file: /home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/wrg/evo_860/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.570 ; gain = 110.871 ; free physical = 6053 ; free virtual = 10335
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10413 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1391.996 ; gain = 52.426 ; free physical = 5942 ; free virtual = 10224
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_counter_0_0' [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_counter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_counter_0_0' (1#1) [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_counter_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'counter_0' of module 'system_counter_0_0' requires 5 connections, but only 4 given [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/synth/system.v:31]
INFO: [Synth 8-6157] synthesizing module 'system_counter_1_0' [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_counter_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_counter_1_0' (2#1) [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_counter_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'counter_1' of module 'system_counter_1_0' requires 5 connections, but only 4 given [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/synth/system.v:36]
INFO: [Synth 8-6157] synthesizing module 'system_lut_0_0' [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lut_0_0' (3#1) [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_lut_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (4#1) [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/.Xil/Vivado-10335-wrg-900X5N/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (5#1) [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (6#1) [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.621 ; gain = 97.051 ; free physical = 5950 ; free virtual = 10233
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.621 ; gain = 97.051 ; free physical = 5949 ; free virtual = 10232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1436.621 ; gain = 97.051 ; free physical = 5949 ; free virtual = 10232
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_counter_0_0/system_counter_0_0/system_counter_0_0_in_context.xdc] for cell 'system_i/counter_0'
Finished Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_counter_0_0/system_counter_0_0/system_counter_0_0_in_context.xdc] for cell 'system_i/counter_0'
Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_counter_1_0/system_counter_1_0/system_counter_1_0_in_context.xdc] for cell 'system_i/counter_1'
Finished Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_counter_1_0/system_counter_1_0/system_counter_1_0_in_context.xdc] for cell 'system_i/counter_1'
Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_lut_0_0/system_lut_0_0/system_lut_0_0_in_context.xdc] for cell 'system_i/lut_0'
Finished Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_lut_0_0/system_lut_0_0/system_lut_0_0_in_context.xdc] for cell 'system_i/lut_0'
Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Finished Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Parsing XDC File [/home/wrg/tmp/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'je[0]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'je[1]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'je[2]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'je[3]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:151]
WARNING: [Vivado 12-584] No ports matched 'je[4]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:152]
WARNING: [Vivado 12-584] No ports matched 'je[5]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:153]
WARNING: [Vivado 12-584] No ports matched 'je[6]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:154]
WARNING: [Vivado 12-584] No ports matched 'je[7]'. [/home/wrg/tmp/Zybo-Z7-Master.xdc:155]
Finished Parsing XDC File [/home/wrg/tmp/Zybo-Z7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wrg/tmp/Zybo-Z7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wrg/tmp/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.191 ; gain = 0.000 ; free physical = 5704 ; free virtual = 9988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.191 ; gain = 325.621 ; free physical = 5781 ; free virtual = 10065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.191 ; gain = 325.621 ; free physical = 5781 ; free virtual = 10065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/counter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/lut_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.191 ; gain = 325.621 ; free physical = 5783 ; free virtual = 10066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.191 ; gain = 325.621 ; free physical = 5782 ; free virtual = 10066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.191 ; gain = 325.621 ; free physical = 5770 ; free virtual = 10055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1692.191 ; gain = 352.621 ; free physical = 5640 ; free virtual = 9926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1692.191 ; gain = 352.621 ; free physical = 5640 ; free virtual = 9926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:39 . Memory (MB): peak = 1692.191 ; gain = 352.621 ; free physical = 5640 ; free virtual = 9926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |system_counter_0_0    |         1|
|2     |system_counter_1_0    |         1|
|3     |system_lut_0_0        |         1|
|4     |system_xlconstant_0_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |system_counter_0_0    |     1|
|2     |system_counter_1_0    |     1|
|3     |system_lut_0_0        |     1|
|4     |system_xlconstant_0_0 |     1|
|5     |IBUF                  |     2|
|6     |OBUF                  |     8|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |    38|
|2     |  system_i |system |    28|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.191 ; gain = 353.621 ; free physical = 5640 ; free virtual = 9927
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1693.191 ; gain = 125.051 ; free physical = 5699 ; free virtual = 9986
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 1693.199 ; gain = 353.621 ; free physical = 5699 ; free virtual = 9986
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1706.191 ; gain = 366.621 ; free physical = 5688 ; free virtual = 9975
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wrg/tmp/sine_wave_generator/sine_wave_generator.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1706.191 ; gain = 0.000 ; free physical = 5689 ; free virtual = 9975
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 20:00:52 2019...
