// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "09/18/2019 22:49:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	reset,
	original,
	btn,
	vga_hs,
	vga_vs,
	vga_blank_n,
	clockVGA,
	red,
	green,
	blue);
input 	clk;
input 	reset;
input 	original;
input 	[2:0] btn;
output 	vga_hs;
output 	vga_vs;
output 	vga_blank_n;
output 	clockVGA;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// vga_hs	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vs	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clockVGA	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// original	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[1]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// btn[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vga|map|Mult0~8 ;
wire \vga|map|Mult0~9 ;
wire \vga|map|Mult0~10 ;
wire \vga|map|Mult0~11 ;
wire \vga|map|Mult0~12 ;
wire \vga|map|Mult0~13 ;
wire \vga|map|Mult0~14 ;
wire \vga|map|Mult0~15 ;
wire \vga|map|Mult0~16 ;
wire \vga|map|Mult0~17 ;
wire \vga|map|Mult0~18 ;
wire \vga|map|Mult0~19 ;
wire \vga|map|Mult0~20 ;
wire \vga|map|Mult0~21 ;
wire \vga|map|Mult0~22 ;
wire \vga|map|Mult0~23 ;
wire \vga|map|Mult0~24 ;
wire \vga|map|Mult0~25 ;
wire \vga|map|Mult0~26 ;
wire \vga|map|Mult0~27 ;
wire \vga|map|Mult0~28 ;
wire \vga|map|Mult0~29 ;
wire \vga|map|Mult0~30 ;
wire \vga|map|Mult0~31 ;
wire \vga|map|Mult0~32 ;
wire \vga|map|Mult0~33 ;
wire \vga|map|Mult0~34 ;
wire \vga|map|Mult0~35 ;
wire \vga|map|Mult0~36 ;
wire \vga|map|Mult0~37 ;
wire \vga|map|Mult0~38 ;
wire \vga|map|Mult0~39 ;
wire \vga|map|Mult0~40 ;
wire \vga|map|Mult0~41 ;
wire \vga|map|Mult0~42 ;
wire \vga|map|Mult0~43 ;
wire \vga|map|Mult0~44 ;
wire \vga|map|Mult0~45 ;
wire \vga|map|Mult0~46 ;
wire \vga|map|Mult0~47 ;
wire \vga|map|Mult0~48 ;
wire \vga|map|Mult0~49 ;
wire \vga|map|Mult0~50 ;
wire \vga|map|Mult0~51 ;
wire \vga|map|Mult0~52 ;
wire \vga|map|Mult0~53 ;
wire \CPU|alu|arithmetic|mul|Mult0~8 ;
wire \CPU|alu|arithmetic|mul|Mult0~9 ;
wire \CPU|alu|arithmetic|mul|Mult0~10 ;
wire \CPU|alu|arithmetic|mul|Mult0~11 ;
wire \CPU|alu|arithmetic|mul|Mult0~12 ;
wire \CPU|alu|arithmetic|mul|Mult0~13 ;
wire \CPU|alu|arithmetic|mul|Mult0~14 ;
wire \CPU|alu|arithmetic|mul|Mult0~15 ;
wire \CPU|alu|arithmetic|mul|Mult0~16 ;
wire \CPU|alu|arithmetic|mul|Mult0~17 ;
wire \CPU|alu|arithmetic|mul|Mult0~18 ;
wire \CPU|alu|arithmetic|mul|Mult0~19 ;
wire \CPU|alu|arithmetic|mul|Mult0~20 ;
wire \CPU|alu|arithmetic|mul|Mult0~21 ;
wire \CPU|alu|arithmetic|mul|Mult0~22 ;
wire \CPU|alu|arithmetic|mul|Mult0~23 ;
wire \CPU|alu|arithmetic|mul|Mult0~24 ;
wire \CPU|alu|arithmetic|mul|Mult0~25 ;
wire \CPU|alu|arithmetic|mul|Mult0~26 ;
wire \CPU|alu|arithmetic|mul|Mult0~27 ;
wire \CPU|alu|arithmetic|mul|Mult0~28 ;
wire \CPU|alu|arithmetic|mul|Mult0~29 ;
wire \CPU|alu|arithmetic|mul|Mult0~30 ;
wire \CPU|alu|arithmetic|mul|Mult0~31 ;
wire \CPU|alu|arithmetic|mul|Mult0~32 ;
wire \CPU|alu|arithmetic|mul|Mult0~33 ;
wire \CPU|alu|arithmetic|mul|Mult0~34 ;
wire \CPU|alu|arithmetic|mul|Mult0~35 ;
wire \CPU|alu|arithmetic|mul|Mult0~36 ;
wire \CPU|alu|arithmetic|mul|Mult0~37 ;
wire \CPU|alu|arithmetic|mul|Mult0~38 ;
wire \CPU|alu|arithmetic|mul|Mult0~39 ;
wire \CPU|alu|arithmetic|mul|Mult0~40 ;
wire \CPU|alu|arithmetic|mul|Mult0~41 ;
wire \CPU|alu|arithmetic|mul|Mult0~42 ;
wire \CPU|alu|arithmetic|mul|Mult0~43 ;
wire \CPU|alu|arithmetic|mul|Mult0~44 ;
wire \CPU|alu|arithmetic|mul|Mult0~45 ;
wire \CPU|alu|arithmetic|mul|Mult0~46 ;
wire \CPU|alu|arithmetic|mul|Mult0~47 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \vga|VGAClkDivisor|counter~0_combout ;
wire \vga|VGAClkDivisor|counter~q ;
wire \vga|VGAClkDivisor|clk25Mhz~0_combout ;
wire \vga|VGAClkDivisor|clk25Mhz~q ;
wire \vga|VGASync|Add0~37_sumout ;
wire \vga|VGASync|hCounter[0]~SCLR_LUT_combout ;
wire \reset~input_o ;
wire \vga|VGASync|hCounter[0]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~38 ;
wire \vga|VGASync|Add0~21_sumout ;
wire \vga|VGASync|hCounter[1]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[1]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~22 ;
wire \vga|VGASync|Add0~17_sumout ;
wire \vga|VGASync|hCounter[2]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[2]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~18 ;
wire \vga|VGASync|Add0~13_sumout ;
wire \vga|VGASync|hCounter[3]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[3]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~14 ;
wire \vga|VGASync|Add0~25_sumout ;
wire \vga|VGASync|hCounter[4]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[4]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~26 ;
wire \vga|VGASync|Add0~29_sumout ;
wire \vga|VGASync|hCounter[5]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[5]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~30 ;
wire \vga|VGASync|Add0~34 ;
wire \vga|VGASync|Add0~9_sumout ;
wire \vga|VGASync|hCounter[7]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[7]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~10 ;
wire \vga|VGASync|Add0~1_sumout ;
wire \vga|VGASync|hCounter[8]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[8]~_Duplicate_1_q ;
wire \vga|VGASync|Add0~2 ;
wire \vga|VGASync|Add0~5_sumout ;
wire \vga|VGASync|Equal0~1_combout ;
wire \vga|VGASync|Equal0~2_combout ;
wire \vga|VGASync|Equal0~3_combout ;
wire \vga|VGASync|Add0~33_sumout ;
wire \vga|VGASync|hCounter[6]~SCLR_LUT_combout ;
wire \vga|VGASync|hCounter[6]~_Duplicate_1_q ;
wire \vga|VGASync|hSync~0_combout ;
wire \vga|VGASync|hSync~1_combout ;
wire \vga|VGASync|Add1~37_sumout ;
wire \vga|VGASync|vCounter[0]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[0]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~38 ;
wire \vga|VGASync|Add1~29_sumout ;
wire \vga|VGASync|vCounter[1]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[1]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~30 ;
wire \vga|VGASync|Add1~33_sumout ;
wire \vga|VGASync|vCounter[2]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[2]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~34 ;
wire \vga|VGASync|Add1~17_sumout ;
wire \vga|VGASync|vCounter[3]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[3]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~18 ;
wire \vga|VGASync|Add1~21_sumout ;
wire \vga|VGASync|vCounter[4]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[4]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~22 ;
wire \vga|VGASync|Add1~1_sumout ;
wire \vga|VGASync|vCounter[5]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[5]~_Duplicate_1_q ;
wire \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q ;
wire \vga|VGASync|Add1~2 ;
wire \vga|VGASync|Add1~5_sumout ;
wire \vga|VGASync|vCounter[6]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[6]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~6 ;
wire \vga|VGASync|Add1~9_sumout ;
wire \vga|VGASync|vCounter[7]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[7]~_Duplicate_1_q ;
wire \vga|VGASync|Add1~10 ;
wire \vga|VGASync|Add1~14 ;
wire \vga|VGASync|Add1~25_sumout ;
wire \vga|VGASync|refreshVSync~1_combout ;
wire \vga|VGASync|refreshVSync~0_combout ;
wire \vga|VGASync|refreshVSync~combout ;
wire \vga|VGASync|Add1~13_sumout ;
wire \vga|VGASync|vCounter[8]~SCLR_LUT_combout ;
wire \vga|VGASync|vCounter[8]~_Duplicate_1_q ;
wire \vga|VGASync|vSync~0_combout ;
wire \vga|VGASync|vSync~1_combout ;
wire \vga|VGASync|LessThan0~0_combout ;
wire \vga|VGASync|vidOn~0_combout ;
wire \vga|VGASync|Equal0~0_combout ;
wire \vga|VGASync|vidOn~1_combout ;
wire \divisor|clk25Mhz~0_combout ;
wire \divisor|clk25Mhz~q ;
wire \CPU|ff|q[2]~_wirecell_combout ;
wire \CPU|ff|q[2]~feeder_combout ;
wire \CPU|adder1|generate_N_bit_Adder[3].f|s~combout ;
wire \CPU|ff|q[3]~feeder_combout ;
wire \im|Mux1~0_combout ;
wire \CPU|adder1|generate_N_bit_Adder[9].f|s~combout ;
wire \CPU|ff|q[9]~feeder_combout ;
wire \CPU|decode|mux1|z[1]~1_combout ;
wire \im|Mux5~0_combout ;
wire \im|Mux8~3_combout ;
wire \im|Mux8~2_combout ;
wire \im|Mux8~4_combout ;
wire \im|Mux8~6_combout ;
wire \im|Mux8~5_combout ;
wire \im|Mux8~7_combout ;
wire \im|Mux8~0_combout ;
wire \im|Mux3~3_combout ;
wire \im|Mux8~1_combout ;
wire \im|Mux8~8_combout ;
wire \im|Mux3~6_combout ;
wire \im|Mux3~7_combout ;
wire \im|Mux3~2_combout ;
wire \im|Mux6~2_combout ;
wire \im|Mux17~0_combout ;
wire \im|Mux6~0_combout ;
wire \im|Mux6~1_combout ;
wire \im|Mux6~3_combout ;
wire \CPU|decode|mov_src~1_combout ;
wire \CPU|decode|mov_src~2_combout ;
wire \im|Mux3~0_combout ;
wire \im|Mux3~5_combout ;
wire \im|Mux9~2_combout ;
wire \im|Mux9~3_combout ;
wire \im|Mux9~4_combout ;
wire \im|Mux9~0_combout ;
wire \im|Mux9~1_combout ;
wire \CPU|mux3|z[7]~0_combout ;
wire \im|Mux10~3_combout ;
wire \im|Mux10~2_combout ;
wire \im|Mux10~4_combout ;
wire \im|Mux10~1_combout ;
wire \im|Mux10~5_combout ;
wire \mem_read~0_combout ;
wire \CPU|mux3|z[7]~1_combout ;
wire \im|Mux12~2_combout ;
wire \im|Mux12~0_combout ;
wire \im|Mux12~1_combout ;
wire \im|Mux12~3_combout ;
wire \CPU|mux_reg1|z[0]~1_combout ;
wire \im|Mux18~2_combout ;
wire \im|Mux21~0_combout ;
wire \im|Mux21~1_combout ;
wire \CPU|mux2|z[2]~76_combout ;
wire \CPU|decode|mux1|z[0]~2_combout ;
wire \im|Mux18~0_combout ;
wire \im|Mux18~1_combout ;
wire \im|Mux18~3_combout ;
wire \im|Mux17~2_combout ;
wire \im|Mux17~1_combout ;
wire \im|Mux17~4_combout ;
wire \im|Mux17~3_combout ;
wire \im|Mux17~5_combout ;
wire \CPU|mux2|z[5]~109_combout ;
wire \CPU|decode|alu_src~0_combout ;
wire \CPU|mux2|z[18]~99_combout ;
wire \im|Mux11~1_combout ;
wire \im|Mux11~0_combout ;
wire \im|Mux11~2_combout ;
wire \im|Mux11~3_combout ;
wire \CPU|mux_reg1|z[1]~0_combout ;
wire \CPU|mux3|z[7]~3_combout ;
wire \CPU|mux3|z[7]~6_combout ;
wire \CPU|mux2|z[7]~9_combout ;
wire \im|Mux20~0_combout ;
wire \im|Mux3~1_combout ;
wire \im|Mux20~1_combout ;
wire \im|Mux20~2_combout ;
wire \CPU|mux2|z[12]~6_combout ;
wire \CPU|mux2|z[12]~7_combout ;
wire \im|Mux19~0_combout ;
wire \im|Mux19~1_combout ;
wire \im|Mux19~2_combout ;
wire \im|Mux19~5_combout ;
wire \im|Mux3~4_combout ;
wire \im|Mux19~6_combout ;
wire \im|Mux19~3_combout ;
wire \im|Mux19~4_combout ;
wire \im|Mux19~7_combout ;
wire \CPU|mux2|z[5]~1_combout ;
wire \CPU|adder1|generate_N_bit_Adder[10].f|s~combout ;
wire \CPU|ff|q[10]~feeder_combout ;
wire \CPU|mux1|z[10]~18_combout ;
wire \CPU|rf|rf~7_combout ;
wire \im|Mux15~1_combout ;
wire \im|Mux15~2_combout ;
wire \im|Mux15~0_combout ;
wire \im|Mux15~3_combout ;
wire \im|Mux13~0_combout ;
wire \im|Mux13~3_combout ;
wire \im|Mux13~1_combout ;
wire \im|Mux13~2_combout ;
wire \CPU|rf|rf~1_combout ;
wire \im|Mux14~1_combout ;
wire \im|Mux14~3_combout ;
wire \im|Mux14~0_combout ;
wire \im|Mux14~2_combout ;
wire \im|Mux16~0_combout ;
wire \im|Mux16~1_combout ;
wire \im|Mux16~3_combout ;
wire \im|Mux16~2_combout ;
wire \im|Mux16~4_combout ;
wire \CPU|rf|Decoder0~0_combout ;
wire \CPU|rf|Decoder0~11_combout ;
wire \CPU|rf|rf[0][10]~q ;
wire \CPU|rf|rf[3][10]~feeder_combout ;
wire \CPU|rf|rf[3][10]~q ;
wire \CPU|rf|Decoder0~9_combout ;
wire \CPU|rf|Decoder0~12_combout ;
wire \CPU|rf|rf[1][10]~q ;
wire \CPU|rf|Decoder0~13_combout ;
wire \CPU|rf|rf[2][10]~q ;
wire \CPU|mux3|z[10]~35_combout ;
wire \CPU|rf|Decoder0~1_combout ;
wire \CPU|rf|Decoder0~5_combout ;
wire \CPU|rf|rf[6][10]~q ;
wire \CPU|rf|Decoder0~3_combout ;
wire \CPU|rf|Decoder0~4_combout ;
wire \CPU|rf|rf[5][10]~q ;
wire \CPU|rf|Decoder0~6_combout ;
wire \CPU|rf|rf[7][10]~q ;
wire \CPU|rf|Decoder0~2_combout ;
wire \CPU|rf|rf[4][10]~q ;
wire \CPU|mux3|z[10]~36_combout ;
wire \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ;
wire \CPU|adder2|generate_N_bit_Adder[10].f|s~combout ;
wire \CPU|rf|Decoder0~8_combout ;
wire \CPU|rf|rf[10][10]~q ;
wire \CPU|rf|Decoder0~7_combout ;
wire \CPU|rf|rf[8][10]~q ;
wire \CPU|mux3|z[10]~37_combout ;
wire \CPU|rf|Decoder0~10_combout ;
wire \CPU|rf|rf[9][10]~q ;
wire \CPU|mux3|z[7]~5_combout ;
wire \CPU|mux3|z[10]~38_combout ;
wire \CPU|mux3|z[10]~39_combout ;
wire \CPU|mux2|z[10]~35_combout ;
wire \CPU|mux2|z[10]~32_combout ;
wire \CPU|mux2|z[5]~3_combout ;
wire \CPU|mux2|z[5]~2_combout ;
wire \CPU|mux2|z[10]~33_combout ;
wire \CPU|mux2|z[10]~34_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[10]~5_combout ;
wire \CPU|adder2|generate_N_bit_Adder[4].f|s~combout ;
wire \CPU|rf|rf[4][3]~q ;
wire \CPU|rf|rf[7][3]~q ;
wire \CPU|rf|rf[6][3]~q ;
wire \CPU|rf|rf[5][3]~q ;
wire \CPU|mux3|z[3]~73_combout ;
wire \CPU|rf|rf[3][3]~q ;
wire \CPU|rf|rf[0][3]~q ;
wire \CPU|rf|rf[1][3]~q ;
wire \CPU|rf|rf[2][3]~q ;
wire \CPU|mux3|z[3]~72_combout ;
wire \CPU|mux3|z[3]~74_combout ;
wire \CPU|mux2|z[3]~67_combout ;
wire \CPU|rf|rf[10][3]~q ;
wire \CPU|rf|rf[8][3]~feeder_combout ;
wire \CPU|rf|rf[8][3]~q ;
wire \CPU|mux2|z[3]~68_combout ;
wire \CPU|mux2|z[3]~69_combout ;
wire \CPU|mux2|z[5]~51_combout ;
wire \CPU|mux2|z[5]~52_combout ;
wire \CPU|mux2|z[3]~70_combout ;
wire \CPU|mux2|z[3]~71_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ;
wire \CPU|mux2|z[1]~81_combout ;
wire \CPU|mux2|z[1]~156_combout ;
wire \CPU|mux2|z[1]~82_combout ;
wire \CPU|rf|rf[0][1]~q ;
wire \CPU|rf|rf[2][1]~q ;
wire \CPU|rf|rf[3][1]~q ;
wire \CPU|rf|rf[1][1]~q ;
wire \CPU|mux2|z[1]~80_combout ;
wire \CPU|mux2|z[1]~83_combout ;
wire \CPU|rf|rf[4][1]~q ;
wire \CPU|rf|rf[5][1]~q ;
wire \CPU|rf|rf[7][1]~q ;
wire \CPU|rf|rf[6][1]~q ;
wire \CPU|mux3|z[1]~82_combout ;
wire \CPU|mux3|z[1]~81_combout ;
wire \CPU|mux3|z[1]~83_combout ;
wire \CPU|rf|rf[8][1]~q ;
wire \CPU|rf|rf[10][1]~q ;
wire \CPU|mux3|z[1]~79_combout ;
wire \CPU|rf|rf[9][1]~q ;
wire \CPU|mux3|z[1]~78_combout ;
wire \CPU|mux3|z[1]~80_combout ;
wire \CPU|mux2|z[1]~77_combout ;
wire \CPU|mux2|z[1]~78_combout ;
wire \CPU|mux2|z[1]~79_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1_combout ;
wire \CPU|rf|rf[10][0]~q ;
wire \CPU|rf|rf[8][0]~feeder_combout ;
wire \CPU|rf|rf[8][0]~q ;
wire \CPU|mux3|z[0]~85_combout ;
wire \CPU|rf|rf[9][0]~q ;
wire \CPU|mux3|z[0]~84_combout ;
wire \CPU|mux3|z[0]~86_combout ;
wire \CPU|rf|rf[5][0]~q ;
wire \CPU|rf|rf[4][0]~q ;
wire \CPU|rf|rf[7][0]~feeder_combout ;
wire \CPU|rf|rf[7][0]~q ;
wire \CPU|rf|rf[6][0]~q ;
wire \CPU|mux3|z[0]~88_combout ;
wire \CPU|rf|rf[2][0]~q ;
wire \CPU|rf|rf[1][0]~q ;
wire \CPU|rf|rf[0][0]~q ;
wire \CPU|rf|rf[3][0]~q ;
wire \CPU|mux3|z[0]~87_combout ;
wire \CPU|mux3|z[0]~89_combout ;
wire \im|Mux23~6_combout ;
wire \im|Mux23~1_combout ;
wire \im|Mux23~0_combout ;
wire \im|Mux23~2_combout ;
wire \CPU|mux2|z[0]~87_combout ;
wire \CPU|mux2|z[0]~88_combout ;
wire \CPU|mux2|z[0]~85_combout ;
wire \CPU|mux2|z[0]~84_combout ;
wire \CPU|mux2|z[0]~86_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ;
wire \CPU|rf|rf[1][4]~q ;
wire \CPU|rf|rf[2][4]~q ;
wire \CPU|rf|rf[3][4]~q ;
wire \CPU|rf|rf[0][4]~q ;
wire \CPU|mux3|z[4]~137_combout ;
wire \CPU|mux2|z[4]~65_combout ;
wire \CPU|mux2|z[4]~66_combout ;
wire \CPU|rf|rf[8][4]~q ;
wire \CPU|mux3|z[4]~65_combout ;
wire \CPU|rf|rf[10][4]~q ;
wire \CPU|mux3|z[4]~66_combout ;
wire \CPU|rf|rf[6][4]~q ;
wire \CPU|rf|rf[7][4]~q ;
wire \CPU|rf|rf[5][4]~q ;
wire \CPU|rf|rf[4][4]~q ;
wire \CPU|mux3|z[4]~64_combout ;
wire \CPU|mux3|z[4]~67_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout ;
wire \CPU|mux3|z[4]~68_combout ;
wire \CPU|rf|rf[1][5]~q ;
wire \CPU|rf|rf[3][5]~q ;
wire \CPU|rf|rf[0][5]~q ;
wire \CPU|mux3|z[5]~141_combout ;
wire \CPU|adder2|generate_N_bit_Adder[5].f|s~combout ;
wire \CPU|rf|rf[9][5]~q ;
wire \CPU|mux3|z[5]~60_combout ;
wire \CPU|rf|rf[10][5]~q ;
wire \CPU|rf|rf[8][5]~q ;
wire \CPU|mux3|z[5]~61_combout ;
wire \CPU|rf|rf[6][5]~q ;
wire \CPU|rf|rf[4][5]~q ;
wire \CPU|rf|rf[5][5]~feeder_combout ;
wire \CPU|rf|rf[5][5]~q ;
wire \CPU|rf|rf[7][5]~q ;
wire \CPU|mux3|z[5]~59_combout ;
wire \CPU|mux3|z[5]~62_combout ;
wire \CPU|mux3|z[5]~63_combout ;
wire \CPU|rf|rf[0][6]~feeder_combout ;
wire \CPU|rf|rf[0][6]~q ;
wire \CPU|rf|rf[3][6]~q ;
wire \CPU|rf|rf[2][6]~q ;
wire \CPU|rf|rf[1][6]~q ;
wire \CPU|mux2|z[6]~56_combout ;
wire \CPU|adder2|generate_N_bit_Adder[6].f|s~combout ;
wire \CPU|rf|rf[6][6]~q ;
wire \CPU|rf|rf[5][6]~q ;
wire \CPU|rf|rf[7][6]~q ;
wire \CPU|mux2|z[6]~54_combout ;
wire \CPU|rf|rf[10][6]~q ;
wire \CPU|rf|rf[8][6]~q ;
wire \CPU|rf|rf[9][6]~q ;
wire \CPU|mux2|z[6]~53_combout ;
wire \CPU|mux2|z[6]~55_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ;
wire \CPU|rf|rf[2][8]~q ;
wire \CPU|rf|rf[1][8]~q ;
wire \CPU|rf|rf[3][8]~q ;
wire \CPU|rf|rf[0][8]~q ;
wire \CPU|mux3|z[8]~149_combout ;
wire \CPU|mux3|z[8]~126_combout ;
wire \CPU|rf|rf[10][11]~q ;
wire \CPU|rf|rf[9][11]~q ;
wire \CPU|rf|rf[8][11]~q ;
wire \CPU|mux2|z[11]~29_combout ;
wire \CPU|rf|rf[4][11]~q ;
wire \CPU|rf|rf[5][11]~q ;
wire \CPU|rf|rf[7][11]~q ;
wire \CPU|mux2|z[11]~28_combout ;
wire \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout ;
wire \CPU|adder2|generate_N_bit_Adder[11].f|s~combout ;
wire \CPU|mux2|z[11]~30_combout ;
wire \CPU|rf|rf[0][11]~q ;
wire \CPU|rf|rf[1][11]~q ;
wire \CPU|rf|rf[3][11]~q ;
wire \CPU|rf|rf[2][11]~q ;
wire \CPU|mux2|z[11]~31_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ;
wire \CPU|adder2|generate_N_bit_Adder[9].f|s~combout ;
wire \CPU|rf|rf[6][9]~q ;
wire \CPU|rf|rf[5][9]~q ;
wire \CPU|rf|rf[4][9]~q ;
wire \CPU|rf|rf[7][9]~q ;
wire \CPU|mux2|z[9]~36_combout ;
wire \CPU|rf|rf[9][9]~feeder_combout ;
wire \CPU|rf|rf[9][9]~q ;
wire \CPU|rf|rf[8][9]~feeder_combout ;
wire \CPU|rf|rf[8][9]~q ;
wire \CPU|mux2|z[9]~37_combout ;
wire \CPU|mux2|z[9]~38_combout ;
wire \CPU|rf|rf[2][9]~q ;
wire \CPU|rf|rf[3][9]~q ;
wire \CPU|rf|rf[0][9]~feeder_combout ;
wire \CPU|rf|rf[0][9]~q ;
wire \CPU|rf|rf[1][9]~q ;
wire \CPU|mux2|z[9]~39_combout ;
wire \CPU|mux2|z[9]~40_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[9]~6_combout ;
wire \CPU|adder2|generate_N_bit_Adder[8].f|s~combout ;
wire \CPU|rf|rf[8][8]~feeder_combout ;
wire \CPU|rf|rf[8][8]~q ;
wire \CPU|rf|rf[10][8]~q ;
wire \CPU|mux2|z[8]~42_combout ;
wire \CPU|rf|rf[6][8]~q ;
wire \CPU|rf|rf[7][8]~q ;
wire \CPU|rf|rf[5][8]~feeder_combout ;
wire \CPU|rf|rf[5][8]~q ;
wire \CPU|rf|rf[4][8]~q ;
wire \CPU|mux2|z[8]~41_combout ;
wire \CPU|mux2|z[8]~43_combout ;
wire \CPU|mux2|z[8]~44_combout ;
wire \CPU|mux2|z[8]~45_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout ;
wire \CPU|rf|rf[2][7]~feeder_combout ;
wire \CPU|rf|rf[2][7]~q ;
wire \CPU|rf|rf[3][7]~q ;
wire \CPU|rf|rf[0][7]~feeder_combout ;
wire \CPU|rf|rf[0][7]~q ;
wire \CPU|mux2|z[7]~49_combout ;
wire \CPU|mux2|z[7]~50_combout ;
wire \CPU|adder2|generate_N_bit_Adder[7].f|s~combout ;
wire \CPU|rf|rf[7][7]~q ;
wire \CPU|rf|rf[6][7]~q ;
wire \CPU|rf|rf[5][7]~q ;
wire \CPU|rf|rf[4][7]~q ;
wire \CPU|mux2|z[7]~46_combout ;
wire \CPU|rf|rf[10][7]~q ;
wire \CPU|rf|rf[8][7]~q ;
wire \CPU|rf|rf[9][7]~q ;
wire \CPU|mux2|z[7]~47_combout ;
wire \CPU|mux2|z[7]~48_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[7]~7_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ;
wire \CPU|rf|rf[8][12]~q ;
wire \CPU|rf|rf[9][12]~feeder_combout ;
wire \CPU|rf|rf[9][12]~q ;
wire \CPU|rf|rf[10][12]~q ;
wire \CPU|mux2|z[12]~25_combout ;
wire \CPU|rf|rf[6][12]~q ;
wire \CPU|rf|rf[5][12]~q ;
wire \CPU|rf|rf[4][12]~q ;
wire \CPU|mux2|z[12]~24_combout ;
wire \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout ;
wire \CPU|ff|q[12]~feeder_combout ;
wire \CPU|mux3|z[7]~50_combout ;
wire \CPU|mux3|z[7]~49_combout ;
wire \CPU|mux3|z[7]~51_combout ;
wire \CPU|mux3|z[7]~52_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout ;
wire \CPU|rf|rf[1][13]~q ;
wire \CPU|rf|rf[3][13]~feeder_combout ;
wire \CPU|rf|rf[3][13]~q ;
wire \CPU|rf|rf[2][13]~q ;
wire \CPU|rf|rf[0][13]~q ;
wire \CPU|mux3|z[13]~157_combout ;
wire \CPU|mux3|z[13]~105_combout ;
wire \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout ;
wire \CPU|adder1|generate_N_bit_Adder[13].f|s~combout ;
wire \CPU|ff|q[13]~feeder_combout ;
wire \CPU|mux1|z[13]~23_combout ;
wire \CPU|ff|q[14]~feeder_combout ;
wire \CPU|mux2|z[13]~22_combout ;
wire \CPU|mux2|z[13]~23_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ;
wire \CPU|rf|rf~3_combout ;
wire \CPU|rf|rf[2][14]~q ;
wire \CPU|rf|rf[0][14]~feeder_combout ;
wire \CPU|rf|rf[0][14]~q ;
wire \CPU|rf|rf[3][14]~q ;
wire \CPU|rf|rf[1][14]~q ;
wire \CPU|mux2|z[14]~18_combout ;
wire \CPU|rf|rf[6][14]~q ;
wire \CPU|rf|rf[4][14]~q ;
wire \CPU|rf|rf[5][14]~q ;
wire \CPU|rf|rf[7][14]~q ;
wire \CPU|mux2|z[14]~15_combout ;
wire \CPU|rf|rf[9][14]~q ;
wire \CPU|rf|rf[8][14]~q ;
wire \CPU|rf|rf[10][14]~q ;
wire \CPU|mux2|z[14]~16_combout ;
wire \CPU|mux2|z[14]~17_combout ;
wire \im|Mux9~5_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ;
wire \CPU|rf|rf[2][15]~q ;
wire \CPU|rf|rf[3][15]~q ;
wire \CPU|rf|rf[1][15]~q ;
wire \CPU|mux2|z[15]~13_combout ;
wire \CPU|mux2|z[15]~14_combout ;
wire \CPU|rf|rf[4][15]~q ;
wire \CPU|rf|rf[7][15]~q ;
wire \CPU|rf|rf[5][15]~q ;
wire \CPU|rf|rf[6][15]~q ;
wire \CPU|mux2|z[15]~10_combout ;
wire \CPU|ff|q[15]~feeder_combout ;
wire \CPU|mux1|z[15]~25_combout ;
wire \CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout ;
wire \CPU|adder1|generate_N_bit_Adder[15].f|s~combout ;
wire \CPU|adder2|generate_N_bit_Adder[13].f|c_out~1_combout ;
wire \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ;
wire \CPU|adder2|generate_N_bit_Adder[15].f|s~combout ;
wire \CPU|rf|rf[9][15]~q ;
wire \CPU|rf|rf[8][15]~q ;
wire \CPU|rf|rf[10][15]~q ;
wire \CPU|mux2|z[15]~11_combout ;
wire \CPU|mux2|z[15]~12_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[15]~1_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ;
wire \CPU|rf|rf[0][16]~feeder_combout ;
wire \CPU|rf|rf[0][16]~q ;
wire \CPU|rf|rf[3][16]~q ;
wire \CPU|rf|rf[2][16]~q ;
wire \CPU|mux3|z[16]~2_combout ;
wire \CPU|adder2|generate_N_bit_Adder[16].f|s~combout ;
wire \CPU|rf|rf[8][16]~q ;
wire \CPU|rf|rf[9][16]~q ;
wire \CPU|rf|rf[10][16]~q ;
wire \CPU|mux3|z[16]~7_combout ;
wire \CPU|rf|rf[5][16]~q ;
wire \CPU|rf|rf[7][16]~q ;
wire \CPU|rf|rf[6][16]~q ;
wire \CPU|rf|rf[4][16]~q ;
wire \CPU|mux3|z[16]~4_combout ;
wire \CPU|mux3|z[16]~8_combout ;
wire \CPU|mux3|z[16]~9_combout ;
wire \CPU|rf|rf[7][17]~q ;
wire \CPU|rf|rf[4][17]~feeder_combout ;
wire \CPU|rf|rf[4][17]~q ;
wire \CPU|rf|rf[5][17]~q ;
wire \CPU|mux3|z[17]~91_combout ;
wire \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ;
wire \CPU|rf|rf[8][17]~q ;
wire \CPU|rf|rf[9][17]~q ;
wire \CPU|rf|rf[10][17]~q ;
wire \CPU|mux3|z[17]~92_combout ;
wire \CPU|mux3|z[17]~93_combout ;
wire \CPU|rf|rf[1][17]~q ;
wire \CPU|rf|rf[0][17]~q ;
wire \CPU|rf|rf[3][17]~q ;
wire \CPU|rf|rf[2][17]~q ;
wire \CPU|mux3|z[17]~90_combout ;
wire \CPU|mux3|z[17]~94_combout ;
wire \CPU|rf|rf[4][18]~q ;
wire \CPU|rf|rf[6][18]~feeder_combout ;
wire \CPU|rf|rf[6][18]~q ;
wire \CPU|rf|rf[5][18]~q ;
wire \CPU|rf|rf[7][18]~q ;
wire \CPU|mux2|z[18]~96_combout ;
wire \CPU|rf|rf[2][18]~q ;
wire \CPU|rf|rf[3][18]~q ;
wire \CPU|rf|rf[1][18]~feeder_combout ;
wire \CPU|rf|rf[1][18]~q ;
wire \CPU|mux2|z[18]~95_combout ;
wire \CPU|rf|rf[8][18]~q ;
wire \CPU|rf|rf[10][18]~q ;
wire \CPU|rf|rf[9][18]~q ;
wire \CPU|mux2|z[18]~97_combout ;
wire \CPU|ff|q[18]~feeder_combout ;
wire \CPU|mux1|z[18]~33_combout ;
wire \CPU|adder1|generate_N_bit_Adder[18].f|s~combout ;
wire \CPU|adder2|generate_N_bit_Adder[18].f|s~combout ;
wire \CPU|mux2|z[18]~98_combout ;
wire \CPU|mux2|z[18]~100_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout ;
wire \CPU|ff|q[19]~feeder_combout ;
wire \CPU|mux1|z[19]~34_combout ;
wire \CPU|adder1|generate_N_bit_Adder[19].f|s~combout ;
wire \CPU|adder2|generate_N_bit_Adder[19].f|s~combout ;
wire \CPU|rf|rf[4][19]~q ;
wire \CPU|rf|rf[5][19]~q ;
wire \CPU|rf|rf[6][19]~q ;
wire \CPU|rf|rf[7][19]~q ;
wire \CPU|mux2|z[19]~120_combout ;
wire \CPU|rf|rf[8][19]~q ;
wire \CPU|rf|rf[10][19]~q ;
wire \CPU|mux2|z[19]~121_combout ;
wire \CPU|mux2|z[19]~122_combout ;
wire \CPU|rf|rf[2][19]~feeder_combout ;
wire \CPU|rf|rf[2][19]~q ;
wire \CPU|rf|rf[1][19]~q ;
wire \CPU|rf|rf[3][19]~feeder_combout ;
wire \CPU|rf|rf[3][19]~q ;
wire \CPU|rf|rf[0][19]~feeder_combout ;
wire \CPU|rf|rf[0][19]~q ;
wire \CPU|mux2|z[19]~119_combout ;
wire \CPU|mux2|z[19]~123_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ;
wire \CPU|rf|rf[0][21]~q ;
wire \CPU|rf|rf[3][21]~q ;
wire \CPU|rf|rf[2][21]~q ;
wire \CPU|mux2|z[21]~110_combout ;
wire \CPU|rf|rf[7][21]~q ;
wire \CPU|rf|rf[5][21]~q ;
wire \CPU|rf|rf[6][21]~q ;
wire \CPU|rf|rf[4][21]~feeder_combout ;
wire \CPU|rf|rf[4][21]~q ;
wire \CPU|mux2|z[21]~111_combout ;
wire \CPU|ff|q[21]~feeder_combout ;
wire \CPU|mux1|z[21]~36_combout ;
wire \CPU|adder1|generate_N_bit_Adder[21].f|s~combout ;
wire \CPU|rf|rf[10][21]~q ;
wire \CPU|rf|rf[8][21]~feeder_combout ;
wire \CPU|rf|rf[8][21]~q ;
wire \CPU|rf|rf[9][21]~q ;
wire \CPU|mux2|z[21]~112_combout ;
wire \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout ;
wire \CPU|mux2|z[21]~113_combout ;
wire \CPU|mux2|z[21]~114_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ;
wire \CPU|rf|rf[1][22]~feeder_combout ;
wire \CPU|rf|rf[1][22]~q ;
wire \CPU|rf|rf[2][22]~feeder_combout ;
wire \CPU|rf|rf[2][22]~q ;
wire \CPU|rf|rf[0][22]~q ;
wire \CPU|rf|rf[3][22]~feeder_combout ;
wire \CPU|rf|rf[3][22]~q ;
wire \CPU|mux2|z[22]~124_combout ;
wire \CPU|rf|rf[6][22]~feeder_combout ;
wire \CPU|rf|rf[6][22]~q ;
wire \CPU|rf|rf[5][22]~feeder_combout ;
wire \CPU|rf|rf[5][22]~q ;
wire \CPU|rf|rf[7][22]~feeder_combout ;
wire \CPU|rf|rf[7][22]~q ;
wire \CPU|rf|rf[4][22]~feeder_combout ;
wire \CPU|rf|rf[4][22]~q ;
wire \CPU|mux2|z[22]~125_combout ;
wire \CPU|rf|rf[10][22]~q ;
wire \CPU|rf|rf[9][22]~q ;
wire \CPU|mux2|z[22]~126_combout ;
wire \CPU|adder2|generate_N_bit_Adder[22].f|s~combout ;
wire \CPU|mux2|z[22]~127_combout ;
wire \CPU|mux2|z[22]~128_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout ;
wire \CPU|rf|rf[6][20]~q ;
wire \CPU|rf|rf[7][20]~q ;
wire \CPU|rf|rf[4][20]~q ;
wire \CPU|mux2|z[20]~116_combout ;
wire \CPU|rf|rf[9][20]~q ;
wire \CPU|rf|rf[10][20]~q ;
wire \CPU|rf|rf[8][20]~q ;
wire \CPU|mux2|z[20]~117_combout ;
wire \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout ;
wire \CPU|mux2|z[20]~118_combout ;
wire \CPU|rf|rf[3][20]~q ;
wire \CPU|rf|rf[0][20]~q ;
wire \CPU|rf|rf[1][20]~q ;
wire \CPU|rf|rf[2][20]~q ;
wire \CPU|mux2|z[20]~115_combout ;
wire \CPU|mux2|z[20]~148_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[20]~16_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[19]~17_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ;
wire \CPU|alu|mux0|mux2|z[22]~41_combout ;
wire \CPU|rf|rf~24_combout ;
wire \CPU|rf|rf[8][22]~q ;
wire \CPU|mux3|z[22]~129_combout ;
wire \CPU|mux3|z[22]~119_combout ;
wire \CPU|mux3|z[22]~120_combout ;
wire \CPU|mux3|z[22]~130_combout ;
wire \CPU|mux3|z[22]~121_combout ;
wire \CPU|mux2|z[0]~101_combout ;
wire \CPU|mux2|z[0]~102_combout ;
wire \CPU|mux2|z[0]~103_combout ;
wire \CPU|mux2|z[0]~104_combout ;
wire \CPU|mux2|z[0]~105_combout ;
wire \CPU|mux2|z[1]~106_combout ;
wire \CPU|mux2|z[1]~152_combout ;
wire \CPU|mux2|z[1]~107_combout ;
wire \CPU|rf|rf[8][2]~q ;
wire \CPU|rf|rf[9][2]~q ;
wire \CPU|mux2|z[2]~73_combout ;
wire \CPU|rf|rf[7][2]~feeder_combout ;
wire \CPU|rf|rf[7][2]~q ;
wire \CPU|rf|rf[6][2]~q ;
wire \CPU|rf|rf[4][2]~q ;
wire \CPU|rf|rf[5][2]~q ;
wire \CPU|mux2|z[2]~72_combout ;
wire \CPU|mux2|z[2]~74_combout ;
wire \CPU|mux2|z[2]~134_combout ;
wire \CPU|mux2|z[3]~135_combout ;
wire \CPU|mux2|z[4]~136_combout ;
wire \CPU|mux2|z[5]~58_combout ;
wire \CPU|mux2|z[5]~57_combout ;
wire \CPU|mux2|z[5]~59_combout ;
wire \CPU|mux2|z[5]~137_combout ;
wire \CPU|mux2|z[6]~138_combout ;
wire \CPU|mux2|z[7]~139_combout ;
wire \CPU|mux2|z[8]~140_combout ;
wire \CPU|mux2|z[9]~141_combout ;
wire \CPU|mux2|z[10]~142_combout ;
wire \CPU|mux2|z[11]~143_combout ;
wire \CPU|rf|rf[1][12]~q ;
wire \CPU|rf|rf[0][12]~feeder_combout ;
wire \CPU|rf|rf[0][12]~q ;
wire \CPU|rf|rf[2][12]~q ;
wire \CPU|rf|rf[3][12]~q ;
wire \CPU|mux2|z[12]~27_combout ;
wire \CPU|mux2|z[12]~144_combout ;
wire \CPU|mux2|z[14]~145_combout ;
wire \CPU|mux2|z[15]~146_combout ;
wire \CPU|mux2|z[16]~4_combout ;
wire \CPU|mux2|z[16]~0_combout ;
wire \CPU|mux2|z[16]~5_combout ;
wire \CPU|mux2|z[16]~147_combout ;
wire \CPU|alu|mux0|mux2|z[19]~29_combout ;
wire \CPU|rf|rf~23_combout ;
wire \CPU|rf|rf[9][19]~q ;
wire \CPU|mux3|z[19]~113_combout ;
wire \CPU|mux3|z[19]~112_combout ;
wire \CPU|mux3|z[19]~114_combout ;
wire \CPU|mux3|z[19]~111_combout ;
wire \CPU|mux3|z[19]~115_combout ;
wire \CPU|alu|mux0|mux2|z[18]~24_combout ;
wire \CPU|rf|rf~20_combout ;
wire \CPU|rf|rf[0][18]~q ;
wire \CPU|mux3|z[18]~95_combout ;
wire \CPU|mux3|z[18]~97_combout ;
wire \CPU|mux3|z[18]~96_combout ;
wire \CPU|mux3|z[18]~98_combout ;
wire \CPU|mux3|z[18]~99_combout ;
wire \CPU|alu|mux0|mux2|z[15]~26_combout ;
wire \CPU|rf|rf~2_combout ;
wire \CPU|rf|rf[0][15]~q ;
wire \CPU|mux3|z[15]~10_combout ;
wire \CPU|mux3|z[15]~11_combout ;
wire \CPU|mux3|z[15]~12_combout ;
wire \CPU|mux3|z[15]~13_combout ;
wire \CPU|mux3|z[15]~14_combout ;
wire \CPU|alu|mux0|mux2|z[14]~25_combout ;
wire \CPU|mux1|z[14]~24_combout ;
wire \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1_combout ;
wire \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ;
wire \CPU|adder1|generate_N_bit_Adder[16].f|s~combout ;
wire \CPU|ff|q[16]~feeder_combout ;
wire \CPU|mux1|z[16]~26_combout ;
wire \CPU|adder1|generate_N_bit_Adder[17].f|s~combout ;
wire \CPU|ff|q[17]~feeder_combout ;
wire \CPU|mux1|z[17]~32_combout ;
wire \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ;
wire \CPU|adder1|generate_N_bit_Adder[20].f|s~combout ;
wire \CPU|ff|q[20]~feeder_combout ;
wire \CPU|mux1|z[20]~35_combout ;
wire \CPU|adder1|generate_N_bit_Adder[22].f|s~combout ;
wire \CPU|ff|q[22]~feeder_combout ;
wire \CPU|mux1|z[22]~37_combout ;
wire \CPU|ff|q[23]~feeder_combout ;
wire \CPU|mux1|z[23]~38_combout ;
wire \CPU|adder1|generate_N_bit_Adder[23].f|s~combout ;
wire \CPU|adder2|generate_N_bit_Adder[23].f|s~combout ;
wire \CPU|rf|rf[8][23]~q ;
wire \CPU|rf|rf[9][23]~q ;
wire \CPU|rf|rf[10][23]~q ;
wire \CPU|mux3|z[23]~131_combout ;
wire \CPU|rf|rf[6][23]~q ;
wire \CPU|rf|rf[4][23]~q ;
wire \CPU|rf|rf[7][23]~q ;
wire \CPU|rf|rf[5][23]~q ;
wire \CPU|mux3|z[23]~123_combout ;
wire \CPU|rf|rf[2][23]~feeder_combout ;
wire \CPU|rf|rf[2][23]~q ;
wire \CPU|rf|rf[1][23]~feeder_combout ;
wire \CPU|rf|rf[1][23]~q ;
wire \CPU|rf|rf[0][23]~feeder_combout ;
wire \CPU|rf|rf[0][23]~q ;
wire \CPU|mux3|z[23]~122_combout ;
wire \CPU|mux3|z[23]~132_combout ;
wire \CPU|mux3|z[23]~124_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout ;
wire \im|Mux1~6_combout ;
wire \im|Mux5~5_combout ;
wire \im|Mux2~1_combout ;
wire \im|Mux2~0_combout ;
wire \im|Mux2~2_combout ;
wire \im|Mux1~1_combout ;
wire \im|Mux1~5_combout ;
wire \im|Mux1~4_combout ;
wire \CPU|cl|cc|Mux0~1_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[13]~17_combout ;
wire \CPU|alu|mux0|mux2|z[12]~13_combout ;
wire \CPU|alu|mux0|mux2|z[0]~10_combout ;
wire \CPU|alu|mux0|mux2|z[0]~11_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ;
wire \CPU|alu|mux0|mux2|z[1]~12_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[3]~13_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[3]~8_combout ;
wire \CPU|alu|flag_mod|WideAnd0~0_combout ;
wire \CPU|alu|flag_mod|WideAnd0~1_combout ;
wire \CPU|alu|flag_mod|WideAnd0~2_combout ;
wire \CPU|mux1|z[3]~0_combout ;
wire \CPU|alu|flag_mod|WideAnd0~4_combout ;
wire \CPU|alu|flag_mod|WideAnd0~combout ;
wire \CPU|cl|cc|Mux0~3_combout ;
wire \im|Mux1~2_combout ;
wire \CPU|cl|cc|Mux0~2_combout ;
wire \CPU|cl|ff0|q[2]~1_combout ;
wire \im|Mux2~3_combout ;
wire \CPU|cl|pc_src_p~0_combout ;
wire \CPU|cl|pc_src_p~1_combout ;
wire \im|Mux1~3_combout ;
wire \CPU|cl|pc_src_p~2_combout ;
wire \CPU|adder1|generate_N_bit_Adder[14].f|s~0_combout ;
wire \CPU|adder1|generate_N_bit_Adder[14].f|s~combout ;
wire \CPU|adder2|generate_N_bit_Adder[14].f|s~combout ;
wire \CPU|mux3|z[14]~15_combout ;
wire \CPU|mux3|z[14]~16_combout ;
wire \CPU|mux3|z[14]~17_combout ;
wire \CPU|mux3|z[14]~18_combout ;
wire \CPU|mux3|z[14]~19_combout ;
wire \CPU|alu|mux0|mux2|z[7]~5_combout ;
wire \deco|LessThan4~0_combout ;
wire \deco|LessThan0~2_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ;
wire \deco|LessThan3~2_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout ;
wire \CPU|mux3|z[9]~153_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout ;
wire \deco|LessThan1~0_combout ;
wire \CPU|alu|mux0|mux2|z[14]~16_combout ;
wire \deco|LessThan1~1_combout ;
wire \deco|LessThan1~2_combout ;
wire \deco|LessThan0~1_combout ;
wire \deco|LessThan0~3_combout ;
wire \CPU|mux1|z[12]~22_combout ;
wire \CPU|adder1|generate_N_bit_Adder[12].f|s~combout ;
wire \CPU|mux2|z[12]~26_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~combout ;
wire \CPU|alu|mux0|mux2|z[12]~39_combout ;
wire \CPU|rf|rf~5_combout ;
wire \CPU|rf|rf[7][12]~q ;
wire \CPU|mux3|z[12]~25_combout ;
wire \CPU|mux3|z[12]~24_combout ;
wire \CPU|mux3|z[12]~26_combout ;
wire \CPU|mux3|z[12]~27_combout ;
wire \CPU|mux3|z[12]~28_combout ;
wire \CPU|mux3|z[12]~29_combout ;
wire \CPU|alu|mux0|mux2|z[11]~14_combout ;
wire \CPU|mux1|z[11]~20_combout ;
wire \CPU|rf|rf~6_combout ;
wire \CPU|rf|rf[6][11]~q ;
wire \CPU|mux3|z[11]~31_combout ;
wire \CPU|mux3|z[11]~32_combout ;
wire \CPU|mux3|z[11]~33_combout ;
wire \CPU|mux3|z[11]~30_combout ;
wire \CPU|mux3|z[11]~34_combout ;
wire \CPU|alu|mux0|mux2|z[6]~6_combout ;
wire \CPU|alu|mux0|mux2|z[6]~38_combout ;
wire \original~input_o ;
wire \CPU|alu|mux0|mux2|z[15]~33_combout ;
wire \CPU|alu|mux0|mux2|z[9]~3_combout ;
wire \CPU|alu|mux0|mux2|z[8]~4_combout ;
wire \CPU|alu|mux0|mux2|z[3]~43_combout ;
wire \offset|Add0~54 ;
wire \offset|Add0~58 ;
wire \offset|Add0~50 ;
wire \offset|Add0~30 ;
wire \offset|Add0~34 ;
wire \offset|Add0~18 ;
wire \offset|Add0~22 ;
wire \offset|Add0~38 ;
wire \offset|Add0~14 ;
wire \offset|Add0~42 ;
wire \offset|Add0~26 ;
wire \offset|Add0~10 ;
wire \offset|Add0~5_sumout ;
wire \offset|Add0~25_sumout ;
wire \offset|Add0~41_sumout ;
wire \offset|Add0~13_sumout ;
wire \offset|Add0~37_sumout ;
wire \offset|Add0~21_sumout ;
wire \offset|Add0~17_sumout ;
wire \offset|Add0~33_sumout ;
wire \offset|Add0~29_sumout ;
wire \image_controller|Add0~38_cout ;
wire \image_controller|Add0~14 ;
wire \image_controller|Add0~18 ;
wire \image_controller|Add0~22 ;
wire \image_controller|Add0~26 ;
wire \image_controller|Add0~30 ;
wire \image_controller|Add0~34 ;
wire \image_controller|Add0~2 ;
wire \image_controller|Add0~6 ;
wire \image_controller|Add0~9_sumout ;
wire \image_controller|Add0~1_sumout ;
wire \image_controller|Add0~5_sumout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \image_controller|mux3|z[0]~15_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \mux4|z[0]~9_combout ;
wire \mux4|z[1]~10_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout ;
wire \mux4|z[2]~11_combout ;
wire \offset|Add0~53_sumout ;
wire \mux4|z[3]~12_combout ;
wire \offset|Add0~57_sumout ;
wire \mux4|z[4]~13_combout ;
wire \offset|Add0~49_sumout ;
wire \mux4|z[5]~14_combout ;
wire \mux4|z[6]~15_combout ;
wire \mux4|z[6]~15_wirecell_combout ;
wire \image_controller|Add0~13_sumout ;
wire \image_controller|Add0~17_sumout ;
wire \image_controller|Add0~21_sumout ;
wire \image_controller|Add0~25_sumout ;
wire \image_controller|Add0~29_sumout ;
wire \image_controller|Add0~33_sumout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[6]~53_combout ;
wire \mux4|z[15]~1_combout ;
wire \CPU|alu|mux0|mux2|z[16]~2_combout ;
wire \offset|Add0~6 ;
wire \offset|Add0~2 ;
wire \offset|Add0~45_sumout ;
wire \mux4|z[17]~4_combout ;
wire \mux4|z[13]~7_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ;
wire \mux4|z[7]~8_combout ;
wire \mux4|z[8]~16_combout ;
wire \mux4|z[9]~17_combout ;
wire \mux4|z[10]~5_combout ;
wire \mux4|z[11]~3_combout ;
wire \mux4|z[12]~6_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \image_controller|mux3|z[6]~81_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \image_controller|mux3|z[2]~0_combout ;
wire \image_controller|mux3|z[2]~62_combout ;
wire \image_controller|mux3|z[2]~1_combout ;
wire \offset|Add0~1_sumout ;
wire \mux4|z[16]~0_combout ;
wire \image_controller|mux3|z[2]~63_combout ;
wire \image_controller|mux3|z[2]~3_combout ;
wire \image_controller|LessThan7~0_combout ;
wire \image_controller|mux3|z[2]~64_combout ;
wire \image_controller|mux3|z[2]~65_combout ;
wire \image_controller|mux3|z[2]~66_combout ;
wire \image_controller|mux3|z[6]~82_combout ;
wire \image_controller|Add2~14 ;
wire \image_controller|Add2~18 ;
wire \image_controller|Add2~22 ;
wire \image_controller|Add2~26 ;
wire \image_controller|Add2~30 ;
wire \image_controller|Add2~34 ;
wire \image_controller|Add2~2 ;
wire \image_controller|Add2~5_sumout ;
wire \image_controller|Add2~1_sumout ;
wire \image_controller|Add2~6 ;
wire \image_controller|Add2~9_sumout ;
wire \image_controller|Add2~13_sumout ;
wire \image_controller|Add2~17_sumout ;
wire \image_controller|Add2~21_sumout ;
wire \image_controller|Add2~25_sumout ;
wire \image_controller|Add2~29_sumout ;
wire \image_controller|Add2~33_sumout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \image_controller|LessThan7~2_combout ;
wire \image_controller|LessThan7~4_combout ;
wire \image_controller|mux3|z[2]~75_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \image_controller|mux3|z[6]~83_combout ;
wire \image_controller|mux3|z[6]~84_combout ;
wire \image_controller|Add1~34_cout ;
wire \image_controller|Add1~14 ;
wire \image_controller|Add1~18 ;
wire \image_controller|Add1~22 ;
wire \image_controller|Add1~26 ;
wire \image_controller|Add1~30 ;
wire \image_controller|Add1~2 ;
wire \image_controller|Add1~5_sumout ;
wire \image_controller|Add1~6 ;
wire \image_controller|Add1~9_sumout ;
wire \image_controller|Add1~1_sumout ;
wire \mux4|z[7]~8_wirecell_combout ;
wire \image_controller|Add1~13_sumout ;
wire \image_controller|Add1~17_sumout ;
wire \image_controller|Add1~21_sumout ;
wire \image_controller|Add1~25_sumout ;
wire \image_controller|Add1~29_sumout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \image_controller|mux3|z[6]~79_combout ;
wire \image_controller|mux3|z[6]~80_combout ;
wire \image_controller|mux3|z[2]~100_combout ;
wire \image_controller|mux3|z[2]~67_combout ;
wire \image_controller|mux3|z[2]~68_combout ;
wire \image_controller|mux3|z[0]~70_combout ;
wire \image_controller|mux3|z[0]~69_combout ;
wire \image_controller|mux3|z[6]~85_combout ;
wire \CPU|rf|rf~11_combout ;
wire \CPU|rf|rf[4][6]~feeder_combout ;
wire \CPU|rf|rf[4][6]~q ;
wire \CPU|mux3|z[6]~55_combout ;
wire \CPU|mux3|z[6]~56_combout ;
wire \CPU|mux3|z[6]~57_combout ;
wire \CPU|mux3|z[6]~54_combout ;
wire \CPU|mux3|z[6]~58_combout ;
wire \CPU|alu|mux0|mux2|z[4]~32_combout ;
wire \CPU|alu|mux0|mux2|z[4]~34_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[4]~41_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \image_controller|mux3|z[4]~95_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[4]~96_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \image_controller|mux3|z[4]~97_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[4]~98_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \image_controller|mux3|z[4]~93_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[4]~94_combout ;
wire \image_controller|mux3|z[4]~99_combout ;
wire \CPU|rf|rf~13_combout ;
wire \CPU|rf|rf[9][4]~q ;
wire \CPU|mux2|z[4]~63_combout ;
wire \CPU|mux2|z[4]~62_combout ;
wire \CPU|mux2|z[4]~64_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[4]~10_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout ;
wire \CPU|alu|mux0|mux2|z[5]~31_combout ;
wire \CPU|alu|mux0|mux2|z[5]~35_combout ;
wire \CPU|mux1|z[5]~16_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \image_controller|mux3|z[5]~88_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[5]~89_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[5]~47_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \image_controller|mux3|z[5]~90_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[5]~91_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \image_controller|mux3|z[5]~86_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[5]~87_combout ;
wire \image_controller|mux3|z[5]~92_combout ;
wire \CPU|rf|rf~12_combout ;
wire \CPU|rf|rf[2][5]~q ;
wire \CPU|mux2|z[5]~60_combout ;
wire \CPU|mux2|z[5]~61_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[5]~9_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~combout ;
wire \CPU|alu|mux0|mux2|z[7]~30_combout ;
wire \CPU|mux1|z[7]~2_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[7]~59_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \image_controller|mux3|z[7]~76_combout ;
wire \image_controller|mux3|z[7]~77_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \image_controller|mux3|z[7]~73_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[7]~74_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \image_controller|mux3|z[7]~71_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[7]~72_combout ;
wire \image_controller|mux3|z[7]~78_combout ;
wire \CPU|rf|rf~10_combout ;
wire \CPU|rf|rf[1][7]~feeder_combout ;
wire \CPU|rf|rf[1][7]~q ;
wire \CPU|mux3|z[7]~145_combout ;
wire \CPU|mux3|z[7]~53_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[8]~19_combout ;
wire \CPU|rf|rf~9_combout ;
wire \CPU|rf|rf[9][8]~q ;
wire \CPU|mux3|z[8]~46_combout ;
wire \CPU|mux3|z[8]~47_combout ;
wire \CPU|mux3|z[8]~45_combout ;
wire \CPU|mux3|z[8]~48_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[9]~18_combout ;
wire \CPU|rf|rf~8_combout ;
wire \CPU|rf|rf[10][9]~q ;
wire \CPU|mux3|z[9]~42_combout ;
wire \CPU|mux3|z[9]~41_combout ;
wire \CPU|mux3|z[9]~40_combout ;
wire \CPU|mux3|z[9]~43_combout ;
wire \CPU|mux3|z[9]~44_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[10]~15_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout ;
wire \deco|LessThan3~0_combout ;
wire \deco|LessThan3~3_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~combout ;
wire \deco|LessThan3~9_combout ;
wire \deco|LessThan3~4_combout ;
wire \CPU|alu|mux0|mux2|z[18]~0_combout ;
wire \deco|LessThan3~7_combout ;
wire \CPU|mux1|z[10]~19_combout ;
wire \CPU|adder1|generate_N_bit_Adder[11].f|s~combout ;
wire \CPU|ff|q[11]~feeder_combout ;
wire \CPU|mux1|z[11]~21_combout ;
wire \CPU|adder2|generate_N_bit_Adder[13].f|s~combout ;
wire \CPU|rf|rf[8][13]~feeder_combout ;
wire \CPU|rf|rf[8][13]~q ;
wire \CPU|rf|rf[10][13]~feeder_combout ;
wire \CPU|rf|rf[10][13]~q ;
wire \CPU|mux2|z[13]~20_combout ;
wire \CPU|rf|rf[4][13]~feeder_combout ;
wire \CPU|rf|rf[4][13]~q ;
wire \CPU|rf|rf[5][13]~feeder_combout ;
wire \CPU|rf|rf[5][13]~q ;
wire \CPU|rf|rf[6][13]~q ;
wire \CPU|rf|rf[7][13]~q ;
wire \CPU|mux2|z[13]~19_combout ;
wire \CPU|mux2|z[13]~21_combout ;
wire \CPU|mux2|z[13]~108_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[13]~14_combout ;
wire \CPU|alu|mux0|mux2|z[13]~40_combout ;
wire \CPU|rf|rf~4_combout ;
wire \CPU|rf|rf[9][13]~q ;
wire \CPU|mux3|z[13]~21_combout ;
wire \CPU|mux3|z[13]~20_combout ;
wire \CPU|mux3|z[13]~22_combout ;
wire \CPU|mux3|z[13]~23_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[16]~27_combout ;
wire \CPU|rf|rf~0_combout ;
wire \CPU|rf|rf[1][16]~feeder_combout ;
wire \CPU|rf|rf[1][16]~q ;
wire \CPU|mux2|z[16]~8_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[17]~28_combout ;
wire \CPU|rf|rf~19_combout ;
wire \CPU|rf|rf[6][17]~q ;
wire \CPU|mux2|z[17]~89_combout ;
wire \CPU|mux2|z[17]~92_combout ;
wire \CPU|mux2|z[17]~93_combout ;
wire \CPU|mux2|z[17]~90_combout ;
wire \CPU|mux2|z[17]~91_combout ;
wire \CPU|mux2|z[17]~94_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout ;
wire \CPU|alu|mux0|mux2|z[17]~1_combout ;
wire \CPU|mux1|z[3]~7_combout ;
wire \CPU|mux1|z[3]~12_combout ;
wire \deco|LessThan3~1_combout ;
wire \deco|LessThan1~3_combout ;
wire \deco|LessThan1~5_combout ;
wire \CPU|mux1|z[3]~13_combout ;
wire \image_controller|LessThan7~1_combout ;
wire \image_controller|mux3|z[2]~10_combout ;
wire \image_controller|mux3|z[2]~4_combout ;
wire \image_controller|mux3|z[2]~2_combout ;
wire \image_controller|mux3|z[2]~5_combout ;
wire \image_controller|mux3|z[2]~12_combout ;
wire \image_controller|mux3|z[2]~13_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[3]~35_combout ;
wire \image_controller|mux3|z[0]~17_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[3]~36_combout ;
wire \image_controller|mux3|z[3]~37_combout ;
wire \image_controller|mux3|z[0]~6_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[3]~32_combout ;
wire \image_controller|mux3|z[0]~8_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[3]~33_combout ;
wire \image_controller|mux3|z[3]~34_combout ;
wire \CPU|rf|rf~14_combout ;
wire \CPU|rf|rf[9][3]~feeder_combout ;
wire \CPU|rf|rf[9][3]~q ;
wire \CPU|mux3|z[3]~70_combout ;
wire \CPU|mux3|z[3]~69_combout ;
wire \CPU|mux3|z[3]~71_combout ;
wire \CPU|mux3|z[3]~100_combout ;
wire \CPU|alu|mux0|mux2|z[1]~37_combout ;
wire \mux1|z[9]~0_combout ;
wire \deco|LessThan0~4_combout ;
wire \mux1|z[9]~1_combout ;
wire \CPU|rf|rf~25_combout ;
wire \CPU|rf|rf[3][23]~feeder_combout ;
wire \CPU|rf|rf[3][23]~q ;
wire \CPU|mux2|z[23]~129_combout ;
wire \CPU|mux2|z[23]~131_combout ;
wire \CPU|mux2|z[23]~130_combout ;
wire \CPU|mux2|z[23]~132_combout ;
wire \CPU|mux2|z[23]~133_combout ;
wire \CPU|alu|flag_mod|z~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout ;
wire \CPU|alu|mux0|mux2|z[23]~42_combout ;
wire \CPU|cl|ff0|q[3]~0_combout ;
wire \CPU|cl|ff0|q[3]~feeder_combout ;
wire \CPU|cl|cc|Mux0~0_combout ;
wire \CPU|rf|Decoder0~14_combout ;
wire \CPU|rf|rf[3][2]~q ;
wire \CPU|rf|rf[1][2]~q ;
wire \CPU|rf|rf[0][2]~q ;
wire \CPU|rf|rf[2][2]~q ;
wire \CPU|mux2|z[2]~75_combout ;
wire \CPU|alu|arithmetic|adder|mux0|z[2]~11_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout ;
wire \CPU|alu|mux0|mux2|z[2]~9_combout ;
wire \CPU|alu|mux0|mux2|z[2]~21_combout ;
wire \CPU|mux1|z[2]~9_combout ;
wire \CPU|mux1|z[2]~10_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[2]~26_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[2]~27_combout ;
wire \image_controller|mux3|z[2]~28_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[2]~29_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[2]~30_combout ;
wire \image_controller|mux3|z[2]~31_combout ;
wire \CPU|rf|rf~15_combout ;
wire \CPU|rf|rf[10][2]~q ;
wire \CPU|mux3|z[2]~75_combout ;
wire \CPU|mux3|z[2]~77_combout ;
wire \CPU|mux3|z[2]~76_combout ;
wire \CPU|mux3|z[2]~133_combout ;
wire \comb~4_combout ;
wire \comb~12_combout ;
wire \CPU|rf|rf~16_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[1]~23_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \image_controller|mux3|z[1]~24_combout ;
wire \image_controller|mux3|z[1]~25_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[1]~21_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[1]~20_combout ;
wire \image_controller|mux3|z[1]~22_combout ;
wire \CPU|rf|rf~17_combout ;
wire \CPU|ff|q[0]~0_combout ;
wire \CPU|mux3|z[1]~103_combout ;
wire \CPU|mux3|z[1]~104_combout ;
wire \CPU|alu|mux0|mux2|z[21]~22_combout ;
wire \CPU|rf|rf~21_combout ;
wire \CPU|rf|rf[1][21]~feeder_combout ;
wire \CPU|rf|rf[1][21]~q ;
wire \CPU|mux3|z[21]~116_combout ;
wire \CPU|mux3|z[21]~127_combout ;
wire \CPU|mux3|z[21]~128_combout ;
wire \CPU|mux3|z[21]~117_combout ;
wire \CPU|mux3|z[21]~118_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout ;
wire \deco|LessThan0~0_combout ;
wire \deco|LessThan3~8_combout ;
wire \CPU|mux1|z[0]~27_combout ;
wire \CPU|mux1|z[0]~28_combout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[0]~16_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \image_controller|mux3|z[0]~18_combout ;
wire \image_controller|mux3|z[0]~19_combout ;
wire \CPU|mux1|z[0]~30_combout ;
wire \deco|deco_btn|mux_selec~1_combout ;
wire \deco|deco_btn|mux_selec~2_combout ;
wire \deco|deco_btn|mux_selec~0_combout ;
wire \btn[0]~input_o ;
wire \ff0|q~1_combout ;
wire \ff0|q[0]~0_combout ;
wire \btn[2]~input_o ;
wire \ff2|q~0_combout ;
wire \btn[1]~input_o ;
wire \ff1|q~0_combout ;
wire \CPU|mux1|z[0]~29_combout ;
wire \CPU|mux1|z[0]~31_combout ;
wire \CPU|rf|rf~18_combout ;
wire \CPU|mux3|z[0]~101_combout ;
wire \CPU|mux3|z[0]~102_combout ;
wire \CPU|mux3|z[0]~125_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout ;
wire \CPU|alu|mux0|mux2|z[20]~23_combout ;
wire \CPU|rf|rf~22_combout ;
wire \CPU|rf|rf[5][20]~q ;
wire \CPU|mux3|z[20]~107_combout ;
wire \CPU|mux3|z[20]~106_combout ;
wire \CPU|mux3|z[20]~108_combout ;
wire \CPU|mux3|z[20]~109_combout ;
wire \CPU|mux3|z[20]~110_combout ;
wire \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout ;
wire \CPU|alu|mux0|mux2|z[20]~20_combout ;
wire \CPU|alu|mux0|mux2|z[22]~36_combout ;
wire \deco|LessThan1~4_combout ;
wire \CPU|mux1|z[9]~1_combout ;
wire \im|Mux5~2_combout ;
wire \im|Mux5~3_combout ;
wire \im|Mux5~1_combout ;
wire \im|Mux5~4_combout ;
wire \CPU|alu|mux0|mux2|z[13]~7_combout ;
wire \CPU|mux1|z[3]~6_combout ;
wire \CPU|mux1|z[3]~14_combout ;
wire \CPU|adder1|generate_N_bit_Adder[5].f|s~combout ;
wire \CPU|ff|q[5]~feeder_combout ;
wire \image_controller|mux3|z[5]~44_combout ;
wire \image_controller|mux3|z[5]~45_combout ;
wire \image_controller|mux3|z[5]~46_combout ;
wire \image_controller|mux3|z[5]~48_combout ;
wire \image_controller|mux3|z[5]~49_combout ;
wire \CPU|mux1|z[5]~17_combout ;
wire \im|Mux7~1_combout ;
wire \im|Mux7~0_combout ;
wire \im|Mux10~0_combout ;
wire \im|Mux7~2_combout ;
wire \mem_read~combout ;
wire \CPU|mux1|z[3]~8_combout ;
wire \CPU|mux1|z[2]~11_combout ;
wire \CPU|adder1|generate_N_bit_Adder[4].f|s~combout ;
wire \CPU|ff|q[4]~feeder_combout ;
wire \image_controller|mux3|z[4]~42_combout ;
wire \image_controller|mux3|z[4]~43_combout ;
wire \image_controller|mux3|z[4]~38_combout ;
wire \image_controller|mux3|z[4]~39_combout ;
wire \image_controller|mux3|z[4]~40_combout ;
wire \CPU|mux1|z[4]~15_combout ;
wire \CPU|adder1|generate_N_bit_Adder[6].f|s~combout ;
wire \CPU|ff|q[6]~feeder_combout ;
wire \image_controller|mux3|z[6]~50_combout ;
wire \image_controller|mux3|z[6]~51_combout ;
wire \image_controller|mux3|z[6]~52_combout ;
wire \image_controller|mux3|z[6]~54_combout ;
wire \image_controller|mux3|z[6]~55_combout ;
wire \CPU|mux1|z[6]~5_combout ;
wire \CPU|adder1|generate_N_bit_Adder[7].f|s~combout ;
wire \CPU|ff|q[7]~feeder_combout ;
wire \image_controller|mux3|z[7]~56_combout ;
wire \image_controller|mux3|z[7]~57_combout ;
wire \image_controller|mux3|z[7]~58_combout ;
wire \image_controller|mux3|z[7]~60_combout ;
wire \image_controller|mux3|z[7]~61_combout ;
wire \CPU|mux1|z[7]~3_combout ;
wire \CPU|adder1|generate_N_bit_Adder[8].f|s~combout ;
wire \CPU|ff|q[8]~feeder_combout ;
wire \CPU|mux1|z[8]~4_combout ;
wire \im|Mux4~1_combout ;
wire \im|Mux4~2_combout ;
wire \im|Mux4~3_combout ;
wire \im|Mux4~0_combout ;
wire \CPU|decode|mov_src~0_combout ;
wire \CPU|decode|mux1|z[1]~0_combout ;
wire \offset|Add0~9_sumout ;
wire \mux4|z[14]~2_combout ;
wire \image_controller|LessThan7~3_combout ;
wire \image_controller|mux3|z[2]~11_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \image_controller|mux3|z[0]~9_combout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \image_controller|mux3|z[0]~7_combout ;
wire \image_controller|mux3|z[0]~14_combout ;
wire \comb~5_combout ;
wire \comb~6_combout ;
wire \comb~11_combout ;
wire \CPU|rf|rd3[0]~1_combout ;
wire \CPU|rf|rd3[7]~2_combout ;
wire \CPU|rf|rd3[0]~3_combout ;
wire \CPU|rf|rd3[7]~4_combout ;
wire \CPU|rf|rd3[0]~0_combout ;
wire \CPU|rf|rd3[0]~5_combout ;
wire \CPU|alu|flag_mod|WideAnd0~3_combout ;
wire \ff3|q~0_combout ;
wire \offset|Add1~50 ;
wire \offset|Add1~54 ;
wire \offset|Add1~58 ;
wire \offset|Add1~46 ;
wire \offset|Add1~42 ;
wire \offset|Add1~26 ;
wire \offset|Add1~30 ;
wire \offset|Add1~22 ;
wire \offset|Add1~18 ;
wire \offset|Add1~34 ;
wire \offset|Add1~38 ;
wire \offset|Add1~6 ;
wire \offset|Add1~9_sumout ;
wire \offset|Add1~5_sumout ;
wire \offset|Add1~37_sumout ;
wire \offset|Add1~33_sumout ;
wire \offset|Add1~17_sumout ;
wire \offset|Add1~21_sumout ;
wire \offset|Add1~29_sumout ;
wire \offset|Add1~25_sumout ;
wire \offset|Add1~41_sumout ;
wire \offset|Add1~45_sumout ;
wire \image_process|Add2~14 ;
wire \image_process|Add2~18 ;
wire \image_process|Add2~22 ;
wire \image_process|Add2~26 ;
wire \image_process|Add2~30 ;
wire \image_process|Add2~34 ;
wire \image_process|Add2~38 ;
wire \image_process|Add2~2 ;
wire \image_process|Add2~6 ;
wire \image_process|Add2~9_sumout ;
wire \image_process|comb~9_combout ;
wire \offset|Add1~10 ;
wire \offset|Add1~14 ;
wire \offset|Add1~1_sumout ;
wire \offset|Add1~13_sumout ;
wire \comb~7_combout ;
wire \comb~2_combout ;
wire \comb~1_combout ;
wire \comb~0_combout ;
wire \comb~3_combout ;
wire \comb~8_combout ;
wire \image_process|comb~10_combout ;
wire \image_process|LessThan5~9_combout ;
wire \image_process|LessThan5~6_combout ;
wire \image_process|LessThan5~4_combout ;
wire \image_process|LessThan5~8_combout ;
wire \image_process|LessThan5~5_combout ;
wire \image_process|LessThan7~4_combout ;
wire \image_process|ram4~3_combout ;
wire \image_process|ram4~4_combout ;
wire \image_process|ram4~2_combout ;
wire \image_process|comb~0_combout ;
wire \image_process|Add2~5_sumout ;
wire \image_process|Add2~1_sumout ;
wire \mux6|z[0]~0_combout ;
wire \mux7|z[17]~0_combout ;
wire \mux7|z[16]~3_combout ;
wire \mux7|z[15]~2_combout ;
wire \image_process|LessThan5~7_combout ;
wire \image_process|LessThan5~2_combout ;
wire \mux7|z[14]~1_combout ;
wire \mux7|z[13]~7_combout ;
wire \mux7|z[11]~4_combout ;
wire \mux7|z[12]~6_combout ;
wire \image_process|LessThan5~3_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ;
wire \mux7|z[0]~10_combout ;
wire \mux7|z[1]~11_combout ;
wire \mux7|z[2]~12_combout ;
wire \offset|Add1~49_sumout ;
wire \mux7|z[3]~13_combout ;
wire \offset|Add1~53_sumout ;
wire \mux7|z[4]~14_combout ;
wire \offset|Add1~57_sumout ;
wire \mux7|z[5]~15_combout ;
wire \image_process|Add2~13_sumout ;
wire \image_process|Add2~17_sumout ;
wire \image_process|Add2~21_sumout ;
wire \image_process|Add2~25_sumout ;
wire \image_process|Add2~29_sumout ;
wire \image_process|Add2~33_sumout ;
wire \image_process|Add2~37_sumout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \deco|LessThan3~5_combout ;
wire \deco|LessThan3~6_combout ;
wire \comb~13_combout ;
wire \comb~9_combout ;
wire \comb~10_combout ;
wire \image_process|LessThan7~2_combout ;
wire \image_process|LessThan7~3_combout ;
wire \image_process|LessThan7~1_combout ;
wire \image_process|LessThan7~0_combout ;
wire \mux7|z[10]~5_combout ;
wire \image_process|LessThan5~0_combout ;
wire \image_process|LessThan5~1_combout ;
wire \image_process|ram4~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \mux6|z[0]~1_combout ;
wire \image_process|ram4~1_combout ;
wire \image_process|comb~1_combout ;
wire \mux7|z[7]~8_combout ;
wire \image_process|LessThan3~0_combout ;
wire \image_process|LessThan3~2_combout ;
wire \image_process|Add1~14 ;
wire \image_process|Add1~18 ;
wire \image_process|Add1~22 ;
wire \image_process|Add1~26 ;
wire \image_process|Add1~30 ;
wire \image_process|Add1~34 ;
wire \image_process|Add1~1_sumout ;
wire \image_process|Add1~2 ;
wire \image_process|Add1~5_sumout ;
wire \image_process|Add1~6 ;
wire \image_process|Add1~9_sumout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ;
wire \image_process|LessThan3~5_combout ;
wire \image_process|LessThan3~6_combout ;
wire \image_process|LessThan3~1_combout ;
wire \image_process|comb~2_combout ;
wire \mux7|z[6]~16_combout ;
wire \image_process|Add1~13_sumout ;
wire \image_process|Add1~17_sumout ;
wire \image_process|Add1~21_sumout ;
wire \image_process|Add1~25_sumout ;
wire \image_process|Add1~29_sumout ;
wire \image_process|Add1~33_sumout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mux6|z[0]~7_combout ;
wire \image_process|LessThan3~4_combout ;
wire \image_process|LessThan3~3_combout ;
wire \image_process|comb~8_combout ;
wire \image_process|comb~7_combout ;
wire \image_process|comb~3_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \mux6|z[0]~8_combout ;
wire \image_process|LessThan1~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ;
wire \image_process|LessThan1~1_combout ;
wire \mux6|z[0]~5_combout ;
wire \mux6|z[0]~6_combout ;
wire \image_process|LessThan1~6_combout ;
wire \image_process|LessThan1~7_combout ;
wire \image_process|LessThan1~2_combout ;
wire \image_process|comb~4_combout ;
wire \mux6|z[0]~9_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ;
wire \mux7|z[8]~9_combout ;
wire \mux7|z[9]~17_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mux6|z[0]~10_combout ;
wire \image_process|Add0~14 ;
wire \image_process|Add0~18 ;
wire \image_process|Add0~22 ;
wire \image_process|Add0~26 ;
wire \image_process|Add0~30 ;
wire \image_process|Add0~34 ;
wire \image_process|Add0~38 ;
wire \image_process|Add0~2 ;
wire \image_process|Add0~6 ;
wire \image_process|Add0~9_sumout ;
wire \image_process|comb~5_combout ;
wire \image_process|Add0~1_sumout ;
wire \image_process|Add0~5_sumout ;
wire \mux6|z[0]~11_combout ;
wire \image_process|LessThan1~3_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ;
wire \image_process|Add0~13_sumout ;
wire \image_process|Add0~17_sumout ;
wire \image_process|Add0~21_sumout ;
wire \image_process|Add0~25_sumout ;
wire \image_process|Add0~29_sumout ;
wire \image_process|Add0~33_sumout ;
wire \image_process|Add0~37_sumout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \image_process|LessThan1~5_combout ;
wire \image_process|LessThan1~4_combout ;
wire \image_process|comb~6_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ;
wire \mux6|z[0]~12_combout ;
wire \mux6|z[0]~13_combout ;
wire \mux6|z[0]~2_combout ;
wire \vga|LessThan1~0_combout ;
wire \vga|LessThan0~0_combout ;
wire \mux6|z[0]~3_combout ;
wire \mux6|z[0]~4_combout ;
wire \mux6|z[0]~14_combout ;
wire \CPU|rf|rd3[1]~6_combout ;
wire \CPU|rf|rd3[1]~7_combout ;
wire \CPU|rf|rd3[1]~8_combout ;
wire \CPU|rf|rd3[1]~9_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \mux6|z[1]~15_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \mux6|z[1]~16_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \mux6|z[1]~18_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ;
wire \mux6|z[1]~17_combout ;
wire \mux6|z[1]~19_combout ;
wire \mux6|z[1]~20_combout ;
wire \CPU|rf|rd3[2]~10_combout ;
wire \CPU|rf|rd3[2]~12_combout ;
wire \CPU|rf|rd3[2]~11_combout ;
wire \CPU|rf|rd3[2]~13_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \mux6|z[2]~23_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \mux6|z[2]~22_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \mux6|z[2]~24_combout ;
wire \mux6|z[2]~25_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \mux6|z[2]~21_combout ;
wire \mux6|z[2]~26_combout ;
wire \CPU|rf|rd3[3]~16_combout ;
wire \CPU|rf|rd3[3]~14_combout ;
wire \CPU|rf|rd3[3]~15_combout ;
wire \CPU|rf|rd3[3]~17_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \mux6|z[3]~29_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \mux6|z[3]~30_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \mux6|z[3]~28_combout ;
wire \mux6|z[3]~31_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \mux6|z[3]~27_combout ;
wire \mux6|z[3]~32_combout ;
wire \CPU|rf|rd3[4]~19_combout ;
wire \CPU|rf|rd3[4]~18_combout ;
wire \CPU|rf|rd3[4]~20_combout ;
wire \CPU|rf|rd3[4]~21_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \mux6|z[4]~35_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \mux6|z[4]~36_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \mux6|z[4]~34_combout ;
wire \mux6|z[4]~37_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \mux6|z[4]~33_combout ;
wire \mux6|z[4]~38_combout ;
wire \CPU|rf|rd3[5]~22_combout ;
wire \CPU|rf|rd3[5]~24_combout ;
wire \CPU|rf|rd3[5]~23_combout ;
wire \CPU|rf|rd3[5]~25_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \mux6|z[5]~39_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \mux6|z[5]~41_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \mux6|z[5]~42_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \mux6|z[5]~40_combout ;
wire \mux6|z[5]~43_combout ;
wire \mux6|z[5]~44_combout ;
wire \CPU|rf|rd3[6]~28_combout ;
wire \CPU|rf|rd3[6]~26_combout ;
wire \CPU|rf|rd3[6]~27_combout ;
wire \CPU|rf|rd3[6]~29_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \mux6|z[6]~45_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \mux6|z[6]~47_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \mux6|z[6]~46_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ;
wire \mux6|z[6]~48_combout ;
wire \mux6|z[6]~49_combout ;
wire \mux6|z[6]~50_combout ;
wire \CPU|rf|rd3[7]~32_combout ;
wire \CPU|rf|rd3[7]~30_combout ;
wire \CPU|rf|rd3[7]~31_combout ;
wire \CPU|rf|rd3[7]~33_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \mux6|z[7]~52_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \mux6|z[7]~54_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \mux6|z[7]~53_combout ;
wire \mux6|z[7]~55_combout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ;
wire \mux6|z[7]~51_combout ;
wire \mux6|z[7]~56_combout ;
wire [9:0] \vga|VGASync|hCounter ;
wire [0:0] \ff1|q ;
wire [23:0] \CPU|ff|q ;
wire [3:0] \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [9:0] \vga|VGASync|vCounter ;
wire [0:0] \ff3|q ;
wire [3:0] \CPU|cl|ff0|q ;
wire [2:0] \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a ;
wire [17:0] \vga|map|out ;
wire [23:0] \CPU|alu|arithmetic|mul|s ;
wire [2:0] \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [2:0] \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a ;
wire [3:0] \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [2:0] \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a ;
wire [2:0] \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b ;
wire [2:0] \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [3:0] \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [3:0] \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [3:0] \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w ;
wire [3:0] \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w ;
wire [3:0] \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w ;
wire [3:0] \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w ;
wire [0:0] \ff2|q ;
wire [0:0] \ff0|q ;
wire [3:0] \CPU|alu|flag_mod|z ;

wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [63:0] \vga|map|Mult0~mac_RESULTA_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [63:0] \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus ;

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \vga|map|out [0] = \vga|map|Mult0~mac_RESULTA_bus [0];
assign \vga|map|out [1] = \vga|map|Mult0~mac_RESULTA_bus [1];
assign \vga|map|out [2] = \vga|map|Mult0~mac_RESULTA_bus [2];
assign \vga|map|out [3] = \vga|map|Mult0~mac_RESULTA_bus [3];
assign \vga|map|out [4] = \vga|map|Mult0~mac_RESULTA_bus [4];
assign \vga|map|out [5] = \vga|map|Mult0~mac_RESULTA_bus [5];
assign \vga|map|out [6] = \vga|map|Mult0~mac_RESULTA_bus [6];
assign \vga|map|out [7] = \vga|map|Mult0~mac_RESULTA_bus [7];
assign \vga|map|out [8] = \vga|map|Mult0~mac_RESULTA_bus [8];
assign \vga|map|out [9] = \vga|map|Mult0~mac_RESULTA_bus [9];
assign \vga|map|out [10] = \vga|map|Mult0~mac_RESULTA_bus [10];
assign \vga|map|out [11] = \vga|map|Mult0~mac_RESULTA_bus [11];
assign \vga|map|out [12] = \vga|map|Mult0~mac_RESULTA_bus [12];
assign \vga|map|out [13] = \vga|map|Mult0~mac_RESULTA_bus [13];
assign \vga|map|out [14] = \vga|map|Mult0~mac_RESULTA_bus [14];
assign \vga|map|out [15] = \vga|map|Mult0~mac_RESULTA_bus [15];
assign \vga|map|out [16] = \vga|map|Mult0~mac_RESULTA_bus [16];
assign \vga|map|out [17] = \vga|map|Mult0~mac_RESULTA_bus [17];
assign \vga|map|Mult0~8  = \vga|map|Mult0~mac_RESULTA_bus [18];
assign \vga|map|Mult0~9  = \vga|map|Mult0~mac_RESULTA_bus [19];
assign \vga|map|Mult0~10  = \vga|map|Mult0~mac_RESULTA_bus [20];
assign \vga|map|Mult0~11  = \vga|map|Mult0~mac_RESULTA_bus [21];
assign \vga|map|Mult0~12  = \vga|map|Mult0~mac_RESULTA_bus [22];
assign \vga|map|Mult0~13  = \vga|map|Mult0~mac_RESULTA_bus [23];
assign \vga|map|Mult0~14  = \vga|map|Mult0~mac_RESULTA_bus [24];
assign \vga|map|Mult0~15  = \vga|map|Mult0~mac_RESULTA_bus [25];
assign \vga|map|Mult0~16  = \vga|map|Mult0~mac_RESULTA_bus [26];
assign \vga|map|Mult0~17  = \vga|map|Mult0~mac_RESULTA_bus [27];
assign \vga|map|Mult0~18  = \vga|map|Mult0~mac_RESULTA_bus [28];
assign \vga|map|Mult0~19  = \vga|map|Mult0~mac_RESULTA_bus [29];
assign \vga|map|Mult0~20  = \vga|map|Mult0~mac_RESULTA_bus [30];
assign \vga|map|Mult0~21  = \vga|map|Mult0~mac_RESULTA_bus [31];
assign \vga|map|Mult0~22  = \vga|map|Mult0~mac_RESULTA_bus [32];
assign \vga|map|Mult0~23  = \vga|map|Mult0~mac_RESULTA_bus [33];
assign \vga|map|Mult0~24  = \vga|map|Mult0~mac_RESULTA_bus [34];
assign \vga|map|Mult0~25  = \vga|map|Mult0~mac_RESULTA_bus [35];
assign \vga|map|Mult0~26  = \vga|map|Mult0~mac_RESULTA_bus [36];
assign \vga|map|Mult0~27  = \vga|map|Mult0~mac_RESULTA_bus [37];
assign \vga|map|Mult0~28  = \vga|map|Mult0~mac_RESULTA_bus [38];
assign \vga|map|Mult0~29  = \vga|map|Mult0~mac_RESULTA_bus [39];
assign \vga|map|Mult0~30  = \vga|map|Mult0~mac_RESULTA_bus [40];
assign \vga|map|Mult0~31  = \vga|map|Mult0~mac_RESULTA_bus [41];
assign \vga|map|Mult0~32  = \vga|map|Mult0~mac_RESULTA_bus [42];
assign \vga|map|Mult0~33  = \vga|map|Mult0~mac_RESULTA_bus [43];
assign \vga|map|Mult0~34  = \vga|map|Mult0~mac_RESULTA_bus [44];
assign \vga|map|Mult0~35  = \vga|map|Mult0~mac_RESULTA_bus [45];
assign \vga|map|Mult0~36  = \vga|map|Mult0~mac_RESULTA_bus [46];
assign \vga|map|Mult0~37  = \vga|map|Mult0~mac_RESULTA_bus [47];
assign \vga|map|Mult0~38  = \vga|map|Mult0~mac_RESULTA_bus [48];
assign \vga|map|Mult0~39  = \vga|map|Mult0~mac_RESULTA_bus [49];
assign \vga|map|Mult0~40  = \vga|map|Mult0~mac_RESULTA_bus [50];
assign \vga|map|Mult0~41  = \vga|map|Mult0~mac_RESULTA_bus [51];
assign \vga|map|Mult0~42  = \vga|map|Mult0~mac_RESULTA_bus [52];
assign \vga|map|Mult0~43  = \vga|map|Mult0~mac_RESULTA_bus [53];
assign \vga|map|Mult0~44  = \vga|map|Mult0~mac_RESULTA_bus [54];
assign \vga|map|Mult0~45  = \vga|map|Mult0~mac_RESULTA_bus [55];
assign \vga|map|Mult0~46  = \vga|map|Mult0~mac_RESULTA_bus [56];
assign \vga|map|Mult0~47  = \vga|map|Mult0~mac_RESULTA_bus [57];
assign \vga|map|Mult0~48  = \vga|map|Mult0~mac_RESULTA_bus [58];
assign \vga|map|Mult0~49  = \vga|map|Mult0~mac_RESULTA_bus [59];
assign \vga|map|Mult0~50  = \vga|map|Mult0~mac_RESULTA_bus [60];
assign \vga|map|Mult0~51  = \vga|map|Mult0~mac_RESULTA_bus [61];
assign \vga|map|Mult0~52  = \vga|map|Mult0~mac_RESULTA_bus [62];
assign \vga|map|Mult0~53  = \vga|map|Mult0~mac_RESULTA_bus [63];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  = \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  = \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  = \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  = \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  = \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  = \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  = \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  = \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \CPU|alu|arithmetic|mul|s [0] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [0];
assign \CPU|alu|arithmetic|mul|s [1] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [1];
assign \CPU|alu|arithmetic|mul|s [2] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [2];
assign \CPU|alu|arithmetic|mul|s [3] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [3];
assign \CPU|alu|arithmetic|mul|s [4] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [4];
assign \CPU|alu|arithmetic|mul|s [5] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [5];
assign \CPU|alu|arithmetic|mul|s [6] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [6];
assign \CPU|alu|arithmetic|mul|s [7] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [7];
assign \CPU|alu|arithmetic|mul|s [8] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [8];
assign \CPU|alu|arithmetic|mul|s [9] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [9];
assign \CPU|alu|arithmetic|mul|s [10] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [10];
assign \CPU|alu|arithmetic|mul|s [11] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [11];
assign \CPU|alu|arithmetic|mul|s [12] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [12];
assign \CPU|alu|arithmetic|mul|s [13] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [13];
assign \CPU|alu|arithmetic|mul|s [14] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [14];
assign \CPU|alu|arithmetic|mul|s [15] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [15];
assign \CPU|alu|arithmetic|mul|s [16] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [16];
assign \CPU|alu|arithmetic|mul|s [17] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [17];
assign \CPU|alu|arithmetic|mul|s [18] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [18];
assign \CPU|alu|arithmetic|mul|s [19] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [19];
assign \CPU|alu|arithmetic|mul|s [20] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [20];
assign \CPU|alu|arithmetic|mul|s [21] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [21];
assign \CPU|alu|arithmetic|mul|s [22] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [22];
assign \CPU|alu|arithmetic|mul|s [23] = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [23];
assign \CPU|alu|arithmetic|mul|Mult0~8  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [24];
assign \CPU|alu|arithmetic|mul|Mult0~9  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [25];
assign \CPU|alu|arithmetic|mul|Mult0~10  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [26];
assign \CPU|alu|arithmetic|mul|Mult0~11  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [27];
assign \CPU|alu|arithmetic|mul|Mult0~12  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [28];
assign \CPU|alu|arithmetic|mul|Mult0~13  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [29];
assign \CPU|alu|arithmetic|mul|Mult0~14  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [30];
assign \CPU|alu|arithmetic|mul|Mult0~15  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [31];
assign \CPU|alu|arithmetic|mul|Mult0~16  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [32];
assign \CPU|alu|arithmetic|mul|Mult0~17  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [33];
assign \CPU|alu|arithmetic|mul|Mult0~18  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [34];
assign \CPU|alu|arithmetic|mul|Mult0~19  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [35];
assign \CPU|alu|arithmetic|mul|Mult0~20  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [36];
assign \CPU|alu|arithmetic|mul|Mult0~21  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [37];
assign \CPU|alu|arithmetic|mul|Mult0~22  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [38];
assign \CPU|alu|arithmetic|mul|Mult0~23  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [39];
assign \CPU|alu|arithmetic|mul|Mult0~24  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [40];
assign \CPU|alu|arithmetic|mul|Mult0~25  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [41];
assign \CPU|alu|arithmetic|mul|Mult0~26  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [42];
assign \CPU|alu|arithmetic|mul|Mult0~27  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [43];
assign \CPU|alu|arithmetic|mul|Mult0~28  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [44];
assign \CPU|alu|arithmetic|mul|Mult0~29  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [45];
assign \CPU|alu|arithmetic|mul|Mult0~30  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [46];
assign \CPU|alu|arithmetic|mul|Mult0~31  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [47];
assign \CPU|alu|arithmetic|mul|Mult0~32  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [48];
assign \CPU|alu|arithmetic|mul|Mult0~33  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [49];
assign \CPU|alu|arithmetic|mul|Mult0~34  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [50];
assign \CPU|alu|arithmetic|mul|Mult0~35  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [51];
assign \CPU|alu|arithmetic|mul|Mult0~36  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [52];
assign \CPU|alu|arithmetic|mul|Mult0~37  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [53];
assign \CPU|alu|arithmetic|mul|Mult0~38  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [54];
assign \CPU|alu|arithmetic|mul|Mult0~39  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [55];
assign \CPU|alu|arithmetic|mul|Mult0~40  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [56];
assign \CPU|alu|arithmetic|mul|Mult0~41  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [57];
assign \CPU|alu|arithmetic|mul|Mult0~42  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [58];
assign \CPU|alu|arithmetic|mul|Mult0~43  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [59];
assign \CPU|alu|arithmetic|mul|Mult0~44  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [60];
assign \CPU|alu|arithmetic|mul|Mult0~45  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [61];
assign \CPU|alu|arithmetic|mul|Mult0~46  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [62];
assign \CPU|alu|arithmetic|mul|Mult0~47  = \CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \vga_hs~output (
	.i(\vga|VGASync|hSync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hs),
	.obar());
// synopsys translate_off
defparam \vga_hs~output .bus_hold = "false";
defparam \vga_hs~output .open_drain_output = "false";
defparam \vga_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vga_vs~output (
	.i(\vga|VGASync|vSync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vs),
	.obar());
// synopsys translate_off
defparam \vga_vs~output .bus_hold = "false";
defparam \vga_vs~output .open_drain_output = "false";
defparam \vga_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \vga_blank_n~output (
	.i(\vga|VGASync|vidOn~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_blank_n),
	.obar());
// synopsys translate_off
defparam \vga_blank_n~output .bus_hold = "false";
defparam \vga_blank_n~output .open_drain_output = "false";
defparam \vga_blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clockVGA~output (
	.i(\vga|VGAClkDivisor|clk25Mhz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clockVGA),
	.obar());
// synopsys translate_off
defparam \clockVGA~output .bus_hold = "false";
defparam \clockVGA~output .open_drain_output = "false";
defparam \clockVGA~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\mux6|z[0]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\mux6|z[1]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\mux6|z[2]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\mux6|z[3]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\mux6|z[4]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\mux6|z[5]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\mux6|z[6]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\mux6|z[7]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\mux6|z[0]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\mux6|z[1]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\mux6|z[2]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\mux6|z[3]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\mux6|z[4]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\mux6|z[5]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\mux6|z[6]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\mux6|z[7]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\mux6|z[0]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\mux6|z[1]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\mux6|z[2]~26_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\mux6|z[3]~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\mux6|z[4]~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\mux6|z[5]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\mux6|z[6]~50_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\mux6|z[7]~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N21
cyclonev_lcell_comb \vga|VGAClkDivisor|counter~0 (
// Equation(s):
// \vga|VGAClkDivisor|counter~0_combout  = ( !\vga|VGAClkDivisor|counter~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|VGAClkDivisor|counter~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGAClkDivisor|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGAClkDivisor|counter~0 .extended_lut = "off";
defparam \vga|VGAClkDivisor|counter~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \vga|VGAClkDivisor|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N22
dffeas \vga|VGAClkDivisor|counter (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\vga|VGAClkDivisor|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGAClkDivisor|counter~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGAClkDivisor|counter .is_wysiwyg = "true";
defparam \vga|VGAClkDivisor|counter .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y23_N36
cyclonev_lcell_comb \vga|VGAClkDivisor|clk25Mhz~0 (
// Equation(s):
// \vga|VGAClkDivisor|clk25Mhz~0_combout  = ( !\vga|VGAClkDivisor|counter~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGAClkDivisor|counter~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGAClkDivisor|clk25Mhz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGAClkDivisor|clk25Mhz~0 .extended_lut = "off";
defparam \vga|VGAClkDivisor|clk25Mhz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|VGAClkDivisor|clk25Mhz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y23_N38
dffeas \vga|VGAClkDivisor|clk25Mhz (
	.clk(\clk~input_o ),
	.d(\vga|VGAClkDivisor|clk25Mhz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGAClkDivisor|clk25Mhz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGAClkDivisor|clk25Mhz .is_wysiwyg = "true";
defparam \vga|VGAClkDivisor|clk25Mhz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N0
cyclonev_lcell_comb \vga|VGASync|Add0~37 (
// Equation(s):
// \vga|VGASync|Add0~37_sumout  = SUM(( \vga|VGASync|hCounter[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \vga|VGASync|Add0~38  = CARRY(( \vga|VGASync|hCounter[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|hCounter[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~37_sumout ),
	.cout(\vga|VGASync|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~37 .extended_lut = "off";
defparam \vga|VGASync|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \vga|VGASync|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N33
cyclonev_lcell_comb \vga|VGASync|hCounter[0]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[0]~SCLR_LUT_combout  = (\vga|VGASync|Add0~37_sumout  & !\vga|VGASync|Equal0~3_combout )

	.dataa(!\vga|VGASync|Add0~37_sumout ),
	.datab(gnd),
	.datac(!\vga|VGASync|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[0]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[0]~SCLR_LUT .lut_mask = 64'h5050505050505050;
defparam \vga|VGASync|hCounter[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y23_N35
dffeas \vga|VGASync|hCounter[0]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|hCounter[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N3
cyclonev_lcell_comb \vga|VGASync|Add0~21 (
// Equation(s):
// \vga|VGASync|Add0~21_sumout  = SUM(( \vga|VGASync|hCounter[1]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~38  ))
// \vga|VGASync|Add0~22  = CARRY(( \vga|VGASync|hCounter[1]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|hCounter[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~21_sumout ),
	.cout(\vga|VGASync|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~21 .extended_lut = "off";
defparam \vga|VGASync|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N54
cyclonev_lcell_comb \vga|VGASync|hCounter[1]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[1]~SCLR_LUT_combout  = ( !\vga|VGASync|Equal0~3_combout  & ( \vga|VGASync|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[1]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[1]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|VGASync|hCounter[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N52
dffeas \vga|VGASync|hCounter[1]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|hCounter[1]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N6
cyclonev_lcell_comb \vga|VGASync|Add0~17 (
// Equation(s):
// \vga|VGASync|Add0~17_sumout  = SUM(( \vga|VGASync|hCounter[2]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~22  ))
// \vga|VGASync|Add0~18  = CARRY(( \vga|VGASync|hCounter[2]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|hCounter[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~17_sumout ),
	.cout(\vga|VGASync|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~17 .extended_lut = "off";
defparam \vga|VGASync|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N57
cyclonev_lcell_comb \vga|VGASync|hCounter[2]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[2]~SCLR_LUT_combout  = (\vga|VGASync|Add0~17_sumout  & !\vga|VGASync|Equal0~3_combout )

	.dataa(gnd),
	.datab(!\vga|VGASync|Add0~17_sumout ),
	.datac(!\vga|VGASync|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[2]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[2]~SCLR_LUT .lut_mask = 64'h3030303030303030;
defparam \vga|VGASync|hCounter[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N59
dffeas \vga|VGASync|hCounter[2]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|hCounter[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N9
cyclonev_lcell_comb \vga|VGASync|Add0~13 (
// Equation(s):
// \vga|VGASync|Add0~13_sumout  = SUM(( \vga|VGASync|hCounter[3]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~18  ))
// \vga|VGASync|Add0~14  = CARRY(( \vga|VGASync|hCounter[3]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|hCounter[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~13_sumout ),
	.cout(\vga|VGASync|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~13 .extended_lut = "off";
defparam \vga|VGASync|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N36
cyclonev_lcell_comb \vga|VGASync|hCounter[3]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[3]~SCLR_LUT_combout  = ( !\vga|VGASync|Equal0~3_combout  & ( \vga|VGASync|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[3]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[3]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|VGASync|hCounter[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N50
dffeas \vga|VGASync|hCounter[3]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|hCounter[3]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N12
cyclonev_lcell_comb \vga|VGASync|Add0~25 (
// Equation(s):
// \vga|VGASync|Add0~25_sumout  = SUM(( \vga|VGASync|hCounter[4]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~14  ))
// \vga|VGASync|Add0~26  = CARRY(( \vga|VGASync|hCounter[4]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|hCounter[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~25_sumout ),
	.cout(\vga|VGASync|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~25 .extended_lut = "off";
defparam \vga|VGASync|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|VGASync|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N39
cyclonev_lcell_comb \vga|VGASync|hCounter[4]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[4]~SCLR_LUT_combout  = ( \vga|VGASync|Add0~25_sumout  & ( !\vga|VGASync|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[4]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[4]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|hCounter[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N56
dffeas \vga|VGASync|hCounter[4]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|hCounter[4]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N15
cyclonev_lcell_comb \vga|VGASync|Add0~29 (
// Equation(s):
// \vga|VGASync|Add0~29_sumout  = SUM(( \vga|VGASync|hCounter[5]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~26  ))
// \vga|VGASync|Add0~30  = CARRY(( \vga|VGASync|hCounter[5]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|hCounter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~29_sumout ),
	.cout(\vga|VGASync|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~29 .extended_lut = "off";
defparam \vga|VGASync|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N12
cyclonev_lcell_comb \vga|VGASync|hCounter[5]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[5]~SCLR_LUT_combout  = ( \vga|VGASync|Add0~29_sumout  & ( !\vga|VGASync|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[5]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[5]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|hCounter[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N20
dffeas \vga|VGASync|hCounter[5]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|hCounter[5]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N18
cyclonev_lcell_comb \vga|VGASync|Add0~33 (
// Equation(s):
// \vga|VGASync|Add0~33_sumout  = SUM(( \vga|VGASync|hCounter[6]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~30  ))
// \vga|VGASync|Add0~34  = CARRY(( \vga|VGASync|hCounter[6]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~30  ))

	.dataa(!\vga|VGASync|hCounter[6]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~33_sumout ),
	.cout(\vga|VGASync|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~33 .extended_lut = "off";
defparam \vga|VGASync|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|VGASync|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N21
cyclonev_lcell_comb \vga|VGASync|Add0~9 (
// Equation(s):
// \vga|VGASync|Add0~9_sumout  = SUM(( \vga|VGASync|hCounter[7]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~34  ))
// \vga|VGASync|Add0~10  = CARRY(( \vga|VGASync|hCounter[7]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~34  ))

	.dataa(gnd),
	.datab(!\vga|VGASync|hCounter[7]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~9_sumout ),
	.cout(\vga|VGASync|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~9 .extended_lut = "off";
defparam \vga|VGASync|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|VGASync|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N36
cyclonev_lcell_comb \vga|VGASync|hCounter[7]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[7]~SCLR_LUT_combout  = ( \vga|VGASync|Add0~9_sumout  & ( !\vga|VGASync|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(!\vga|VGASync|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[7]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[7]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|VGASync|hCounter[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N38
dffeas \vga|VGASync|hCounter[7]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|hCounter[7]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N24
cyclonev_lcell_comb \vga|VGASync|Add0~1 (
// Equation(s):
// \vga|VGASync|Add0~1_sumout  = SUM(( \vga|VGASync|hCounter[8]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~10  ))
// \vga|VGASync|Add0~2  = CARRY(( \vga|VGASync|hCounter[8]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add0~10  ))

	.dataa(gnd),
	.datab(!\vga|VGASync|hCounter[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~1_sumout ),
	.cout(\vga|VGASync|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~1 .extended_lut = "off";
defparam \vga|VGASync|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|VGASync|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N42
cyclonev_lcell_comb \vga|VGASync|hCounter[8]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[8]~SCLR_LUT_combout  = ( \vga|VGASync|Add0~1_sumout  & ( !\vga|VGASync|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(!\vga|VGASync|Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[8]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[8]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \vga|VGASync|hCounter[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N44
dffeas \vga|VGASync|hCounter[8]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|hCounter[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N27
cyclonev_lcell_comb \vga|VGASync|Add0~5 (
// Equation(s):
// \vga|VGASync|Add0~5_sumout  = SUM(( \vga|VGASync|hCounter [9] ) + ( GND ) + ( \vga|VGASync|Add0~2  ))

	.dataa(!\vga|VGASync|hCounter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add0~5 .extended_lut = "off";
defparam \vga|VGASync|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|VGASync|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N41
dffeas \vga|VGASync|hCounter[9] (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|Add0~5_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|VGASync|Equal0~3_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[9] .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N48
cyclonev_lcell_comb \vga|VGASync|Equal0~1 (
// Equation(s):
// \vga|VGASync|Equal0~1_combout  = ( !\vga|VGASync|hCounter[2]~_Duplicate_1_q  & ( \vga|VGASync|hCounter [9] & ( (\vga|VGASync|hCounter[0]~_Duplicate_1_q  & (!\vga|VGASync|hCounter[1]~_Duplicate_1_q  & (!\vga|VGASync|hCounter[7]~_Duplicate_1_q  & 
// \vga|VGASync|hCounter[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\vga|VGASync|hCounter[0]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|hCounter[1]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|hCounter[7]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|hCounter[8]~_Duplicate_1_q ),
	.datae(!\vga|VGASync|hCounter[2]~_Duplicate_1_q ),
	.dataf(!\vga|VGASync|hCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Equal0~1 .extended_lut = "off";
defparam \vga|VGASync|Equal0~1 .lut_mask = 64'h0000000000400000;
defparam \vga|VGASync|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N33
cyclonev_lcell_comb \vga|VGASync|Equal0~2 (
// Equation(s):
// \vga|VGASync|Equal0~2_combout  = ( !\vga|VGASync|hCounter[5]~_Duplicate_1_q  & ( (\vga|VGASync|hCounter[3]~_Duplicate_1_q  & (!\vga|VGASync|hCounter[6]~_Duplicate_1_q  & \vga|VGASync|hCounter[4]~_Duplicate_1_q )) ) )

	.dataa(!\vga|VGASync|hCounter[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\vga|VGASync|hCounter[6]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|hCounter[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|hCounter[5]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Equal0~2 .extended_lut = "off";
defparam \vga|VGASync|Equal0~2 .lut_mask = 64'h0050005000000000;
defparam \vga|VGASync|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N30
cyclonev_lcell_comb \vga|VGASync|Equal0~3 (
// Equation(s):
// \vga|VGASync|Equal0~3_combout  = ( \vga|VGASync|Equal0~2_combout  & ( \vga|VGASync|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Equal0~3 .extended_lut = "off";
defparam \vga|VGASync|Equal0~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|VGASync|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N45
cyclonev_lcell_comb \vga|VGASync|hCounter[6]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|hCounter[6]~SCLR_LUT_combout  = ( \vga|VGASync|Add0~33_sumout  & ( !\vga|VGASync|Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hCounter[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hCounter[6]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|hCounter[6]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|hCounter[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y23_N47
dffeas \vga|VGASync|hCounter[6]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|hCounter[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|hCounter[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|hCounter[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|hCounter[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N0
cyclonev_lcell_comb \vga|VGASync|hSync~0 (
// Equation(s):
// \vga|VGASync|hSync~0_combout  = ( \vga|VGASync|hCounter[5]~_Duplicate_1_q  & ( \vga|VGASync|hCounter[3]~_Duplicate_1_q  & ( (\vga|VGASync|hCounter[6]~_Duplicate_1_q  & (((\vga|VGASync|hCounter[4]~_Duplicate_1_q ) # (\vga|VGASync|hCounter[1]~_Duplicate_1_q 
// )) # (\vga|VGASync|hCounter[2]~_Duplicate_1_q ))) ) ) ) # ( !\vga|VGASync|hCounter[5]~_Duplicate_1_q  & ( \vga|VGASync|hCounter[3]~_Duplicate_1_q  & ( (!\vga|VGASync|hCounter[6]~_Duplicate_1_q  & (!\vga|VGASync|hCounter[2]~_Duplicate_1_q  & 
// (!\vga|VGASync|hCounter[1]~_Duplicate_1_q  & !\vga|VGASync|hCounter[4]~_Duplicate_1_q ))) ) ) ) # ( \vga|VGASync|hCounter[5]~_Duplicate_1_q  & ( !\vga|VGASync|hCounter[3]~_Duplicate_1_q  & ( (\vga|VGASync|hCounter[6]~_Duplicate_1_q  & 
// \vga|VGASync|hCounter[4]~_Duplicate_1_q ) ) ) ) # ( !\vga|VGASync|hCounter[5]~_Duplicate_1_q  & ( !\vga|VGASync|hCounter[3]~_Duplicate_1_q  & ( (!\vga|VGASync|hCounter[6]~_Duplicate_1_q  & !\vga|VGASync|hCounter[4]~_Duplicate_1_q ) ) ) )

	.dataa(!\vga|VGASync|hCounter[6]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|hCounter[2]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|hCounter[1]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|hCounter[4]~_Duplicate_1_q ),
	.datae(!\vga|VGASync|hCounter[5]~_Duplicate_1_q ),
	.dataf(!\vga|VGASync|hCounter[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hSync~0 .extended_lut = "off";
defparam \vga|VGASync|hSync~0 .lut_mask = 64'hAA00005580001555;
defparam \vga|VGASync|hSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N42
cyclonev_lcell_comb \vga|VGASync|hSync~1 (
// Equation(s):
// \vga|VGASync|hSync~1_combout  = ( \vga|VGASync|hCounter[8]~_Duplicate_1_q  ) # ( !\vga|VGASync|hCounter[8]~_Duplicate_1_q  & ( ((!\vga|VGASync|hCounter[7]~_Duplicate_1_q ) # (!\vga|VGASync|hCounter [9])) # (\vga|VGASync|hSync~0_combout ) ) )

	.dataa(!\vga|VGASync|hSync~0_combout ),
	.datab(!\vga|VGASync|hCounter[7]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|hCounter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|hCounter[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|hSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|hSync~1 .extended_lut = "off";
defparam \vga|VGASync|hSync~1 .lut_mask = 64'hFDFDFDFDFFFFFFFF;
defparam \vga|VGASync|hSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N30
cyclonev_lcell_comb \vga|VGASync|Add1~37 (
// Equation(s):
// \vga|VGASync|Add1~37_sumout  = SUM(( \vga|VGASync|vCounter[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \vga|VGASync|Add1~38  = CARRY(( \vga|VGASync|vCounter[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~37_sumout ),
	.cout(\vga|VGASync|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~37 .extended_lut = "off";
defparam \vga|VGASync|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|VGASync|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N6
cyclonev_lcell_comb \vga|VGASync|vCounter[0]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[0]~SCLR_LUT_combout  = ( !\vga|VGASync|refreshVSync~combout  & ( \vga|VGASync|Add1~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Add1~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|refreshVSync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[0]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[0]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|VGASync|vCounter[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N29
dffeas \vga|VGASync|vCounter[0]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[0]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N33
cyclonev_lcell_comb \vga|VGASync|Add1~29 (
// Equation(s):
// \vga|VGASync|Add1~29_sumout  = SUM(( \vga|VGASync|vCounter[1]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~38  ))
// \vga|VGASync|Add1~30  = CARRY(( \vga|VGASync|vCounter[1]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~29_sumout ),
	.cout(\vga|VGASync|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~29 .extended_lut = "off";
defparam \vga|VGASync|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N48
cyclonev_lcell_comb \vga|VGASync|vCounter[1]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[1]~SCLR_LUT_combout  = ( !\vga|VGASync|refreshVSync~combout  & ( \vga|VGASync|Add1~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|refreshVSync~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[1]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[1]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \vga|VGASync|vCounter[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N44
dffeas \vga|VGASync|vCounter[1]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[1]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N36
cyclonev_lcell_comb \vga|VGASync|Add1~33 (
// Equation(s):
// \vga|VGASync|Add1~33_sumout  = SUM(( \vga|VGASync|vCounter[2]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~30  ))
// \vga|VGASync|Add1~34  = CARRY(( \vga|VGASync|vCounter[2]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|vCounter[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~33_sumout ),
	.cout(\vga|VGASync|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~33 .extended_lut = "off";
defparam \vga|VGASync|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|VGASync|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N15
cyclonev_lcell_comb \vga|VGASync|vCounter[2]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[2]~SCLR_LUT_combout  = ( \vga|VGASync|Add1~33_sumout  & ( !\vga|VGASync|refreshVSync~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|refreshVSync~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[2]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[2]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|vCounter[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N56
dffeas \vga|VGASync|vCounter[2]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[2]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N39
cyclonev_lcell_comb \vga|VGASync|Add1~17 (
// Equation(s):
// \vga|VGASync|Add1~17_sumout  = SUM(( \vga|VGASync|vCounter[3]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~34  ))
// \vga|VGASync|Add1~18  = CARRY(( \vga|VGASync|vCounter[3]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~17_sumout ),
	.cout(\vga|VGASync|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~17 .extended_lut = "off";
defparam \vga|VGASync|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N51
cyclonev_lcell_comb \vga|VGASync|vCounter[3]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[3]~SCLR_LUT_combout  = ( \vga|VGASync|Add1~17_sumout  & ( !\vga|VGASync|refreshVSync~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|refreshVSync~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[3]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[3]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|vCounter[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N17
dffeas \vga|VGASync|vCounter[3]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[3]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N42
cyclonev_lcell_comb \vga|VGASync|Add1~21 (
// Equation(s):
// \vga|VGASync|Add1~21_sumout  = SUM(( \vga|VGASync|vCounter[4]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~18  ))
// \vga|VGASync|Add1~22  = CARRY(( \vga|VGASync|vCounter[4]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~21_sumout ),
	.cout(\vga|VGASync|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~21 .extended_lut = "off";
defparam \vga|VGASync|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N21
cyclonev_lcell_comb \vga|VGASync|vCounter[4]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[4]~SCLR_LUT_combout  = (!\vga|VGASync|refreshVSync~combout  & \vga|VGASync|Add1~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|refreshVSync~combout ),
	.datad(!\vga|VGASync|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[4]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[4]~SCLR_LUT .lut_mask = 64'h00F000F000F000F0;
defparam \vga|VGASync|vCounter[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N38
dffeas \vga|VGASync|vCounter[4]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[4]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N45
cyclonev_lcell_comb \vga|VGASync|Add1~1 (
// Equation(s):
// \vga|VGASync|Add1~1_sumout  = SUM(( \vga|VGASync|vCounter[5]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~22  ))
// \vga|VGASync|Add1~2  = CARRY(( \vga|VGASync|vCounter[5]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~22  ))

	.dataa(gnd),
	.datab(!\vga|VGASync|vCounter[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~1_sumout ),
	.cout(\vga|VGASync|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~1 .extended_lut = "off";
defparam \vga|VGASync|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|VGASync|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N39
cyclonev_lcell_comb \vga|VGASync|vCounter[5]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[5]~SCLR_LUT_combout  = ( \vga|VGASync|Add1~1_sumout  & ( !\vga|VGASync|refreshVSync~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|refreshVSync~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[5]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[5]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|vCounter[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N41
dffeas \vga|VGASync|vCounter[5]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|vCounter[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N1
dffeas \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[6]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N48
cyclonev_lcell_comb \vga|VGASync|Add1~5 (
// Equation(s):
// \vga|VGASync|Add1~5_sumout  = SUM(( \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \vga|VGASync|Add1~2  ))
// \vga|VGASync|Add1~6  = CARRY(( \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \vga|VGASync|Add1~2  ))

	.dataa(gnd),
	.datab(!\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~5_sumout ),
	.cout(\vga|VGASync|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~5 .extended_lut = "off";
defparam \vga|VGASync|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|VGASync|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N24
cyclonev_lcell_comb \vga|VGASync|vCounter[6]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[6]~SCLR_LUT_combout  = (\vga|VGASync|Add1~5_sumout  & !\vga|VGASync|refreshVSync~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|Add1~5_sumout ),
	.datad(!\vga|VGASync|refreshVSync~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[6]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[6]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \vga|VGASync|vCounter[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N2
dffeas \vga|VGASync|vCounter[6]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[6]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N51
cyclonev_lcell_comb \vga|VGASync|Add1~9 (
// Equation(s):
// \vga|VGASync|Add1~9_sumout  = SUM(( \vga|VGASync|vCounter[7]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~6  ))
// \vga|VGASync|Add1~10  = CARRY(( \vga|VGASync|vCounter[7]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~9_sumout ),
	.cout(\vga|VGASync|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~9 .extended_lut = "off";
defparam \vga|VGASync|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N45
cyclonev_lcell_comb \vga|VGASync|vCounter[7]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[7]~SCLR_LUT_combout  = ( \vga|VGASync|Add1~9_sumout  & ( !\vga|VGASync|refreshVSync~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|refreshVSync~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[7]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[7]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \vga|VGASync|vCounter[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N8
dffeas \vga|VGASync|vCounter[7]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|vCounter[7]~SCLR_LUT_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N54
cyclonev_lcell_comb \vga|VGASync|Add1~13 (
// Equation(s):
// \vga|VGASync|Add1~13_sumout  = SUM(( \vga|VGASync|vCounter[8]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~10  ))
// \vga|VGASync|Add1~14  = CARRY(( \vga|VGASync|vCounter[8]~_Duplicate_1_q  ) + ( GND ) + ( \vga|VGASync|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter[8]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~13_sumout ),
	.cout(\vga|VGASync|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~13 .extended_lut = "off";
defparam \vga|VGASync|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N57
cyclonev_lcell_comb \vga|VGASync|Add1~25 (
// Equation(s):
// \vga|VGASync|Add1~25_sumout  = SUM(( \vga|VGASync|vCounter [9] ) + ( GND ) + ( \vga|VGASync|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|VGASync|vCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|VGASync|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|VGASync|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Add1~25 .extended_lut = "off";
defparam \vga|VGASync|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|VGASync|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N47
dffeas \vga|VGASync|vCounter[9] (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\vga|VGASync|Add1~25_sumout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\vga|VGASync|refreshVSync~combout ),
	.sload(vcc),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[9] .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N30
cyclonev_lcell_comb \vga|VGASync|refreshVSync~1 (
// Equation(s):
// \vga|VGASync|refreshVSync~1_combout  = ( \vga|VGASync|vCounter [9] & ( (!\vga|VGASync|vCounter[5]~_Duplicate_1_q  & (!\vga|VGASync|vCounter[6]~_Duplicate_1_q  & !\vga|VGASync|vCounter[4]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\vga|VGASync|vCounter[5]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|vCounter[6]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|vCounter[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|vCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|refreshVSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|refreshVSync~1 .extended_lut = "off";
defparam \vga|VGASync|refreshVSync~1 .lut_mask = 64'h00000000C000C000;
defparam \vga|VGASync|refreshVSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N57
cyclonev_lcell_comb \vga|VGASync|refreshVSync~0 (
// Equation(s):
// \vga|VGASync|refreshVSync~0_combout  = ( \vga|VGASync|vCounter[2]~_Duplicate_1_q  & ( (!\vga|VGASync|vCounter[7]~_Duplicate_1_q  & (!\vga|VGASync|vCounter[1]~_Duplicate_1_q  & (\vga|VGASync|vCounter[3]~_Duplicate_1_q  & 
// \vga|VGASync|vCounter[0]~_Duplicate_1_q ))) ) )

	.dataa(!\vga|VGASync|vCounter[7]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|vCounter[1]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|vCounter[3]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|vCounter[0]~_Duplicate_1_q ),
	.datae(!\vga|VGASync|vCounter[2]~_Duplicate_1_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|refreshVSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|refreshVSync~0 .extended_lut = "off";
defparam \vga|VGASync|refreshVSync~0 .lut_mask = 64'h0000000800000008;
defparam \vga|VGASync|refreshVSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N9
cyclonev_lcell_comb \vga|VGASync|refreshVSync (
// Equation(s):
// \vga|VGASync|refreshVSync~combout  = ( \vga|VGASync|Equal0~2_combout  & ( (\vga|VGASync|Equal0~1_combout  & (\vga|VGASync|refreshVSync~1_combout  & (!\vga|VGASync|vCounter[8]~_Duplicate_1_q  & \vga|VGASync|refreshVSync~0_combout ))) ) )

	.dataa(!\vga|VGASync|Equal0~1_combout ),
	.datab(!\vga|VGASync|refreshVSync~1_combout ),
	.datac(!\vga|VGASync|vCounter[8]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|refreshVSync~0_combout ),
	.datae(gnd),
	.dataf(!\vga|VGASync|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|refreshVSync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|refreshVSync .extended_lut = "off";
defparam \vga|VGASync|refreshVSync .lut_mask = 64'h0000000000100010;
defparam \vga|VGASync|refreshVSync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N3
cyclonev_lcell_comb \vga|VGASync|vCounter[8]~SCLR_LUT (
// Equation(s):
// \vga|VGASync|vCounter[8]~SCLR_LUT_combout  = ( \vga|VGASync|Add1~13_sumout  & ( !\vga|VGASync|refreshVSync~combout  ) )

	.dataa(gnd),
	.datab(!\vga|VGASync|refreshVSync~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|VGASync|Add1~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vCounter[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vCounter[8]~SCLR_LUT .extended_lut = "off";
defparam \vga|VGASync|vCounter[8]~SCLR_LUT .lut_mask = 64'h0000CCCC0000CCCC;
defparam \vga|VGASync|vCounter[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N5
dffeas \vga|VGASync|vCounter[8]~_Duplicate_1 (
	.clk(\vga|VGAClkDivisor|clk25Mhz~q ),
	.d(\vga|VGASync|vCounter[8]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga|VGASync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGASync|vCounter[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGASync|vCounter[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \vga|VGASync|vCounter[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N6
cyclonev_lcell_comb \vga|VGASync|vSync~0 (
// Equation(s):
// \vga|VGASync|vSync~0_combout  = ( !\vga|VGASync|vCounter [9] & ( \vga|VGASync|vCounter[1]~_Duplicate_1_q  & ( (\vga|VGASync|vCounter[3]~_Duplicate_1_q  & (!\vga|VGASync|vCounter[2]~_Duplicate_1_q  & !\vga|VGASync|vCounter[4]~_Duplicate_1_q )) ) ) ) # ( 
// !\vga|VGASync|vCounter [9] & ( !\vga|VGASync|vCounter[1]~_Duplicate_1_q  & ( (\vga|VGASync|vCounter[3]~_Duplicate_1_q  & (!\vga|VGASync|vCounter[0]~_Duplicate_1_q  & (\vga|VGASync|vCounter[2]~_Duplicate_1_q  & !\vga|VGASync|vCounter[4]~_Duplicate_1_q ))) 
// ) ) )

	.dataa(!\vga|VGASync|vCounter[3]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|vCounter[0]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|vCounter[2]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|vCounter[4]~_Duplicate_1_q ),
	.datae(!\vga|VGASync|vCounter [9]),
	.dataf(!\vga|VGASync|vCounter[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vSync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vSync~0 .extended_lut = "off";
defparam \vga|VGASync|vSync~0 .lut_mask = 64'h0400000050000000;
defparam \vga|VGASync|vSync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N15
cyclonev_lcell_comb \vga|VGASync|vSync~1 (
// Equation(s):
// \vga|VGASync|vSync~1_combout  = ( \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  & ( (!\vga|VGASync|vCounter[8]~_Duplicate_1_q ) # ((!\vga|VGASync|vCounter[5]~_Duplicate_1_q ) # ((!\vga|VGASync|vSync~0_combout ) # 
// (!\vga|VGASync|vCounter[7]~_Duplicate_1_q ))) ) ) # ( !\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  )

	.dataa(!\vga|VGASync|vCounter[8]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|vCounter[5]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|vSync~0_combout ),
	.datad(!\vga|VGASync|vCounter[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vSync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vSync~1 .extended_lut = "off";
defparam \vga|VGASync|vSync~1 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \vga|VGASync|vSync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N18
cyclonev_lcell_comb \vga|VGASync|LessThan0~0 (
// Equation(s):
// \vga|VGASync|LessThan0~0_combout  = ( \vga|VGASync|hCounter[0]~_Duplicate_1_q  & ( (\vga|VGASync|hCounter[6]~_Duplicate_1_q  & (\vga|VGASync|hCounter[5]~_Duplicate_1_q  & ((\vga|VGASync|hCounter[1]~_Duplicate_1_q ) # 
// (\vga|VGASync|hCounter[2]~_Duplicate_1_q )))) ) ) # ( !\vga|VGASync|hCounter[0]~_Duplicate_1_q  & ( (\vga|VGASync|hCounter[2]~_Duplicate_1_q  & (\vga|VGASync|hCounter[6]~_Duplicate_1_q  & \vga|VGASync|hCounter[5]~_Duplicate_1_q )) ) )

	.dataa(!\vga|VGASync|hCounter[2]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|hCounter[6]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|hCounter[1]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|hCounter[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|hCounter[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|LessThan0~0 .extended_lut = "off";
defparam \vga|VGASync|LessThan0~0 .lut_mask = 64'h0011001100130013;
defparam \vga|VGASync|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N21
cyclonev_lcell_comb \vga|VGASync|vidOn~0 (
// Equation(s):
// \vga|VGASync|vidOn~0_combout  = ( \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  & ( (!\vga|VGASync|vCounter [9] & ((!\vga|VGASync|vCounter[8]~_Duplicate_1_q ) # ((!\vga|VGASync|vCounter[5]~_Duplicate_1_q ) # (!\vga|VGASync|vCounter[7]~_Duplicate_1_q 
// )))) ) ) # ( !\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  & ( !\vga|VGASync|vCounter [9] ) )

	.dataa(!\vga|VGASync|vCounter[8]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|vCounter[5]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|vCounter [9]),
	.datad(!\vga|VGASync|vCounter[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vidOn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vidOn~0 .extended_lut = "off";
defparam \vga|VGASync|vidOn~0 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \vga|VGASync|vidOn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N18
cyclonev_lcell_comb \vga|VGASync|Equal0~0 (
// Equation(s):
// \vga|VGASync|Equal0~0_combout  = ( \vga|VGASync|hCounter[3]~_Duplicate_1_q  & ( \vga|VGASync|hCounter[4]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|VGASync|hCounter[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGASync|hCounter[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|Equal0~0 .extended_lut = "off";
defparam \vga|VGASync|Equal0~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \vga|VGASync|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N24
cyclonev_lcell_comb \vga|VGASync|vidOn~1 (
// Equation(s):
// \vga|VGASync|vidOn~1_combout  = ( !\vga|VGASync|hCounter [9] & ( \vga|VGASync|hCounter[7]~_Duplicate_1_q  & ( \vga|VGASync|vidOn~0_combout  ) ) ) # ( \vga|VGASync|hCounter [9] & ( !\vga|VGASync|hCounter[7]~_Duplicate_1_q  & ( 
// (!\vga|VGASync|hCounter[8]~_Duplicate_1_q  & (\vga|VGASync|vidOn~0_combout  & ((!\vga|VGASync|LessThan0~0_combout ) # (!\vga|VGASync|Equal0~0_combout )))) ) ) ) # ( !\vga|VGASync|hCounter [9] & ( !\vga|VGASync|hCounter[7]~_Duplicate_1_q  & ( 
// \vga|VGASync|vidOn~0_combout  ) ) )

	.dataa(!\vga|VGASync|hCounter[8]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|LessThan0~0_combout ),
	.datac(!\vga|VGASync|vidOn~0_combout ),
	.datad(!\vga|VGASync|Equal0~0_combout ),
	.datae(!\vga|VGASync|hCounter [9]),
	.dataf(!\vga|VGASync|hCounter[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGASync|vidOn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGASync|vidOn~1 .extended_lut = "off";
defparam \vga|VGASync|vidOn~1 .lut_mask = 64'h0F0F0A080F0F0000;
defparam \vga|VGASync|vidOn~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X54_Y24_N0
cyclonev_mac \vga|map|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(vcc),
	.ax({\vga|VGASync|vCounter[8]~SCLR_LUT_combout ,\vga|VGASync|vCounter[7]~SCLR_LUT_combout ,\vga|VGASync|vCounter[6]~SCLR_LUT_combout ,\vga|VGASync|vCounter[5]~SCLR_LUT_combout ,\vga|VGASync|vCounter[4]~SCLR_LUT_combout ,\vga|VGASync|vCounter[3]~SCLR_LUT_combout ,
\vga|VGASync|vCounter[2]~SCLR_LUT_combout ,\vga|VGASync|vCounter[1]~SCLR_LUT_combout ,\vga|VGASync|vCounter[0]~SCLR_LUT_combout }),
	.ay({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\vga|VGASync|hCounter[8]~SCLR_LUT_combout ,\vga|VGASync|hCounter[7]~SCLR_LUT_combout ,\vga|VGASync|hCounter[6]~SCLR_LUT_combout ,\vga|VGASync|hCounter[5]~SCLR_LUT_combout ,\vga|VGASync|hCounter[4]~SCLR_LUT_combout ,
\vga|VGASync|hCounter[3]~SCLR_LUT_combout ,\vga|VGASync|hCounter[2]~SCLR_LUT_combout ,\vga|VGASync|hCounter[1]~SCLR_LUT_combout ,\vga|VGASync|hCounter[0]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\vga|VGAClkDivisor|clk25Mhz~q ,\vga|VGAClkDivisor|clk25Mhz~q }),
	.aclr({gnd,!\reset~input_o }),
	.ena({vcc,vcc,\vga|VGASync|Equal0~3_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\vga|map|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \vga|map|Mult0~mac .accumulate_clock = "none";
defparam \vga|map|Mult0~mac .ax_clock = "0";
defparam \vga|map|Mult0~mac .ax_width = 9;
defparam \vga|map|Mult0~mac .ay_scan_in_clock = "none";
defparam \vga|map|Mult0~mac .ay_scan_in_width = 9;
defparam \vga|map|Mult0~mac .ay_use_scan_in = "false";
defparam \vga|map|Mult0~mac .az_clock = "none";
defparam \vga|map|Mult0~mac .bx_clock = "none";
defparam \vga|map|Mult0~mac .bx_width = 1;
defparam \vga|map|Mult0~mac .by_clock = "1";
defparam \vga|map|Mult0~mac .by_use_scan_in = "false";
defparam \vga|map|Mult0~mac .by_width = 18;
defparam \vga|map|Mult0~mac .bz_clock = "none";
defparam \vga|map|Mult0~mac .coef_a_0 = 0;
defparam \vga|map|Mult0~mac .coef_a_1 = 0;
defparam \vga|map|Mult0~mac .coef_a_2 = 0;
defparam \vga|map|Mult0~mac .coef_a_3 = 0;
defparam \vga|map|Mult0~mac .coef_a_4 = 0;
defparam \vga|map|Mult0~mac .coef_a_5 = 0;
defparam \vga|map|Mult0~mac .coef_a_6 = 0;
defparam \vga|map|Mult0~mac .coef_a_7 = 0;
defparam \vga|map|Mult0~mac .coef_b_0 = 0;
defparam \vga|map|Mult0~mac .coef_b_1 = 0;
defparam \vga|map|Mult0~mac .coef_b_2 = 0;
defparam \vga|map|Mult0~mac .coef_b_3 = 0;
defparam \vga|map|Mult0~mac .coef_b_4 = 0;
defparam \vga|map|Mult0~mac .coef_b_5 = 0;
defparam \vga|map|Mult0~mac .coef_b_6 = 0;
defparam \vga|map|Mult0~mac .coef_b_7 = 0;
defparam \vga|map|Mult0~mac .coef_sel_a_clock = "none";
defparam \vga|map|Mult0~mac .coef_sel_b_clock = "none";
defparam \vga|map|Mult0~mac .delay_scan_out_ay = "false";
defparam \vga|map|Mult0~mac .delay_scan_out_by = "false";
defparam \vga|map|Mult0~mac .enable_double_accum = "false";
defparam \vga|map|Mult0~mac .load_const_clock = "none";
defparam \vga|map|Mult0~mac .load_const_value = 0;
defparam \vga|map|Mult0~mac .mode_sub_location = 0;
defparam \vga|map|Mult0~mac .negate_clock = "none";
defparam \vga|map|Mult0~mac .operand_source_max = "input";
defparam \vga|map|Mult0~mac .operand_source_may = "input";
defparam \vga|map|Mult0~mac .operand_source_mbx = "input";
defparam \vga|map|Mult0~mac .operand_source_mby = "input";
defparam \vga|map|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \vga|map|Mult0~mac .output_clock = "none";
defparam \vga|map|Mult0~mac .preadder_subtract_a = "false";
defparam \vga|map|Mult0~mac .preadder_subtract_b = "false";
defparam \vga|map|Mult0~mac .result_a_width = 64;
defparam \vga|map|Mult0~mac .signed_max = "false";
defparam \vga|map|Mult0~mac .signed_may = "false";
defparam \vga|map|Mult0~mac .signed_mbx = "false";
defparam \vga|map|Mult0~mac .signed_mby = "false";
defparam \vga|map|Mult0~mac .sub_clock = "none";
defparam \vga|map|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N51
cyclonev_lcell_comb \divisor|clk25Mhz~0 (
// Equation(s):
// \divisor|clk25Mhz~0_combout  = ( !\vga|VGAClkDivisor|counter~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGAClkDivisor|counter~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divisor|clk25Mhz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divisor|clk25Mhz~0 .extended_lut = "off";
defparam \divisor|clk25Mhz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \divisor|clk25Mhz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N53
dffeas \divisor|clk25Mhz (
	.clk(\clk~input_o ),
	.d(\divisor|clk25Mhz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divisor|clk25Mhz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divisor|clk25Mhz .is_wysiwyg = "true";
defparam \divisor|clk25Mhz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \CPU|ff|q[2]~_wirecell (
// Equation(s):
// \CPU|ff|q[2]~_wirecell_combout  = ( !\CPU|ff|q [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|ff|q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[2]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[2]~_wirecell .extended_lut = "off";
defparam \CPU|ff|q[2]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \CPU|ff|q[2]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \CPU|ff|q[2]~feeder (
// Equation(s):
// \CPU|ff|q[2]~feeder_combout  = \CPU|ff|q[2]~_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q[2]~_wirecell_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[2]~feeder .extended_lut = "off";
defparam \CPU|ff|q[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|ff|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N24
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[3].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[3].f|s~combout  = ( \CPU|ff|q [2] & ( !\CPU|ff|q [3] ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ff|q [3]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[3].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[3].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[3].f|s .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CPU|adder1|generate_N_bit_Adder[3].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N15
cyclonev_lcell_comb \CPU|ff|q[3]~feeder (
// Equation(s):
// \CPU|ff|q[3]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[3].f|s~combout 

	.dataa(!\CPU|adder1|generate_N_bit_Adder[3].f|s~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[3]~feeder .extended_lut = "off";
defparam \CPU|ff|q[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \CPU|ff|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \im|Mux1~0 (
// Equation(s):
// \im|Mux1~0_combout  = ( \CPU|ff|q [4] & ( (\CPU|ff|q [6] & (\CPU|ff|q [5] & (\CPU|ff|q [3] & \CPU|ff|q [2]))) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [2]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~0 .extended_lut = "off";
defparam \im|Mux1~0 .lut_mask = 64'h0000000000010001;
defparam \im|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[9].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[9].f|s~combout  = ( \im|Mux1~0_combout  & ( !\CPU|ff|q [9] $ (((!\CPU|ff|q [8]) # (!\CPU|ff|q [7]))) ) ) # ( !\im|Mux1~0_combout  & ( \CPU|ff|q [9] ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [9]),
	.datac(gnd),
	.datad(!\CPU|ff|q [7]),
	.datae(gnd),
	.dataf(!\im|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[9].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[9].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[9].f|s .lut_mask = 64'h3333333333663366;
defparam \CPU|adder1|generate_N_bit_Adder[9].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N51
cyclonev_lcell_comb \CPU|ff|q[9]~feeder (
// Equation(s):
// \CPU|ff|q[9]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[9].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[9].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[9]~feeder .extended_lut = "off";
defparam \CPU|ff|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N9
cyclonev_lcell_comb \CPU|decode|mux1|z[1]~1 (
// Equation(s):
// \CPU|decode|mux1|z[1]~1_combout  = ( !\CPU|decode|mux1|z[1]~0_combout  & ( \im|Mux5~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|mux1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|mux1|z[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|mux1|z[1]~1 .extended_lut = "off";
defparam \CPU|decode|mux1|z[1]~1 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|decode|mux1|z[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N39
cyclonev_lcell_comb \im|Mux5~0 (
// Equation(s):
// \im|Mux5~0_combout  = (!\CPU|ff|q [6] & !\CPU|ff|q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~0 .extended_lut = "off";
defparam \im|Mux5~0 .lut_mask = 64'hF000F000F000F000;
defparam \im|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N33
cyclonev_lcell_comb \im|Mux8~3 (
// Equation(s):
// \im|Mux8~3_combout  = ( \CPU|ff|q [3] & ( (\CPU|ff|q [4] & \CPU|ff|q [5]) ) ) # ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [5]))) # (\CPU|ff|q [4] & (\CPU|ff|q [2] & \CPU|ff|q [5])) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(gnd),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [5]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~3 .extended_lut = "off";
defparam \im|Mux8~3 .lut_mask = 64'hAA05AA0500550055;
defparam \im|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N51
cyclonev_lcell_comb \im|Mux8~2 (
// Equation(s):
// \im|Mux8~2_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( !\CPU|ff|q [5] $ (\CPU|ff|q [4]) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) 
// ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~2 .extended_lut = "off";
defparam \im|Mux8~2 .lut_mask = 64'h000F000F000FF00F;
defparam \im|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N30
cyclonev_lcell_comb \im|Mux8~4 (
// Equation(s):
// \im|Mux8~4_combout  = ( \im|Mux8~2_combout  & ( (\CPU|ff|q [7] & (\im|Mux5~0_combout  & (!\CPU|ff|q [9] & !\im|Mux8~3_combout ))) ) ) # ( !\im|Mux8~2_combout  & ( (\im|Mux5~0_combout  & ((!\CPU|ff|q [7] & (\CPU|ff|q [9])) # (\CPU|ff|q [7] & (!\CPU|ff|q 
// [9] & !\im|Mux8~3_combout )))) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\im|Mux5~0_combout ),
	.datac(!\CPU|ff|q [9]),
	.datad(!\im|Mux8~3_combout ),
	.datae(gnd),
	.dataf(!\im|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~4 .extended_lut = "off";
defparam \im|Mux8~4 .lut_mask = 64'h1202120210001000;
defparam \im|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N18
cyclonev_lcell_comb \im|Mux8~6 (
// Equation(s):
// \im|Mux8~6_combout  = ( \CPU|ff|q [2] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [3]))) ) ) # ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [5] & ((!\CPU|ff|q [4]) # (\CPU|ff|q [3]))) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [5]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~6 .extended_lut = "off";
defparam \im|Mux8~6 .lut_mask = 64'hCF00CF003C003C00;
defparam \im|Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \im|Mux8~5 (
// Equation(s):
// \im|Mux8~5_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [2] & (!\CPU|ff|q [4] $ (\CPU|ff|q [7])))) # (\CPU|ff|q [3] & ((!\CPU|ff|q [4] & ((\CPU|ff|q [7]))) # (\CPU|ff|q [4] & ((!\CPU|ff|q [2]) # (!\CPU|ff|q [7]))))) ) ) ) 
// # ( !\CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [3] & ((!\CPU|ff|q [4] & ((\CPU|ff|q [7]) # (\CPU|ff|q [2]))) # (\CPU|ff|q [4] & (\CPU|ff|q [2] & \CPU|ff|q [7])))) # (\CPU|ff|q [3] & (((!\CPU|ff|q [2]) # (!\CPU|ff|q [7])) # (\CPU|ff|q [4]))) ) ) ) # 
// ( \CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [7] & ((!\CPU|ff|q [3]) # (!\CPU|ff|q [2])))) # (\CPU|ff|q [4] & (!\CPU|ff|q [7] & (!\CPU|ff|q [3] $ (!\CPU|ff|q [2])))) ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (\CPU|ff|q [7] & 
// (!\CPU|ff|q [3] $ (((!\CPU|ff|q [4] & \CPU|ff|q [2]))))) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~5 .extended_lut = "off";
defparam \im|Mux8~5 .lut_mask = 64'h00A612C85DDB9174;
defparam \im|Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N12
cyclonev_lcell_comb \im|Mux8~7 (
// Equation(s):
// \im|Mux8~7_combout  = ( \im|Mux8~5_combout  & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [9] & (!\im|Mux8~6_combout  & \CPU|ff|q [6]))) ) ) # ( !\im|Mux8~5_combout  & ( (!\CPU|ff|q [9] & (((!\im|Mux8~6_combout  & \CPU|ff|q [6])) # (\CPU|ff|q [8]))) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [9]),
	.datac(!\im|Mux8~6_combout ),
	.datad(!\CPU|ff|q [6]),
	.datae(gnd),
	.dataf(!\im|Mux8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~7 .extended_lut = "off";
defparam \im|Mux8~7 .lut_mask = 64'h44C444C400800080;
defparam \im|Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N12
cyclonev_lcell_comb \im|Mux8~0 (
// Equation(s):
// \im|Mux8~0_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (\CPU|ff|q [5] & !\CPU|ff|q [4]) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) 
// )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(gnd),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~0 .extended_lut = "off";
defparam \im|Mux8~0 .lut_mask = 64'h000000CC33000033;
defparam \im|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \im|Mux3~3 (
// Equation(s):
// \im|Mux3~3_combout  = ( !\CPU|ff|q [8] & ( !\CPU|ff|q [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ff|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~3 .extended_lut = "off";
defparam \im|Mux3~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \im|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \im|Mux8~1 (
// Equation(s):
// \im|Mux8~1_combout  = ( \im|Mux3~3_combout  & ( (!\CPU|ff|q [7] & ((!\im|Mux8~0_combout ) # (\CPU|ff|q [6]))) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [7]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\im|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~1 .extended_lut = "off";
defparam \im|Mux8~1 .lut_mask = 64'h00000000CC0CCC0C;
defparam \im|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \im|Mux8~8 (
// Equation(s):
// \im|Mux8~8_combout  = ( !\im|Mux8~1_combout  & ( (!\im|Mux8~4_combout  & !\im|Mux8~7_combout ) ) )

	.dataa(gnd),
	.datab(!\im|Mux8~4_combout ),
	.datac(gnd),
	.datad(!\im|Mux8~7_combout ),
	.datae(gnd),
	.dataf(!\im|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~8 .extended_lut = "off";
defparam \im|Mux8~8 .lut_mask = 64'hCC00CC0000000000;
defparam \im|Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \im|Mux3~6 (
// Equation(s):
// \im|Mux3~6_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [5] & ( (\CPU|ff|q [3] & (!\CPU|ff|q [7] & \CPU|ff|q [4])) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [7] & (((!\CPU|ff|q [6] & !\CPU|ff|q [4])))) # (\CPU|ff|q [7] & (\CPU|ff|q [3] & 
// ((\CPU|ff|q [4]) # (\CPU|ff|q [6])))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [6] & (!\CPU|ff|q [7] $ (!\CPU|ff|q [4])))) # (\CPU|ff|q [3] & (\CPU|ff|q [7] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [4])))) ) ) ) # ( !\CPU|ff|q 
// [2] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [3] & ((!\CPU|ff|q [6] & (!\CPU|ff|q [7] & \CPU|ff|q [4])) # (\CPU|ff|q [6] & ((!\CPU|ff|q [4]))))) # (\CPU|ff|q [3] & (\CPU|ff|q [6] & (\CPU|ff|q [7]))) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~6 .extended_lut = "off";
defparam \im|Mux3~6 .lut_mask = 64'h23810984C1050050;
defparam \im|Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \im|Mux3~7 (
// Equation(s):
// \im|Mux3~7_combout  = ( \CPU|ff|q [9] & ( (\CPU|ff|q [3] & (!\CPU|ff|q [7] & \CPU|ff|q [2])) ) ) # ( !\CPU|ff|q [9] & ( (\CPU|ff|q [2]) # (\CPU|ff|q [3]) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(gnd),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [2]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~7 .extended_lut = "off";
defparam \im|Mux3~7 .lut_mask = 64'h55FF55FF00500050;
defparam \im|Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \im|Mux3~2 (
// Equation(s):
// \im|Mux3~2_combout  = ( !\CPU|ff|q [8] & ( \im|Mux3~7_combout  & ( (!\CPU|ff|q [9] & (((\im|Mux3~6_combout )))) # (\CPU|ff|q [9] & (!\CPU|ff|q [6] & (\CPU|ff|q [5] & !\im|Mux3~6_combout ))) ) ) ) # ( \CPU|ff|q [8] & ( !\im|Mux3~7_combout  & ( (!\CPU|ff|q 
// [6] & (!\CPU|ff|q [9] & \im|Mux3~6_combout )) ) ) ) # ( !\CPU|ff|q [8] & ( !\im|Mux3~7_combout  & ( (\CPU|ff|q [6] & (!\CPU|ff|q [9] & \im|Mux3~6_combout )) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [9]),
	.datad(!\im|Mux3~6_combout ),
	.datae(!\CPU|ff|q [8]),
	.dataf(!\im|Mux3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~2 .extended_lut = "off";
defparam \im|Mux3~2 .lut_mask = 64'h005000A002F00000;
defparam \im|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N45
cyclonev_lcell_comb \im|Mux6~2 (
// Equation(s):
// \im|Mux6~2_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [5] & \CPU|ff|q [3]) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [2] & ( \CPU|ff|q [3] ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [5] & !\CPU|ff|q [3]) ) ) )

	.dataa(!\CPU|ff|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~2 .extended_lut = "off";
defparam \im|Mux6~2 .lut_mask = 64'h0000AA0000FF00AA;
defparam \im|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N51
cyclonev_lcell_comb \im|Mux17~0 (
// Equation(s):
// \im|Mux17~0_combout  = ( !\CPU|ff|q [6] & ( !\CPU|ff|q [7] ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~0 .extended_lut = "off";
defparam \im|Mux17~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \im|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \im|Mux6~0 (
// Equation(s):
// \im|Mux6~0_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [3] & (\CPU|ff|q [6] & ((\CPU|ff|q [5]) # (\CPU|ff|q [4])))) # (\CPU|ff|q [3] & ((!\CPU|ff|q [5] & ((!\CPU|ff|q [6]))) # (\CPU|ff|q [5] & (\CPU|ff|q [4])))) ) ) ) # ( !\CPU|ff|q [2] & 
// ( \CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [4] & (!\CPU|ff|q [5] $ (!\CPU|ff|q [3])))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [5] $ (\CPU|ff|q [3])))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [4] & (!\CPU|ff|q [6] $ (((!\CPU|ff|q [5] & 
// !\CPU|ff|q [3]))))) # (\CPU|ff|q [4] & (!\CPU|ff|q [3] & ((!\CPU|ff|q [5]) # (\CPU|ff|q [6])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [5] & (!\CPU|ff|q [3] & \CPU|ff|q [6])) # (\CPU|ff|q [5] & ((!\CPU|ff|q [6]))))) 
// # (\CPU|ff|q [4] & ((!\CPU|ff|q [3] $ (\CPU|ff|q [6])))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~0 .extended_lut = "off";
defparam \im|Mux6~0 .lut_mask = 64'h72856AD028C30D71;
defparam \im|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \im|Mux6~1 (
// Equation(s):
// \im|Mux6~1_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [6]) # (!\CPU|ff|q [5] $ (!\CPU|ff|q [3])))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [3] & ((!\CPU|ff|q [4] & ((\CPU|ff|q [6]))) # (\CPU|ff|q [4] 
// & (!\CPU|ff|q [5] & !\CPU|ff|q [6])))) # (\CPU|ff|q [3] & ((!\CPU|ff|q [5] $ (!\CPU|ff|q [6])))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [5] & (\CPU|ff|q [4] & ((!\CPU|ff|q [6]) # (\CPU|ff|q [3])))) # (\CPU|ff|q [5] & ((!\CPU|ff|q [3] $ 
// (!\CPU|ff|q [6])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [5] & (!\CPU|ff|q [3] $ (!\CPU|ff|q [6])))) # (\CPU|ff|q [4] & (!\CPU|ff|q [5] $ (((!\CPU|ff|q [3]) # (\CPU|ff|q [6]))))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~1 .extended_lut = "off";
defparam \im|Mux6~1 .lut_mask = 64'h1631473443ACAA28;
defparam \im|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \im|Mux6~3 (
// Equation(s):
// \im|Mux6~3_combout  = ( \im|Mux6~0_combout  & ( \im|Mux6~1_combout  & ( (!\CPU|ff|q [8] & (\CPU|ff|q [9] & (\im|Mux6~2_combout  & \im|Mux17~0_combout ))) # (\CPU|ff|q [8] & (!\CPU|ff|q [9])) ) ) ) # ( !\im|Mux6~0_combout  & ( \im|Mux6~1_combout  & ( 
// (!\CPU|ff|q [8] & (\CPU|ff|q [9] & (\im|Mux6~2_combout  & \im|Mux17~0_combout ))) ) ) ) # ( \im|Mux6~0_combout  & ( !\im|Mux6~1_combout  & ( (!\CPU|ff|q [9]) # ((!\CPU|ff|q [8] & (\im|Mux6~2_combout  & \im|Mux17~0_combout ))) ) ) ) # ( !\im|Mux6~0_combout 
//  & ( !\im|Mux6~1_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [9]) # ((\im|Mux6~2_combout  & \im|Mux17~0_combout )))) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [9]),
	.datac(!\im|Mux6~2_combout ),
	.datad(!\im|Mux17~0_combout ),
	.datae(!\im|Mux6~0_combout ),
	.dataf(!\im|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~3 .extended_lut = "off";
defparam \im|Mux6~3 .lut_mask = 64'h888ACCCE00024446;
defparam \im|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N15
cyclonev_lcell_comb \CPU|decode|mov_src~1 (
// Equation(s):
// \CPU|decode|mov_src~1_combout  = ( \im|Mux6~3_combout  & ( (!\im|Mux4~0_combout  & !\im|Mux3~2_combout ) ) )

	.dataa(!\im|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\im|Mux3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|mov_src~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|mov_src~1 .extended_lut = "off";
defparam \CPU|decode|mov_src~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \CPU|decode|mov_src~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \CPU|decode|mov_src~2 (
// Equation(s):
// \CPU|decode|mov_src~2_combout  = ( \CPU|decode|mov_src~1_combout  & ( (\im|Mux5~4_combout  & !\im|Mux8~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\im|Mux8~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|mov_src~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|mov_src~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|mov_src~2 .extended_lut = "off";
defparam \CPU|decode|mov_src~2 .lut_mask = 64'h000000000F000F00;
defparam \CPU|decode|mov_src~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N15
cyclonev_lcell_comb \im|Mux3~0 (
// Equation(s):
// \im|Mux3~0_combout  = ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [5]))) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(gnd),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [5]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~0 .extended_lut = "off";
defparam \im|Mux3~0 .lut_mask = 64'h50A050A000000000;
defparam \im|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N3
cyclonev_lcell_comb \im|Mux3~5 (
// Equation(s):
// \im|Mux3~5_combout  = ( \im|Mux17~0_combout  & ( (\CPU|ff|q [8] & (\im|Mux3~0_combout  & !\CPU|ff|q [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [8]),
	.datac(!\im|Mux3~0_combout ),
	.datad(!\CPU|ff|q [9]),
	.datae(gnd),
	.dataf(!\im|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~5 .extended_lut = "off";
defparam \im|Mux3~5 .lut_mask = 64'h0000000003000300;
defparam \im|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N21
cyclonev_lcell_comb \im|Mux9~2 (
// Equation(s):
// \im|Mux9~2_combout  = ( !\CPU|ff|q [6] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) ) # ( \CPU|ff|q [6] & ( !\CPU|ff|q [2] & ( \CPU|ff|q [5] ) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [4]),
	.datad(gnd),
	.datae(!\CPU|ff|q [6]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~2 .extended_lut = "off";
defparam \im|Mux9~2 .lut_mask = 64'h000033330C0C0000;
defparam \im|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \im|Mux9~3 (
// Equation(s):
// \im|Mux9~3_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (\CPU|ff|q [5] & \CPU|ff|q [4]) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [5] & !\CPU|ff|q [4]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(gnd),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~3 .extended_lut = "off";
defparam \im|Mux9~3 .lut_mask = 64'hCC00000000000033;
defparam \im|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \im|Mux9~4 (
// Equation(s):
// \im|Mux9~4_combout  = ( \CPU|ff|q [3] & ( \im|Mux3~3_combout  & ( (!\CPU|ff|q [7] & (\CPU|ff|q [6] & ((\im|Mux9~3_combout )))) # (\CPU|ff|q [7] & (((\im|Mux9~2_combout )))) ) ) ) # ( !\CPU|ff|q [3] & ( \im|Mux3~3_combout  & ( (\CPU|ff|q [6] & (!\CPU|ff|q 
// [7] & \im|Mux9~3_combout )) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [7]),
	.datac(!\im|Mux9~2_combout ),
	.datad(!\im|Mux9~3_combout ),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\im|Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~4 .extended_lut = "off";
defparam \im|Mux9~4 .lut_mask = 64'h0000000000440347;
defparam \im|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N9
cyclonev_lcell_comb \im|Mux9~0 (
// Equation(s):
// \im|Mux9~0_combout  = ( \CPU|ff|q [9] & ( !\CPU|ff|q [5] $ (((\CPU|ff|q [3] & \CPU|ff|q [2]))) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [2]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~0 .extended_lut = "off";
defparam \im|Mux9~0 .lut_mask = 64'h00000000CCC3CCC3;
defparam \im|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \im|Mux9~1 (
// Equation(s):
// \im|Mux9~1_combout  = ( \im|Mux17~0_combout  & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [4] & \im|Mux9~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\im|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\im|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~1 .extended_lut = "off";
defparam \im|Mux9~1 .lut_mask = 64'h0000000000C000C0;
defparam \im|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \CPU|mux3|z[7]~0 (
// Equation(s):
// \CPU|mux3|z[7]~0_combout  = ( \im|Mux9~1_combout  ) # ( !\im|Mux9~1_combout  & ( (((!\im|Mux4~0_combout  & \im|Mux3~2_combout )) # (\im|Mux9~4_combout )) # (\im|Mux3~5_combout ) ) )

	.dataa(!\im|Mux4~0_combout ),
	.datab(!\im|Mux3~2_combout ),
	.datac(!\im|Mux3~5_combout ),
	.datad(!\im|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\im|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~0 .extended_lut = "off";
defparam \CPU|mux3|z[7]~0 .lut_mask = 64'h2FFF2FFFFFFFFFFF;
defparam \CPU|mux3|z[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \im|Mux10~3 (
// Equation(s):
// \im|Mux10~3_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [8] & (!\CPU|ff|q [6] & \CPU|ff|q [4]))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~3 .extended_lut = "off";
defparam \im|Mux10~3 .lut_mask = 64'h0000000000000080;
defparam \im|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N24
cyclonev_lcell_comb \im|Mux10~2 (
// Equation(s):
// \im|Mux10~2_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [8] & (!\CPU|ff|q [7] $ (!\CPU|ff|q [6])))) # (\CPU|ff|q [4] & (!\CPU|ff|q [8] $ (((!\CPU|ff|q [7] & !\CPU|ff|q [6]))))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [3] & 
// ( (!\CPU|ff|q [6] & (\CPU|ff|q [7] & (\CPU|ff|q [8] & \CPU|ff|q [4]))) # (\CPU|ff|q [6] & (!\CPU|ff|q [8] $ (((!\CPU|ff|q [7] & !\CPU|ff|q [4]))))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [7] & (\CPU|ff|q [6] & (!\CPU|ff|q [8] $ 
// (!\CPU|ff|q [4])))) # (\CPU|ff|q [7] & (((!\CPU|ff|q [6] & \CPU|ff|q [4])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [8] & (!\CPU|ff|q [7] $ (\CPU|ff|q [4])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [7] $ (((!\CPU|ff|q 
// [4]))))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~2 .extended_lut = "off";
defparam \im|Mux10~2 .lut_mask = 64'h251A0258061C126C;
defparam \im|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \im|Mux10~4 (
// Equation(s):
// \im|Mux10~4_combout  = ( \CPU|ff|q [3] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [8] & !\CPU|ff|q [4])) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [8] & (!\CPU|ff|q [4] & \CPU|ff|q [2]))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~4 .extended_lut = "off";
defparam \im|Mux10~4 .lut_mask = 64'h0080808000000000;
defparam \im|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \im|Mux10~1 (
// Equation(s):
// \im|Mux10~1_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [8] $ (((\CPU|ff|q [4] & !\CPU|ff|q [2]))))) # (\CPU|ff|q [6] & (\CPU|ff|q [2] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [8])))) ) ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [7] & 
// ( (!\CPU|ff|q [4] & (\CPU|ff|q [2] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [8])))) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [4] & \CPU|ff|q [8])) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (((\CPU|ff|q 
// [8])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [2] & (!\CPU|ff|q [4] $ (\CPU|ff|q [8])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [8]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~1 .extended_lut = "off";
defparam \im|Mux10~1 .lut_mask = 64'h40BA002204088B24;
defparam \im|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N18
cyclonev_lcell_comb \im|Mux10~5 (
// Equation(s):
// \im|Mux10~5_combout  = ( \im|Mux10~4_combout  & ( \im|Mux10~1_combout  & ( (!\CPU|ff|q [9] & (((!\CPU|ff|q [5]) # (\im|Mux10~2_combout )))) # (\CPU|ff|q [9] & (((\CPU|ff|q [5])) # (\im|Mux10~3_combout ))) ) ) ) # ( !\im|Mux10~4_combout  & ( 
// \im|Mux10~1_combout  & ( (!\CPU|ff|q [9] & (((!\CPU|ff|q [5]) # (\im|Mux10~2_combout )))) # (\CPU|ff|q [9] & (\im|Mux10~3_combout  & ((!\CPU|ff|q [5])))) ) ) ) # ( \im|Mux10~4_combout  & ( !\im|Mux10~1_combout  & ( (!\CPU|ff|q [9] & (((\im|Mux10~2_combout 
//  & \CPU|ff|q [5])))) # (\CPU|ff|q [9] & (((\CPU|ff|q [5])) # (\im|Mux10~3_combout ))) ) ) ) # ( !\im|Mux10~4_combout  & ( !\im|Mux10~1_combout  & ( (!\CPU|ff|q [9] & (((\im|Mux10~2_combout  & \CPU|ff|q [5])))) # (\CPU|ff|q [9] & (\im|Mux10~3_combout  & 
// ((!\CPU|ff|q [5])))) ) ) )

	.dataa(!\im|Mux10~3_combout ),
	.datab(!\CPU|ff|q [9]),
	.datac(!\im|Mux10~2_combout ),
	.datad(!\CPU|ff|q [5]),
	.datae(!\im|Mux10~4_combout ),
	.dataf(!\im|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~5 .extended_lut = "off";
defparam \im|Mux10~5 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \im|Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N57
cyclonev_lcell_comb \mem_read~0 (
// Equation(s):
// \mem_read~0_combout  = ( \im|Mux3~2_combout  & ( !\im|Mux4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_read~0 .extended_lut = "off";
defparam \mem_read~0 .lut_mask = 64'h00000000FF00FF00;
defparam \mem_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N9
cyclonev_lcell_comb \CPU|mux3|z[7]~1 (
// Equation(s):
// \CPU|mux3|z[7]~1_combout  = ( \mem_read~0_combout  & ( \CPU|mux3|z[7]~0_combout  ) ) # ( !\mem_read~0_combout  & ( (\CPU|mux3|z[7]~0_combout ) # (\im|Mux10~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\CPU|mux3|z[7]~0_combout ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~1 .extended_lut = "off";
defparam \CPU|mux3|z[7]~1 .lut_mask = 64'h0FFF0FFF00FF00FF;
defparam \CPU|mux3|z[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \im|Mux12~2 (
// Equation(s):
// \im|Mux12~2_combout  = ( \CPU|ff|q [3] & ( (!\CPU|ff|q [2] & (!\CPU|ff|q [5] & \CPU|ff|q [4])) # (\CPU|ff|q [2] & ((!\CPU|ff|q [4]))) ) ) # ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [5] & (\CPU|ff|q [2] & \CPU|ff|q [4])) # (\CPU|ff|q [5] & (!\CPU|ff|q [2] & 
// !\CPU|ff|q [4])) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~2 .extended_lut = "off";
defparam \im|Mux12~2 .lut_mask = 64'h300C300C0FC00FC0;
defparam \im|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N36
cyclonev_lcell_comb \im|Mux12~0 (
// Equation(s):
// \im|Mux12~0_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [4] & ( (!\CPU|ff|q [7] & (((!\CPU|ff|q [5]) # (!\CPU|ff|q [3])) # (\CPU|ff|q [6]))) # (\CPU|ff|q [7] & ((!\CPU|ff|q [6] & ((\CPU|ff|q [3]))) # (\CPU|ff|q [6] & (\CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q 
// [2] & ( \CPU|ff|q [4] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [7] $ (((!\CPU|ff|q [3]) # (\CPU|ff|q [6]))))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [4] & ( (!\CPU|ff|q [6] & ((!\CPU|ff|q [3] & ((\CPU|ff|q [5]))) # (\CPU|ff|q [3] & (!\CPU|ff|q [7])))) # 
// (\CPU|ff|q [6] & (\CPU|ff|q [7] & ((!\CPU|ff|q [3]) # (\CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [4] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [5] $ (((!\CPU|ff|q [6] & \CPU|ff|q [3]))))) # (\CPU|ff|q [7] & (!\CPU|ff|q [6] & (!\CPU|ff|q [5] & 
// \CPU|ff|q [3]))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~0 .extended_lut = "off";
defparam \im|Mux12~0 .lut_mask = 64'hA0681D895090ABE7;
defparam \im|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \im|Mux12~1 (
// Equation(s):
// \im|Mux12~1_combout  = ( \CPU|ff|q [7] & ( \CPU|ff|q [4] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [2] & (!\CPU|ff|q [5] $ (!\CPU|ff|q [3])))) # (\CPU|ff|q [6] & (\CPU|ff|q [5] & (!\CPU|ff|q [2] & \CPU|ff|q [3]))) ) ) ) # ( !\CPU|ff|q [7] & ( \CPU|ff|q [4] & ( 
// (!\CPU|ff|q [3] & (\CPU|ff|q [5] & (!\CPU|ff|q [6]))) # (\CPU|ff|q [3] & (\CPU|ff|q [2] & ((!\CPU|ff|q [5]) # (\CPU|ff|q [6])))) ) ) ) # ( \CPU|ff|q [7] & ( !\CPU|ff|q [4] & ( (\CPU|ff|q [5] & ((!\CPU|ff|q [2] & ((\CPU|ff|q [3]))) # (\CPU|ff|q [2] & 
// (!\CPU|ff|q [6])))) ) ) ) # ( !\CPU|ff|q [7] & ( !\CPU|ff|q [4] & ( (!\CPU|ff|q [5] & ((!\CPU|ff|q [6] & (\CPU|ff|q [2] & \CPU|ff|q [3])) # (\CPU|ff|q [6] & (!\CPU|ff|q [2] & !\CPU|ff|q [3])))) # (\CPU|ff|q [5] & (!\CPU|ff|q [3] & ((!\CPU|ff|q [2]) # 
// (\CPU|ff|q [6])))) ) ) )

	.dataa(!\CPU|ff|q [5]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [7]),
	.dataf(!\CPU|ff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~1 .extended_lut = "off";
defparam \im|Mux12~1 .lut_mask = 64'h71080454440B0418;
defparam \im|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \im|Mux12~3 (
// Equation(s):
// \im|Mux12~3_combout  = ( \im|Mux12~0_combout  & ( \im|Mux12~1_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [9]) # ((\im|Mux12~2_combout  & \im|Mux17~0_combout )))) ) ) ) # ( !\im|Mux12~0_combout  & ( \im|Mux12~1_combout  & ( (!\CPU|ff|q [9]) # ((!\CPU|ff|q 
// [8] & (\im|Mux12~2_combout  & \im|Mux17~0_combout ))) ) ) ) # ( \im|Mux12~0_combout  & ( !\im|Mux12~1_combout  & ( (\CPU|ff|q [9] & (!\CPU|ff|q [8] & (\im|Mux12~2_combout  & \im|Mux17~0_combout ))) ) ) ) # ( !\im|Mux12~0_combout  & ( !\im|Mux12~1_combout  
// & ( (!\CPU|ff|q [9] & (\CPU|ff|q [8])) # (\CPU|ff|q [9] & (!\CPU|ff|q [8] & (\im|Mux12~2_combout  & \im|Mux17~0_combout ))) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\im|Mux12~2_combout ),
	.datad(!\im|Mux17~0_combout ),
	.datae(!\im|Mux12~0_combout ),
	.dataf(!\im|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~3 .extended_lut = "off";
defparam \im|Mux12~3 .lut_mask = 64'h22260004AAAE888C;
defparam \im|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N27
cyclonev_lcell_comb \CPU|mux_reg1|z[0]~1 (
// Equation(s):
// \CPU|mux_reg1|z[0]~1_combout  = ( \im|Mux3~2_combout  & ( (!\im|Mux4~0_combout ) # (\im|Mux12~3_combout ) ) ) # ( !\im|Mux3~2_combout  & ( \im|Mux12~3_combout  ) )

	.dataa(!\im|Mux4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux12~3_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux_reg1|z[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux_reg1|z[0]~1 .extended_lut = "off";
defparam \CPU|mux_reg1|z[0]~1 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \CPU|mux_reg1|z[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N39
cyclonev_lcell_comb \im|Mux18~2 (
// Equation(s):
// \im|Mux18~2_combout  = ( \CPU|ff|q [2] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [3])) # (\CPU|ff|q [5] & (\CPU|ff|q [3] & !\CPU|ff|q [4])) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [5] ) )

	.dataa(!\CPU|ff|q [5]),
	.datab(gnd),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux18~2 .extended_lut = "off";
defparam \im|Mux18~2 .lut_mask = 64'hAAAAAAAAA5A0A5A0;
defparam \im|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \im|Mux21~0 (
// Equation(s):
// \im|Mux21~0_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [7] & (((\CPU|ff|q [6] & !\CPU|ff|q [4])))) # (\CPU|ff|q [7] & (\CPU|ff|q [2] & (!\CPU|ff|q [6]))) ) ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [4] & 
// (!\CPU|ff|q [2] $ (\CPU|ff|q [6])))) # (\CPU|ff|q [7] & (((!\CPU|ff|q [6] & \CPU|ff|q [4])))) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [5] & ( (\CPU|ff|q [7] & (!\CPU|ff|q [6] & (!\CPU|ff|q [2] $ (\CPU|ff|q [4])))) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q 
// [5] & ( (!\CPU|ff|q [2] & (\CPU|ff|q [4] & (!\CPU|ff|q [7] $ (\CPU|ff|q [6])))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [2]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux21~0 .extended_lut = "off";
defparam \im|Mux21~0 .lut_mask = 64'h0084401082501A10;
defparam \im|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N30
cyclonev_lcell_comb \im|Mux21~1 (
// Equation(s):
// \im|Mux21~1_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [2] & (((!\CPU|ff|q [3] & !\CPU|ff|q [6])))) # (\CPU|ff|q [2] & (!\CPU|ff|q [7] & (\CPU|ff|q [3] & \CPU|ff|q [6]))) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [3] & 
// ((!\CPU|ff|q [7] $ (!\CPU|ff|q [6])))) # (\CPU|ff|q [3] & (((!\CPU|ff|q [2] & !\CPU|ff|q [6])) # (\CPU|ff|q [7]))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [2] & (\CPU|ff|q [6] & ((!\CPU|ff|q [7]) # (\CPU|ff|q [3])))) # (\CPU|ff|q [2] & 
// (\CPU|ff|q [3] & ((!\CPU|ff|q [7]) # (!\CPU|ff|q [6])))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [2] & (\CPU|ff|q [7] & ((\CPU|ff|q [6])))) # (\CPU|ff|q [2] & (!\CPU|ff|q [3] & (!\CPU|ff|q [7] $ (!\CPU|ff|q [6])))) ) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(!\CPU|ff|q [7]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux21~1 .extended_lut = "off";
defparam \im|Mux21~1 .lut_mask = 64'h1062058E3BC3A004;
defparam \im|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N54
cyclonev_lcell_comb \CPU|mux2|z[2]~76 (
// Equation(s):
// \CPU|mux2|z[2]~76_combout  = ( \CPU|ff|q [9] & ( \im|Mux21~1_combout  & ( (!\CPU|ff|q [8] & (\im|Mux17~0_combout  & \im|Mux18~2_combout )) ) ) ) # ( !\CPU|ff|q [9] & ( \im|Mux21~1_combout  & ( (!\CPU|ff|q [8]) # (\im|Mux21~0_combout ) ) ) ) # ( \CPU|ff|q 
// [9] & ( !\im|Mux21~1_combout  & ( (!\CPU|ff|q [8] & (\im|Mux17~0_combout  & \im|Mux18~2_combout )) ) ) ) # ( !\CPU|ff|q [9] & ( !\im|Mux21~1_combout  & ( (\CPU|ff|q [8] & \im|Mux21~0_combout ) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\im|Mux17~0_combout ),
	.datac(!\im|Mux18~2_combout ),
	.datad(!\im|Mux21~0_combout ),
	.datae(!\CPU|ff|q [9]),
	.dataf(!\im|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[2]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[2]~76 .extended_lut = "off";
defparam \CPU|mux2|z[2]~76 .lut_mask = 64'h00550202AAFF0202;
defparam \CPU|mux2|z[2]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N3
cyclonev_lcell_comb \CPU|decode|mux1|z[0]~2 (
// Equation(s):
// \CPU|decode|mux1|z[0]~2_combout  = ( \CPU|decode|mov_src~0_combout  & ( (\im|Mux6~3_combout  & ((!\im|Mux5~4_combout ) # (\im|Mux8~8_combout ))) ) )

	.dataa(!\im|Mux5~4_combout ),
	.datab(gnd),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\im|Mux8~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|mov_src~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|mux1|z[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|mux1|z[0]~2 .extended_lut = "off";
defparam \CPU|decode|mux1|z[0]~2 .lut_mask = 64'h000000000A0F0A0F;
defparam \CPU|decode|mux1|z[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N54
cyclonev_lcell_comb \im|Mux18~0 (
// Equation(s):
// \im|Mux18~0_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [2] & (\CPU|ff|q [3])) # (\CPU|ff|q [2] & ((!\CPU|ff|q [7]))))) # (\CPU|ff|q [4] & (((!\CPU|ff|q [2] & !\CPU|ff|q [7])))) ) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q 
// [6] & ( (!\CPU|ff|q [3] & ((!\CPU|ff|q [4] & (!\CPU|ff|q [2] $ (!\CPU|ff|q [7]))) # (\CPU|ff|q [4] & (\CPU|ff|q [2] & \CPU|ff|q [7])))) # (\CPU|ff|q [3] & (\CPU|ff|q [4] & (!\CPU|ff|q [2] & !\CPU|ff|q [7]))) ) ) ) # ( \CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( 
// (\CPU|ff|q [7] & ((!\CPU|ff|q [3] & ((!\CPU|ff|q [2]) # (\CPU|ff|q [4]))) # (\CPU|ff|q [3] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [2]))))) ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (\CPU|ff|q [3] & (!\CPU|ff|q [4] & (\CPU|ff|q [2] & \CPU|ff|q [7]))) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux18~0 .extended_lut = "off";
defparam \im|Mux18~0 .lut_mask = 64'h000400B618827C40;
defparam \im|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \im|Mux18~1 (
// Equation(s):
// \im|Mux18~1_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [5] & ((!\CPU|ff|q [2]) # (\CPU|ff|q [7])))) # (\CPU|ff|q [4] & (((!\CPU|ff|q [7])))) ) ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q 
// [7]) # ((!\CPU|ff|q [5] & !\CPU|ff|q [2])))) # (\CPU|ff|q [4] & (((!\CPU|ff|q [2] & !\CPU|ff|q [7])))) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [5] & (!\CPU|ff|q [2] & !\CPU|ff|q [7])) # (\CPU|ff|q [5] & ((\CPU|ff|q 
// [7]))))) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [5] & (\CPU|ff|q [4] & (\CPU|ff|q [2] & !\CPU|ff|q [7]))) # (\CPU|ff|q [5] & (\CPU|ff|q [7] & ((!\CPU|ff|q [4]) # (!\CPU|ff|q [2])))) ) ) )

	.dataa(!\CPU|ff|q [5]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux18~1 .extended_lut = "off";
defparam \im|Mux18~1 .lut_mask = 64'h02548044FC807344;
defparam \im|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N0
cyclonev_lcell_comb \im|Mux18~3 (
// Equation(s):
// \im|Mux18~3_combout  = ( \im|Mux18~0_combout  & ( \im|Mux18~1_combout  & ( (!\CPU|ff|q [9]) # ((\im|Mux17~0_combout  & (\im|Mux18~2_combout  & !\CPU|ff|q [8]))) ) ) ) # ( !\im|Mux18~0_combout  & ( \im|Mux18~1_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q 
// [9]) # ((\im|Mux17~0_combout  & \im|Mux18~2_combout )))) ) ) ) # ( \im|Mux18~0_combout  & ( !\im|Mux18~1_combout  & ( (!\CPU|ff|q [9] & (((\CPU|ff|q [8])))) # (\CPU|ff|q [9] & (\im|Mux17~0_combout  & (\im|Mux18~2_combout  & !\CPU|ff|q [8]))) ) ) ) # ( 
// !\im|Mux18~0_combout  & ( !\im|Mux18~1_combout  & ( (\im|Mux17~0_combout  & (\CPU|ff|q [9] & (\im|Mux18~2_combout  & !\CPU|ff|q [8]))) ) ) )

	.dataa(!\im|Mux17~0_combout ),
	.datab(!\CPU|ff|q [9]),
	.datac(!\im|Mux18~2_combout ),
	.datad(!\CPU|ff|q [8]),
	.datae(!\im|Mux18~0_combout ),
	.dataf(!\im|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux18~3 .extended_lut = "off";
defparam \im|Mux18~3 .lut_mask = 64'h010001CCCD00CDCC;
defparam \im|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \im|Mux17~2 (
// Equation(s):
// \im|Mux17~2_combout  = ( \CPU|ff|q [7] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [6] & (\CPU|ff|q [8]))) # (\CPU|ff|q [3] & (!\CPU|ff|q [5] & (!\CPU|ff|q [6] $ (\CPU|ff|q [8])))) ) ) ) # ( !\CPU|ff|q [7] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [6] & 
// (!\CPU|ff|q [3] & (\CPU|ff|q [8] & \CPU|ff|q [5]))) # (\CPU|ff|q [6] & (\CPU|ff|q [3])) ) ) ) # ( \CPU|ff|q [7] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [6] & (!\CPU|ff|q [3] & \CPU|ff|q [5]))) # (\CPU|ff|q [8] & ((!\CPU|ff|q [6] $ (\CPU|ff|q 
// [3])) # (\CPU|ff|q [5]))) ) ) ) # ( !\CPU|ff|q [7] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [8] & (\CPU|ff|q [6] & ((!\CPU|ff|q [5])))) # (\CPU|ff|q [8] & (\CPU|ff|q [5] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [3])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [7]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~2 .extended_lut = "off";
defparam \im|Mux17~2 .lut_mask = 64'h5006098F11192908;
defparam \im|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \im|Mux17~1 (
// Equation(s):
// \im|Mux17~1_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [6] & (((\CPU|ff|q [7] & \CPU|ff|q [5])))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [8] $ (!\CPU|ff|q [7])) # (\CPU|ff|q [5]))) ) ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [6] 
// & (((\CPU|ff|q [7] & \CPU|ff|q [5])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [7] $ (((\CPU|ff|q [8] & !\CPU|ff|q [5]))))) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [6] $ (((\CPU|ff|q [5]) # (\CPU|ff|q [8]))))) # (\CPU|ff|q [7] 
// & ((!\CPU|ff|q [6] & ((\CPU|ff|q [5]))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [8]) # (!\CPU|ff|q [5]))))) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [7] & (!\CPU|ff|q [8] $ (!\CPU|ff|q [5])))) # (\CPU|ff|q [6] & (((!\CPU|ff|q 
// [7] & \CPU|ff|q [5])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~1 .extended_lut = "off";
defparam \im|Mux17~1 .lut_mask = 64'h0258955E415A145F;
defparam \im|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N27
cyclonev_lcell_comb \im|Mux17~4 (
// Equation(s):
// \im|Mux17~4_combout  = ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [5] & (!\CPU|ff|q [6] & !\CPU|ff|q [7]))) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [7]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~4 .extended_lut = "off";
defparam \im|Mux17~4 .lut_mask = 64'h8000800000000000;
defparam \im|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \im|Mux17~3 (
// Equation(s):
// \im|Mux17~3_combout  = ( \im|Mux17~0_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [3] & ((!\CPU|ff|q [5]))) # (\CPU|ff|q [3] & (\CPU|ff|q [2])))) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [3]),
	.datae(gnd),
	.dataf(!\im|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~3 .extended_lut = "off";
defparam \im|Mux17~3 .lut_mask = 64'h00000000C050C050;
defparam \im|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \im|Mux17~5 (
// Equation(s):
// \im|Mux17~5_combout  = ( \im|Mux17~4_combout  & ( \im|Mux17~3_combout  & ( ((!\CPU|ff|q [4] & ((\im|Mux17~1_combout ))) # (\CPU|ff|q [4] & (\im|Mux17~2_combout ))) # (\CPU|ff|q [9]) ) ) ) # ( !\im|Mux17~4_combout  & ( \im|Mux17~3_combout  & ( (!\CPU|ff|q 
// [9] & ((!\CPU|ff|q [4] & ((\im|Mux17~1_combout ))) # (\CPU|ff|q [4] & (\im|Mux17~2_combout )))) # (\CPU|ff|q [9] & (((!\CPU|ff|q [4])))) ) ) ) # ( \im|Mux17~4_combout  & ( !\im|Mux17~3_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [4] & 
// ((\im|Mux17~1_combout ))) # (\CPU|ff|q [4] & (\im|Mux17~2_combout )))) # (\CPU|ff|q [9] & (((\CPU|ff|q [4])))) ) ) ) # ( !\im|Mux17~4_combout  & ( !\im|Mux17~3_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [4] & ((\im|Mux17~1_combout ))) # (\CPU|ff|q [4] & 
// (\im|Mux17~2_combout )))) ) ) )

	.dataa(!\im|Mux17~2_combout ),
	.datab(!\CPU|ff|q [9]),
	.datac(!\im|Mux17~1_combout ),
	.datad(!\CPU|ff|q [4]),
	.datae(!\im|Mux17~4_combout ),
	.dataf(!\im|Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~5 .extended_lut = "off";
defparam \im|Mux17~5 .lut_mask = 64'h0C440C773F443F77;
defparam \im|Mux17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N33
cyclonev_lcell_comb \CPU|mux2|z[5]~109 (
// Equation(s):
// \CPU|mux2|z[5]~109_combout  = ( !\im|Mux17~5_combout  & ( !\im|Mux18~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux18~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~109 .extended_lut = "off";
defparam \CPU|mux2|z[5]~109 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|mux2|z[5]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \CPU|decode|alu_src~0 (
// Equation(s):
// \CPU|decode|alu_src~0_combout  = ( \im|Mux8~1_combout  & ( (!\im|Mux4~0_combout ) # (!\im|Mux3~2_combout ) ) ) # ( !\im|Mux8~1_combout  & ( (!\im|Mux3~2_combout  & (((\im|Mux8~7_combout ) # (\im|Mux8~4_combout )))) # (\im|Mux3~2_combout  & 
// (!\im|Mux4~0_combout )) ) )

	.dataa(!\im|Mux4~0_combout ),
	.datab(!\im|Mux8~4_combout ),
	.datac(!\im|Mux8~7_combout ),
	.datad(!\im|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\im|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|alu_src~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|alu_src~0 .extended_lut = "off";
defparam \CPU|decode|alu_src~0 .lut_mask = 64'h3FAA3FAAFFAAFFAA;
defparam \CPU|decode|alu_src~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N33
cyclonev_lcell_comb \CPU|mux2|z[18]~99 (
// Equation(s):
// \CPU|mux2|z[18]~99_combout  = ( \im|Mux5~4_combout  & ( (\mem_read~0_combout  & \CPU|decode|alu_src~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_read~0_combout ),
	.datad(!\CPU|decode|alu_src~0_combout ),
	.datae(gnd),
	.dataf(!\im|Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[18]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[18]~99 .extended_lut = "off";
defparam \CPU|mux2|z[18]~99 .lut_mask = 64'h00000000000F000F;
defparam \CPU|mux2|z[18]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N18
cyclonev_lcell_comb \im|Mux11~1 (
// Equation(s):
// \im|Mux11~1_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [7] & (\CPU|ff|q [6] & (\CPU|ff|q [5] & \CPU|ff|q [3]))) # (\CPU|ff|q [7] & (!\CPU|ff|q [6] & ((\CPU|ff|q [3]) # (\CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [2] & ( 
// (!\CPU|ff|q [7] & (!\CPU|ff|q [6] & (\CPU|ff|q [5] & \CPU|ff|q [3]))) # (\CPU|ff|q [7] & (\CPU|ff|q [6] & (!\CPU|ff|q [5] & !\CPU|ff|q [3]))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [2] & ( (\CPU|ff|q [3] & ((!\CPU|ff|q [7] & (!\CPU|ff|q [6] & !\CPU|ff|q 
// [5])) # (\CPU|ff|q [7] & (\CPU|ff|q [6] & \CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [2] & ( (\CPU|ff|q [6] & ((!\CPU|ff|q [7] & (!\CPU|ff|q [5] & !\CPU|ff|q [3])) # (\CPU|ff|q [7] & (\CPU|ff|q [5] & \CPU|ff|q [3])))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~1 .extended_lut = "off";
defparam \im|Mux11~1 .lut_mask = 64'h2001008110080446;
defparam \im|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \im|Mux11~0 (
// Equation(s):
// \im|Mux11~0_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [2] & ((!\CPU|ff|q [5]) # (\CPU|ff|q [7])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [7] & ((!\CPU|ff|q [2])))) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [6] 
// & (!\CPU|ff|q [5] $ (((!\CPU|ff|q [7] & \CPU|ff|q [2]))))) # (\CPU|ff|q [6] & (\CPU|ff|q [7] & (\CPU|ff|q [5] & !\CPU|ff|q [2]))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [6] $ (((\CPU|ff|q [2]))))) # (\CPU|ff|q [7] & 
// (\CPU|ff|q [6] & (!\CPU|ff|q [5]))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [2] & ((!\CPU|ff|q [6] $ (!\CPU|ff|q [5])))) # (\CPU|ff|q [2] & ((!\CPU|ff|q [7] & ((!\CPU|ff|q [5]))) # (\CPU|ff|q [7] & (\CPU|ff|q [6] & \CPU|ff|q [5])))) ) 
// ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~0 .extended_lut = "off";
defparam \im|Mux11~0 .lut_mask = 64'h3CA19832C14822C4;
defparam \im|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \im|Mux11~2 (
// Equation(s):
// \im|Mux11~2_combout  = ( \CPU|ff|q [2] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [3] & \CPU|ff|q [5])) ) ) # ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [4] & \CPU|ff|q [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [5]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~2 .extended_lut = "off";
defparam \im|Mux11~2 .lut_mask = 64'h00CC00CC000C000C;
defparam \im|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \im|Mux11~3 (
// Equation(s):
// \im|Mux11~3_combout  = ( \im|Mux11~0_combout  & ( \im|Mux11~2_combout  & ( (!\CPU|ff|q [9] & (((\CPU|ff|q [8]) # (\im|Mux11~1_combout )))) # (\CPU|ff|q [9] & (\im|Mux17~0_combout  & ((!\CPU|ff|q [8])))) ) ) ) # ( !\im|Mux11~0_combout  & ( 
// \im|Mux11~2_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [9] & ((\im|Mux11~1_combout ))) # (\CPU|ff|q [9] & (\im|Mux17~0_combout )))) ) ) ) # ( \im|Mux11~0_combout  & ( !\im|Mux11~2_combout  & ( (!\CPU|ff|q [9] & ((\CPU|ff|q [8]) # (\im|Mux11~1_combout ))) 
// ) ) ) # ( !\im|Mux11~0_combout  & ( !\im|Mux11~2_combout  & ( (!\CPU|ff|q [9] & (\im|Mux11~1_combout  & !\CPU|ff|q [8])) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\im|Mux17~0_combout ),
	.datac(!\im|Mux11~1_combout ),
	.datad(!\CPU|ff|q [8]),
	.datae(!\im|Mux11~0_combout ),
	.dataf(!\im|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~3 .extended_lut = "off";
defparam \im|Mux11~3 .lut_mask = 64'h0A000AAA1B001BAA;
defparam \im|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \CPU|mux_reg1|z[1]~0 (
// Equation(s):
// \CPU|mux_reg1|z[1]~0_combout  = ( \im|Mux3~2_combout  & ( (!\im|Mux4~0_combout ) # (\im|Mux11~3_combout ) ) ) # ( !\im|Mux3~2_combout  & ( \im|Mux11~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux4~0_combout ),
	.datad(!\im|Mux11~3_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux_reg1|z[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux_reg1|z[1]~0 .extended_lut = "off";
defparam \CPU|mux_reg1|z[1]~0 .lut_mask = 64'h00FF00FFF0FFF0FF;
defparam \CPU|mux_reg1|z[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \CPU|mux3|z[7]~3 (
// Equation(s):
// \CPU|mux3|z[7]~3_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((\im|Mux10~5_combout  & !\mem_read~0_combout )) # (\CPU|mux3|z[7]~0_combout ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\im|Mux10~5_combout  & 
// ((!\mem_read~0_combout )))) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( ((\im|Mux10~5_combout  & !\mem_read~0_combout )) # (\CPU|mux3|z[7]~0_combout ) ) )

	.dataa(!\CPU|mux_reg1|z[0]~1_combout ),
	.datab(!\im|Mux10~5_combout ),
	.datac(!\CPU|mux3|z[7]~0_combout ),
	.datad(!\mem_read~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~3 .extended_lut = "off";
defparam \CPU|mux3|z[7]~3 .lut_mask = 64'h3F0F3F0F3B0A3B0A;
defparam \CPU|mux3|z[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \CPU|mux3|z[7]~6 (
// Equation(s):
// \CPU|mux3|z[7]~6_combout  = ( \im|Mux11~3_combout  & ( (!\im|Mux12~3_combout  & (!\im|Mux10~5_combout  & ((!\im|Mux3~2_combout ) # (\im|Mux4~0_combout )))) ) ) # ( !\im|Mux11~3_combout  & ( (\im|Mux12~3_combout  & (!\im|Mux10~5_combout  & 
// ((!\im|Mux3~2_combout ) # (\im|Mux4~0_combout )))) ) )

	.dataa(!\im|Mux4~0_combout ),
	.datab(!\im|Mux12~3_combout ),
	.datac(!\im|Mux3~2_combout ),
	.datad(!\im|Mux10~5_combout ),
	.datae(gnd),
	.dataf(!\im|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~6 .extended_lut = "off";
defparam \CPU|mux3|z[7]~6 .lut_mask = 64'h31003100C400C400;
defparam \CPU|mux3|z[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \CPU|mux2|z[7]~9 (
// Equation(s):
// \CPU|mux2|z[7]~9_combout  = ( \im|Mux17~5_combout  & ( !\CPU|decode|alu_src~0_combout  ) ) # ( !\im|Mux17~5_combout  & ( !\CPU|decode|alu_src~0_combout  & ( \im|Mux18~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux18~3_combout ),
	.datad(gnd),
	.datae(!\im|Mux17~5_combout ),
	.dataf(!\CPU|decode|alu_src~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~9 .extended_lut = "off";
defparam \CPU|mux2|z[7]~9 .lut_mask = 64'h0F0FFFFF00000000;
defparam \CPU|mux2|z[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \im|Mux20~0 (
// Equation(s):
// \im|Mux20~0_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [2] & (\CPU|ff|q [6] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [5])))) # (\CPU|ff|q [2] & (!\CPU|ff|q [4] & (!\CPU|ff|q [6] $ (\CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [7] & ( 
// (!\CPU|ff|q [5] & (!\CPU|ff|q [6] $ (((!\CPU|ff|q [4]) # (\CPU|ff|q [2]))))) # (\CPU|ff|q [5] & (!\CPU|ff|q [4] & ((!\CPU|ff|q [6]) # (\CPU|ff|q [2])))) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [7] & ( (\CPU|ff|q [6] & (((!\CPU|ff|q [2] & !\CPU|ff|q [5])) # 
// (\CPU|ff|q [4]))) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [6] & (!\CPU|ff|q [2] & \CPU|ff|q [5])) # (\CPU|ff|q [6] & (\CPU|ff|q [2] & !\CPU|ff|q [5])))) # (\CPU|ff|q [4] & (!\CPU|ff|q [6] & (!\CPU|ff|q [2] $ 
// (\CPU|ff|q [5])))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux20~0 .extended_lut = "off";
defparam \im|Mux20~0 .lut_mask = 64'h42843111638A1822;
defparam \im|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N45
cyclonev_lcell_comb \im|Mux3~1 (
// Equation(s):
// \im|Mux3~1_combout  = ( \CPU|ff|q [5] & ( !\CPU|ff|q [4] & ( (\CPU|ff|q [3] & \CPU|ff|q [2]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [2]),
	.datad(gnd),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~1 .extended_lut = "off";
defparam \im|Mux3~1 .lut_mask = 64'h0000030300000000;
defparam \im|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \im|Mux20~1 (
// Equation(s):
// \im|Mux20~1_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [6] & ((!\CPU|ff|q [3] & ((\CPU|ff|q [5]))) # (\CPU|ff|q [3] & (\CPU|ff|q [2])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [5] & (!\CPU|ff|q [2] $ (!\CPU|ff|q [3])))) ) ) ) # ( !\CPU|ff|q [4] 
// & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [2] & (!\CPU|ff|q [6] & (!\CPU|ff|q [5] & !\CPU|ff|q [3]))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [5] & (!\CPU|ff|q [2] $ (!\CPU|ff|q [3])))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [5] & 
// (!\CPU|ff|q [2] & !\CPU|ff|q [3])) # (\CPU|ff|q [5] & ((\CPU|ff|q [3]))))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [3] & (!\CPU|ff|q [2] $ (\CPU|ff|q [5])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [2] & (!\CPU|ff|q [5] $ 
// (\CPU|ff|q [3])))) ) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux20~1 .extended_lut = "off";
defparam \im|Mux20~1 .lut_mask = 64'h2086608380001C64;
defparam \im|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \im|Mux20~2 (
// Equation(s):
// \im|Mux20~2_combout  = ( \im|Mux17~0_combout  & ( \im|Mux20~1_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [8]) # ((\im|Mux20~0_combout )))) # (\CPU|ff|q [9] & (!\CPU|ff|q [8] & ((\im|Mux3~1_combout )))) ) ) ) # ( !\im|Mux17~0_combout  & ( 
// \im|Mux20~1_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [8]) # (\im|Mux20~0_combout ))) ) ) ) # ( \im|Mux17~0_combout  & ( !\im|Mux20~1_combout  & ( (!\CPU|ff|q [9] & (\CPU|ff|q [8] & (\im|Mux20~0_combout ))) # (\CPU|ff|q [9] & (!\CPU|ff|q [8] & 
// ((\im|Mux3~1_combout )))) ) ) ) # ( !\im|Mux17~0_combout  & ( !\im|Mux20~1_combout  & ( (!\CPU|ff|q [9] & (\CPU|ff|q [8] & \im|Mux20~0_combout )) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\im|Mux20~0_combout ),
	.datad(!\im|Mux3~1_combout ),
	.datae(!\im|Mux17~0_combout ),
	.dataf(!\im|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux20~2 .extended_lut = "off";
defparam \im|Mux20~2 .lut_mask = 64'h020202468A8A8ACE;
defparam \im|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \CPU|mux2|z[12]~6 (
// Equation(s):
// \CPU|mux2|z[12]~6_combout  = ( \mem_read~0_combout  & ( (!\im|Mux18~3_combout  & (!\im|Mux17~5_combout  & !\CPU|decode|alu_src~0_combout )) ) ) # ( !\mem_read~0_combout  & ( ((!\im|Mux18~3_combout  & !\im|Mux17~5_combout )) # 
// (\CPU|decode|alu_src~0_combout ) ) )

	.dataa(!\im|Mux18~3_combout ),
	.datab(gnd),
	.datac(!\im|Mux17~5_combout ),
	.datad(!\CPU|decode|alu_src~0_combout ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~6 .extended_lut = "off";
defparam \CPU|mux2|z[12]~6 .lut_mask = 64'hA0FFA0FFA000A000;
defparam \CPU|mux2|z[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N27
cyclonev_lcell_comb \CPU|mux2|z[12]~7 (
// Equation(s):
// \CPU|mux2|z[12]~7_combout  = ( \mem_read~0_combout  & ( ((!\im|Mux18~3_combout  & !\im|Mux17~5_combout )) # (\CPU|decode|alu_src~0_combout ) ) ) # ( !\mem_read~0_combout  & ( (!\im|Mux18~3_combout  & (!\im|Mux17~5_combout  & !\CPU|decode|alu_src~0_combout 
// )) ) )

	.dataa(!\im|Mux18~3_combout ),
	.datab(gnd),
	.datac(!\im|Mux17~5_combout ),
	.datad(!\CPU|decode|alu_src~0_combout ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~7 .extended_lut = "off";
defparam \CPU|mux2|z[12]~7 .lut_mask = 64'hA000A000A0FFA0FF;
defparam \CPU|mux2|z[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \im|Mux19~0 (
// Equation(s):
// \im|Mux19~0_combout  = ( \CPU|ff|q [3] & ( (\CPU|ff|q [6] & (\CPU|ff|q [7] & !\CPU|ff|q [4])) ) ) # ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [7] $ (!\CPU|ff|q [4]))) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~0 .extended_lut = "off";
defparam \im|Mux19~0 .lut_mask = 64'h0CC00CC003000300;
defparam \im|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \im|Mux19~1 (
// Equation(s):
// \im|Mux19~1_combout  = ( \CPU|ff|q [3] & ( (\CPU|ff|q [6] & (!\CPU|ff|q [7] $ (\CPU|ff|q [4]))) ) ) # ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [7] & \CPU|ff|q [4])) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~1 .extended_lut = "off";
defparam \im|Mux19~1 .lut_mask = 64'h000C000C30033003;
defparam \im|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \im|Mux19~2 (
// Equation(s):
// \im|Mux19~2_combout  = ( \CPU|ff|q [2] & ( \im|Mux19~1_combout  & ( (!\CPU|ff|q [9] & (\CPU|ff|q [8] & !\CPU|ff|q [5])) ) ) ) # ( !\CPU|ff|q [2] & ( \im|Mux19~1_combout  & ( (!\CPU|ff|q [9] & (\CPU|ff|q [8] & (!\CPU|ff|q [5] & \im|Mux19~0_combout ))) ) ) 
// ) # ( !\CPU|ff|q [2] & ( !\im|Mux19~1_combout  & ( (!\CPU|ff|q [9] & (\CPU|ff|q [8] & (!\CPU|ff|q [5] & \im|Mux19~0_combout ))) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\im|Mux19~0_combout ),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\im|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~2 .extended_lut = "off";
defparam \im|Mux19~2 .lut_mask = 64'h0020000000202020;
defparam \im|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \im|Mux19~5 (
// Equation(s):
// \im|Mux19~5_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [3] $ (((!\CPU|ff|q [4]) # (\CPU|ff|q [2]))))) # (\CPU|ff|q [7] & (\CPU|ff|q [3] & (!\CPU|ff|q [4] & \CPU|ff|q [2]))) ) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q [6] & ( 
// (!\CPU|ff|q [7] & (!\CPU|ff|q [3] & ((!\CPU|ff|q [4]) # (!\CPU|ff|q [2])))) # (\CPU|ff|q [7] & (!\CPU|ff|q [4] & (!\CPU|ff|q [3] $ (\CPU|ff|q [2])))) ) ) ) # ( \CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [2] & ((!\CPU|ff|q [7] & (\CPU|ff|q [3] & 
// !\CPU|ff|q [4])) # (\CPU|ff|q [7] & ((\CPU|ff|q [4]))))) ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (\CPU|ff|q [7] & (\CPU|ff|q [2] & (!\CPU|ff|q [3] $ (\CPU|ff|q [4])))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~5 .extended_lut = "off";
defparam \im|Mux19~5 .lut_mask = 64'h00412500C8902832;
defparam \im|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N15
cyclonev_lcell_comb \im|Mux3~4 (
// Equation(s):
// \im|Mux3~4_combout  = ( !\CPU|ff|q [8] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [7] & \CPU|ff|q [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [9]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~4 .extended_lut = "off";
defparam \im|Mux3~4 .lut_mask = 64'h00C000C000000000;
defparam \im|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \im|Mux19~6 (
// Equation(s):
// \im|Mux19~6_combout  = ( \im|Mux19~5_combout  & ( \im|Mux3~4_combout  & ( ((!\CPU|ff|q [2] & (!\CPU|ff|q [5] & \CPU|ff|q [3]))) # (\im|Mux3~3_combout ) ) ) ) # ( !\im|Mux19~5_combout  & ( \im|Mux3~4_combout  & ( (!\CPU|ff|q [2] & (!\CPU|ff|q [5] & 
// \CPU|ff|q [3])) ) ) ) # ( \im|Mux19~5_combout  & ( !\im|Mux3~4_combout  & ( \im|Mux3~3_combout  ) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\im|Mux3~3_combout ),
	.datad(!\CPU|ff|q [3]),
	.datae(!\im|Mux19~5_combout ),
	.dataf(!\im|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~6 .extended_lut = "off";
defparam \im|Mux19~6 .lut_mask = 64'h00000F0F00880F8F;
defparam \im|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \im|Mux19~3 (
// Equation(s):
// \im|Mux19~3_combout  = ( \CPU|ff|q [6] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [7] $ (\CPU|ff|q [4]))) ) ) # ( !\CPU|ff|q [6] & ( (\CPU|ff|q [3] & (!\CPU|ff|q [7] $ (!\CPU|ff|q [4]))) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~3 .extended_lut = "off";
defparam \im|Mux19~3 .lut_mask = 64'h03300330C00CC00C;
defparam \im|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N39
cyclonev_lcell_comb \im|Mux19~4 (
// Equation(s):
// \im|Mux19~4_combout  = ( !\CPU|ff|q [2] & ( \im|Mux19~3_combout  & ( (\CPU|ff|q [5] & (\CPU|ff|q [8] & !\CPU|ff|q [9])) ) ) )

	.dataa(!\CPU|ff|q [5]),
	.datab(!\CPU|ff|q [8]),
	.datac(gnd),
	.datad(!\CPU|ff|q [9]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\im|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~4 .extended_lut = "off";
defparam \im|Mux19~4 .lut_mask = 64'h0000000011000000;
defparam \im|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \im|Mux19~7 (
// Equation(s):
// \im|Mux19~7_combout  = ( \im|Mux19~4_combout  ) # ( !\im|Mux19~4_combout  & ( (\im|Mux19~6_combout ) # (\im|Mux19~2_combout ) ) )

	.dataa(!\im|Mux19~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux19~6_combout ),
	.datae(gnd),
	.dataf(!\im|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~7 .extended_lut = "off";
defparam \im|Mux19~7 .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \im|Mux19~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \CPU|mux2|z[5]~1 (
// Equation(s):
// \CPU|mux2|z[5]~1_combout  = ( \im|Mux17~5_combout  & ( (\im|Mux20~2_combout  & (!\im|Mux18~3_combout  & \im|Mux19~7_combout )) ) ) # ( !\im|Mux17~5_combout  & ( !\im|Mux18~3_combout  ) )

	.dataa(gnd),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\im|Mux18~3_combout ),
	.datad(!\im|Mux19~7_combout ),
	.datae(gnd),
	.dataf(!\im|Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~1 .extended_lut = "off";
defparam \CPU|mux2|z[5]~1 .lut_mask = 64'hF0F0F0F000300030;
defparam \CPU|mux2|z[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N30
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[10].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[10].f|s~combout  = ( \im|Mux1~0_combout  & ( !\CPU|ff|q [10] $ (((!\CPU|ff|q [7]) # ((!\CPU|ff|q [9]) # (!\CPU|ff|q [8])))) ) ) # ( !\im|Mux1~0_combout  & ( \CPU|ff|q [10] ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [10]),
	.datac(!\CPU|ff|q [9]),
	.datad(!\CPU|ff|q [8]),
	.datae(gnd),
	.dataf(!\im|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[10].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[10].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[10].f|s .lut_mask = 64'h3333333333363336;
defparam \CPU|adder1|generate_N_bit_Adder[10].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N15
cyclonev_lcell_comb \CPU|ff|q[10]~feeder (
// Equation(s):
// \CPU|ff|q[10]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[10].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[10].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[10]~feeder .extended_lut = "off";
defparam \CPU|ff|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N39
cyclonev_lcell_comb \CPU|mux1|z[10]~18 (
// Equation(s):
// \CPU|mux1|z[10]~18_combout  = ( !\mem_read~combout  & ( \CPU|alu|mux0|mux2|z[10]~15_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(gnd),
	.datae(!\mem_read~combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[10]~18 .extended_lut = "off";
defparam \CPU|mux1|z[10]~18 .lut_mask = 64'h00000000F0F00000;
defparam \CPU|mux1|z[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N9
cyclonev_lcell_comb \CPU|rf|rf~7 (
// Equation(s):
// \CPU|rf|rf~7_combout  = ( \mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (\reset~input_o  & \CPU|mux1|z[10]~18_combout ) ) ) ) # ( !\mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (\reset~input_o  & \CPU|mux1|z[10]~18_combout ) ) ) ) # ( 
// \mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( (\reset~input_o  & ((\mem_read~combout ) # (\CPU|mux1|z[10]~18_combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( (\reset~input_o  & \CPU|mux1|z[10]~18_combout ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|mux1|z[10]~18_combout ),
	.datac(!\mem_read~combout ),
	.datad(gnd),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~7 .extended_lut = "off";
defparam \CPU|rf|rf~7 .lut_mask = 64'h1111151511111111;
defparam \CPU|rf|rf~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \im|Mux15~1 (
// Equation(s):
// \im|Mux15~1_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [6] & ( (\CPU|ff|q [4] & (\CPU|ff|q [3] & ((\CPU|ff|q [5]) # (\CPU|ff|q [8])))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [8] & (!\CPU|ff|q [5] $ (\CPU|ff|q [3]))) # 
// (\CPU|ff|q [8] & (!\CPU|ff|q [5] & \CPU|ff|q [3])))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [4] & (!\CPU|ff|q [5] $ (\CPU|ff|q [3])))) # (\CPU|ff|q [8] & (!\CPU|ff|q [5] $ (((\CPU|ff|q [4] & !\CPU|ff|q [3]))))) ) ) ) 
// # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [8] $ (!\CPU|ff|q [4] $ (!\CPU|ff|q [3])))) # (\CPU|ff|q [5] & (\CPU|ff|q [8] & (!\CPU|ff|q [4] & !\CPU|ff|q [3]))) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~1 .extended_lut = "off";
defparam \im|Mux15~1 .lut_mask = 64'h9448C16480600007;
defparam \im|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N45
cyclonev_lcell_comb \im|Mux15~2 (
// Equation(s):
// \im|Mux15~2_combout  = ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [2] & (\CPU|ff|q [5] & !\CPU|ff|q [8])) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(gnd),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [8]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~2 .extended_lut = "off";
defparam \im|Mux15~2 .lut_mask = 64'h0A000A0000000000;
defparam \im|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N39
cyclonev_lcell_comb \im|Mux15~0 (
// Equation(s):
// \im|Mux15~0_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [5] & !\CPU|ff|q [8])) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [2] & ( (\CPU|ff|q [8] & ((!\CPU|ff|q [3] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [5]))) # (\CPU|ff|q [3] & 
// (\CPU|ff|q [6] & \CPU|ff|q [5])))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [5] & (!\CPU|ff|q [3] $ (!\CPU|ff|q [8])))) # (\CPU|ff|q [6] & (\CPU|ff|q [3] & (!\CPU|ff|q [5] $ (!\CPU|ff|q [8])))) ) ) ) # ( !\CPU|ff|q [4] 
// & ( !\CPU|ff|q [2] & ( (\CPU|ff|q [3] & (\CPU|ff|q [6] & (\CPU|ff|q [5] & !\CPU|ff|q [8]))) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [8]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~0 .extended_lut = "off";
defparam \im|Mux15~0 .lut_mask = 64'h010041900029C000;
defparam \im|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \im|Mux15~3 (
// Equation(s):
// \im|Mux15~3_combout  = ( \im|Mux15~2_combout  & ( \im|Mux15~0_combout  & ( (!\CPU|ff|q [7] & ((!\CPU|ff|q [9] & (\im|Mux15~1_combout )) # (\CPU|ff|q [9] & ((!\CPU|ff|q [4]))))) # (\CPU|ff|q [7] & (((!\CPU|ff|q [9])))) ) ) ) # ( !\im|Mux15~2_combout  & ( 
// \im|Mux15~0_combout  & ( (!\CPU|ff|q [9] & ((\CPU|ff|q [7]) # (\im|Mux15~1_combout ))) ) ) ) # ( \im|Mux15~2_combout  & ( !\im|Mux15~0_combout  & ( (!\CPU|ff|q [7] & ((!\CPU|ff|q [9] & (\im|Mux15~1_combout )) # (\CPU|ff|q [9] & ((!\CPU|ff|q [4]))))) ) ) ) 
// # ( !\im|Mux15~2_combout  & ( !\im|Mux15~0_combout  & ( (\im|Mux15~1_combout  & (!\CPU|ff|q [7] & !\CPU|ff|q [9])) ) ) )

	.dataa(!\im|Mux15~1_combout ),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [9]),
	.datae(!\im|Mux15~2_combout ),
	.dataf(!\im|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~3 .extended_lut = "off";
defparam \im|Mux15~3 .lut_mask = 64'h500050C05F005FC0;
defparam \im|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N39
cyclonev_lcell_comb \im|Mux13~0 (
// Equation(s):
// \im|Mux13~0_combout  = ( \CPU|ff|q [2] & ( !\CPU|ff|q [4] & ( !\CPU|ff|q [5] $ (\CPU|ff|q [3]) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [4] & ( !\CPU|ff|q [5] ) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(gnd),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~0 .extended_lut = "off";
defparam \im|Mux13~0 .lut_mask = 64'hCCCCC3C300000000;
defparam \im|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \im|Mux13~3 (
// Equation(s):
// \im|Mux13~3_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [7] & ( (\CPU|ff|q [3] & ((!\CPU|ff|q [2] & (\CPU|ff|q [6] & \CPU|ff|q [5])) # (\CPU|ff|q [2] & (!\CPU|ff|q [6] & !\CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [2] & 
// (\CPU|ff|q [3] & (\CPU|ff|q [6] & \CPU|ff|q [5]))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [7] & ( (\CPU|ff|q [2] & (\CPU|ff|q [3] & (\CPU|ff|q [6] & \CPU|ff|q [5]))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [2] & (!\CPU|ff|q [3] & 
// (\CPU|ff|q [6] & !\CPU|ff|q [5]))) ) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~3 .extended_lut = "off";
defparam \im|Mux13~3 .lut_mask = 64'h0800000100021002;
defparam \im|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \im|Mux13~1 (
// Equation(s):
// \im|Mux13~1_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [4] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [3] $ (\CPU|ff|q [5])))) # (\CPU|ff|q [4] & (\CPU|ff|q [6] & (!\CPU|ff|q [3]))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [6] & 
// (!\CPU|ff|q [3] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [5])))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [3] & (!\CPU|ff|q [4] & !\CPU|ff|q [5])) # (\CPU|ff|q [3] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [5]))))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [5] & 
// (\CPU|ff|q [6] & (!\CPU|ff|q [3] $ (\CPU|ff|q [4])))) # (\CPU|ff|q [5] & (\CPU|ff|q [4] & (!\CPU|ff|q [6] $ (\CPU|ff|q [3])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [3] & ((\CPU|ff|q [5]) # (\CPU|ff|q [4])))) # 
// (\CPU|ff|q [6] & (\CPU|ff|q [3] & ((!\CPU|ff|q [5]) # (\CPU|ff|q [4])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~1 .extended_lut = "off";
defparam \im|Mux13~1 .lut_mask = 64'h1989410949906494;
defparam \im|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \im|Mux13~2 (
// Equation(s):
// \im|Mux13~2_combout  = ( \im|Mux17~0_combout  & ( \im|Mux13~1_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [9] & ((\im|Mux13~3_combout ))) # (\CPU|ff|q [9] & (\im|Mux13~0_combout )))) # (\CPU|ff|q [8] & (((!\CPU|ff|q [9])))) ) ) ) # ( !\im|Mux17~0_combout  
// & ( \im|Mux13~1_combout  & ( (!\CPU|ff|q [9] & ((\im|Mux13~3_combout ) # (\CPU|ff|q [8]))) ) ) ) # ( \im|Mux17~0_combout  & ( !\im|Mux13~1_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [9] & ((\im|Mux13~3_combout ))) # (\CPU|ff|q [9] & (\im|Mux13~0_combout 
// )))) ) ) ) # ( !\im|Mux17~0_combout  & ( !\im|Mux13~1_combout  & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [9] & \im|Mux13~3_combout )) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\im|Mux13~0_combout ),
	.datac(!\CPU|ff|q [9]),
	.datad(!\im|Mux13~3_combout ),
	.datae(!\im|Mux17~0_combout ),
	.dataf(!\im|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~2 .extended_lut = "off";
defparam \im|Mux13~2 .lut_mask = 64'h00A002A250F052F2;
defparam \im|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N27
cyclonev_lcell_comb \CPU|rf|rf~1 (
// Equation(s):
// \CPU|rf|rf~1_combout  = ( \im|Mux4~0_combout  & ( (!\im|Mux3~2_combout  & \im|Mux7~2_combout ) ) ) # ( !\im|Mux4~0_combout  & ( (!\im|Mux3~2_combout  & ((!\im|Mux6~3_combout ) # (\im|Mux5~4_combout ))) ) )

	.dataa(!\im|Mux3~2_combout ),
	.datab(!\im|Mux7~2_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\im|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\im|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~1 .extended_lut = "off";
defparam \CPU|rf|rf~1 .lut_mask = 64'hA0AAA0AA22222222;
defparam \CPU|rf|rf~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \im|Mux14~1 (
// Equation(s):
// \im|Mux14~1_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [8] & (!\CPU|ff|q [3] $ (!\CPU|ff|q [4])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [8] & (\CPU|ff|q [3] & \CPU|ff|q [4]))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [5] & ( 
// (!\CPU|ff|q [6] & (\CPU|ff|q [4] & ((!\CPU|ff|q [3]) # (\CPU|ff|q [8])))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [3] & ((!\CPU|ff|q [4]))) # (\CPU|ff|q [3] & (!\CPU|ff|q [8])))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [8] $ 
// (((!\CPU|ff|q [3] & !\CPU|ff|q [4]))))) # (\CPU|ff|q [6] & (\CPU|ff|q [3] & (!\CPU|ff|q [8] $ (!\CPU|ff|q [4])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [3] & ((!\CPU|ff|q [8]) # (\CPU|ff|q [4])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~1 .extended_lut = "off";
defparam \im|Mux14~1 .lut_mask = 64'h080A298C54A60224;
defparam \im|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \im|Mux14~3 (
// Equation(s):
// \im|Mux14~3_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [3] & (\CPU|ff|q [6] & (!\CPU|ff|q [8] $ (!\CPU|ff|q [4])))) # (\CPU|ff|q [3] & (!\CPU|ff|q [6] $ (((!\CPU|ff|q [8]) # (!\CPU|ff|q [4]))))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [5] 
// & ( (!\CPU|ff|q [6] & (\CPU|ff|q [8] & ((!\CPU|ff|q [4])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [4] $ (((!\CPU|ff|q [8]) # (!\CPU|ff|q [3]))))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [6] & \CPU|ff|q [8]) ) ) ) # ( !\CPU|ff|q [2] & ( 
// !\CPU|ff|q [5] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [8] & ((!\CPU|ff|q [3]) # (\CPU|ff|q [4])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [3] & ((!\CPU|ff|q [8]) # (\CPU|ff|q [4])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~3 .extended_lut = "off";
defparam \im|Mux14~3 .lut_mask = 64'h6072222223541546;
defparam \im|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \im|Mux14~0 (
// Equation(s):
// \im|Mux14~0_combout  = ( \CPU|ff|q [3] & ( (!\CPU|ff|q [4] & \CPU|ff|q [5]) ) ) # ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [2] & \CPU|ff|q [5])) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [2]),
	.datac(!\CPU|ff|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~0 .extended_lut = "off";
defparam \im|Mux14~0 .lut_mask = 64'h020202020A0A0A0A;
defparam \im|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N9
cyclonev_lcell_comb \im|Mux14~2 (
// Equation(s):
// \im|Mux14~2_combout  = ( \im|Mux3~4_combout  & ( \im|Mux14~0_combout  ) ) # ( !\im|Mux3~4_combout  & ( \im|Mux14~0_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [7] & ((\im|Mux14~3_combout ))) # (\CPU|ff|q [7] & (\im|Mux14~1_combout )))) ) ) ) # ( 
// \im|Mux3~4_combout  & ( !\im|Mux14~0_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [7] & ((\im|Mux14~3_combout ))) # (\CPU|ff|q [7] & (\im|Mux14~1_combout )))) ) ) ) # ( !\im|Mux3~4_combout  & ( !\im|Mux14~0_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [7] & 
// ((\im|Mux14~3_combout ))) # (\CPU|ff|q [7] & (\im|Mux14~1_combout )))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\im|Mux14~1_combout ),
	.datac(!\im|Mux14~3_combout ),
	.datad(!\CPU|ff|q [9]),
	.datae(!\im|Mux3~4_combout ),
	.dataf(!\im|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~2 .extended_lut = "off";
defparam \im|Mux14~2 .lut_mask = 64'h1B001B001B00FFFF;
defparam \im|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \im|Mux16~0 (
// Equation(s):
// \im|Mux16~0_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [4] & (!\CPU|ff|q [3] & (!\CPU|ff|q [8] & \CPU|ff|q [6]))) # (\CPU|ff|q [4] & (\CPU|ff|q [3] & ((!\CPU|ff|q [8]) # (\CPU|ff|q [6])))) ) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q [7] & ( 
// (!\CPU|ff|q [4] & (!\CPU|ff|q [8] $ (((\CPU|ff|q [3] & !\CPU|ff|q [6]))))) # (\CPU|ff|q [4] & ((!\CPU|ff|q [3]) # ((\CPU|ff|q [6])))) ) ) ) # ( \CPU|ff|q [5] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [4] & ((!\CPU|ff|q [6]))) # (\CPU|ff|q [4] 
// & ((\CPU|ff|q [6]) # (\CPU|ff|q [3]))))) ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [6] & (!\CPU|ff|q [3])) # (\CPU|ff|q [6] & ((\CPU|ff|q [8]))))) # (\CPU|ff|q [4] & (!\CPU|ff|q [6] & ((!\CPU|ff|q [8]) # (\CPU|ff|q 
// [3])))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~0 .extended_lut = "off";
defparam \im|Mux16~0 .lut_mask = 64'hD90AB050C6F51091;
defparam \im|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \im|Mux16~1 (
// Equation(s):
// \im|Mux16~1_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [7] & ((!\CPU|ff|q [6] & (\CPU|ff|q [8] & \CPU|ff|q [4])) # (\CPU|ff|q [6] & (!\CPU|ff|q [8] $ (!\CPU|ff|q [4]))))) # (\CPU|ff|q [7] & (!\CPU|ff|q [6] $ (((\CPU|ff|q [4]))))) ) ) ) # 
// ( !\CPU|ff|q [5] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [7] & (\CPU|ff|q [6])) # (\CPU|ff|q [7] & ((\CPU|ff|q [8]))))) # (\CPU|ff|q [4] & ((!\CPU|ff|q [8]) # ((\CPU|ff|q [7] & \CPU|ff|q [6])))) ) ) ) # ( \CPU|ff|q [5] & ( !\CPU|ff|q [3] & ( 
// (!\CPU|ff|q [4] & (!\CPU|ff|q [7] $ (((!\CPU|ff|q [6] & !\CPU|ff|q [8]))))) # (\CPU|ff|q [4] & (\CPU|ff|q [7] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [8])))) ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [3] & ( (\CPU|ff|q [8] & ((!\CPU|ff|q [6]) # (!\CPU|ff|q [7] $ 
// (\CPU|ff|q [4])))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~1 .extended_lut = "off";
defparam \im|Mux16~1 .lut_mask = 64'h0E0D6A1427F14639;
defparam \im|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N0
cyclonev_lcell_comb \im|Mux16~3 (
// Equation(s):
// \im|Mux16~3_combout  = ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [8] & (!\CPU|ff|q [7] & \CPU|ff|q [4]))) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~3 .extended_lut = "off";
defparam \im|Mux16~3 .lut_mask = 64'h0080008000000000;
defparam \im|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N24
cyclonev_lcell_comb \im|Mux16~2 (
// Equation(s):
// \im|Mux16~2_combout  = ( \im|Mux17~0_combout  & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [5] & ((\CPU|ff|q [4]))) # (\CPU|ff|q [5] & (!\CPU|ff|q [3] & !\CPU|ff|q [4])))) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\im|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~2 .extended_lut = "off";
defparam \im|Mux16~2 .lut_mask = 64'h0000000020882088;
defparam \im|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \im|Mux16~4 (
// Equation(s):
// \im|Mux16~4_combout  = ( \im|Mux16~3_combout  & ( \im|Mux16~2_combout  & ( ((!\CPU|ff|q [2] & (!\im|Mux16~0_combout )) # (\CPU|ff|q [2] & ((\im|Mux16~1_combout )))) # (\CPU|ff|q [9]) ) ) ) # ( !\im|Mux16~3_combout  & ( \im|Mux16~2_combout  & ( (!\CPU|ff|q 
// [9] & ((!\CPU|ff|q [2] & (!\im|Mux16~0_combout )) # (\CPU|ff|q [2] & ((\im|Mux16~1_combout ))))) # (\CPU|ff|q [9] & (((!\CPU|ff|q [2])))) ) ) ) # ( \im|Mux16~3_combout  & ( !\im|Mux16~2_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [2] & 
// (!\im|Mux16~0_combout )) # (\CPU|ff|q [2] & ((\im|Mux16~1_combout ))))) # (\CPU|ff|q [9] & (((\CPU|ff|q [2])))) ) ) ) # ( !\im|Mux16~3_combout  & ( !\im|Mux16~2_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [2] & (!\im|Mux16~0_combout )) # (\CPU|ff|q [2] & 
// ((\im|Mux16~1_combout ))))) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\im|Mux16~0_combout ),
	.datac(!\CPU|ff|q [2]),
	.datad(!\im|Mux16~1_combout ),
	.datae(!\im|Mux16~3_combout ),
	.dataf(!\im|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~4 .extended_lut = "off";
defparam \im|Mux16~4 .lut_mask = 64'h808A858FD0DAD5DF;
defparam \im|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N3
cyclonev_lcell_comb \CPU|rf|Decoder0~0 (
// Equation(s):
// \CPU|rf|Decoder0~0_combout  = ( !\im|Mux16~4_combout  & ( !\im|Mux14~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux14~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~0 .extended_lut = "off";
defparam \CPU|rf|Decoder0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|rf|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N33
cyclonev_lcell_comb \CPU|rf|Decoder0~11 (
// Equation(s):
// \CPU|rf|Decoder0~11_combout  = ( \CPU|rf|rf~1_combout  & ( \CPU|rf|Decoder0~0_combout  & ( (!\im|Mux15~3_combout  & (!\im|Mux13~2_combout  & ((!\reset~input_o ) # (!\CPU|cl|cc|Mux0~0_combout )))) ) ) ) # ( !\CPU|rf|rf~1_combout  & ( 
// \CPU|rf|Decoder0~0_combout  & ( (!\reset~input_o  & (!\im|Mux15~3_combout  & !\im|Mux13~2_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|cl|cc|Mux0~0_combout ),
	.datac(!\im|Mux15~3_combout ),
	.datad(!\im|Mux13~2_combout ),
	.datae(!\CPU|rf|rf~1_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~11 .extended_lut = "off";
defparam \CPU|rf|Decoder0~11 .lut_mask = 64'h00000000A000E000;
defparam \CPU|rf|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \CPU|rf|rf[0][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \CPU|rf|rf[3][10]~feeder (
// Equation(s):
// \CPU|rf|rf[3][10]~feeder_combout  = ( \CPU|rf|rf~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[3][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[3][10]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[3][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[3][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N32
dffeas \CPU|rf|rf[3][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \CPU|rf|Decoder0~9 (
// Equation(s):
// \CPU|rf|Decoder0~9_combout  = ( \im|Mux16~4_combout  & ( !\im|Mux14~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux14~2_combout ),
	.datae(gnd),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~9 .extended_lut = "off";
defparam \CPU|rf|Decoder0~9 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|rf|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N57
cyclonev_lcell_comb \CPU|rf|Decoder0~12 (
// Equation(s):
// \CPU|rf|Decoder0~12_combout  = ( \CPU|rf|rf~1_combout  & ( \CPU|rf|Decoder0~9_combout  & ( (!\im|Mux15~3_combout  & (!\im|Mux13~2_combout  & ((!\reset~input_o ) # (!\CPU|cl|cc|Mux0~0_combout )))) ) ) ) # ( !\CPU|rf|rf~1_combout  & ( 
// \CPU|rf|Decoder0~9_combout  & ( (!\reset~input_o  & (!\im|Mux15~3_combout  & !\im|Mux13~2_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\im|Mux15~3_combout ),
	.datac(!\CPU|cl|cc|Mux0~0_combout ),
	.datad(!\im|Mux13~2_combout ),
	.datae(!\CPU|rf|rf~1_combout ),
	.dataf(!\CPU|rf|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~12 .extended_lut = "off";
defparam \CPU|rf|Decoder0~12 .lut_mask = 64'h000000008800C800;
defparam \CPU|rf|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N23
dffeas \CPU|rf|rf[1][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N39
cyclonev_lcell_comb \CPU|rf|Decoder0~13 (
// Equation(s):
// \CPU|rf|Decoder0~13_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|Decoder0~0_combout  & ( (!\im|Mux13~2_combout  & ((!\reset~input_o ) # ((!\CPU|cl|cc|Mux0~0_combout  & \CPU|rf|rf~1_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\im|Mux13~2_combout ),
	.datac(!\CPU|cl|cc|Mux0~0_combout ),
	.datad(!\CPU|rf|rf~1_combout ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~13 .extended_lut = "off";
defparam \CPU|rf|Decoder0~13 .lut_mask = 64'h00000000000088C8;
defparam \CPU|rf|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N26
dffeas \CPU|rf|rf[2][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N51
cyclonev_lcell_comb \CPU|mux3|z[10]~35 (
// Equation(s):
// \CPU|mux3|z[10]~35_combout  = ( \CPU|rf|rf[1][10]~q  & ( \CPU|rf|rf[2][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|rf|rf[0][10]~q )) # (\CPU|mux_reg1|z[0]~1_combout ))) # (\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout ) # 
// ((\CPU|rf|rf[3][10]~q )))) ) ) ) # ( !\CPU|rf|rf[1][10]~q  & ( \CPU|rf|rf[2][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][10]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout ) # 
// ((\CPU|rf|rf[3][10]~q )))) ) ) ) # ( \CPU|rf|rf[1][10]~q  & ( !\CPU|rf|rf[2][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|rf|rf[0][10]~q )) # (\CPU|mux_reg1|z[0]~1_combout ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|mux_reg1|z[0]~1_combout  & 
// ((\CPU|rf|rf[3][10]~q )))) ) ) ) # ( !\CPU|rf|rf[1][10]~q  & ( !\CPU|rf|rf[2][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][10]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|mux_reg1|z[0]~1_combout  & 
// ((\CPU|rf|rf[3][10]~q )))) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|mux_reg1|z[0]~1_combout ),
	.datac(!\CPU|rf|rf[0][10]~q ),
	.datad(!\CPU|rf|rf[3][10]~q ),
	.datae(!\CPU|rf|rf[1][10]~q ),
	.dataf(!\CPU|rf|rf[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[10]~35 .extended_lut = "off";
defparam \CPU|mux3|z[10]~35 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \CPU|mux3|z[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N57
cyclonev_lcell_comb \CPU|rf|Decoder0~1 (
// Equation(s):
// \CPU|rf|Decoder0~1_combout  = ( \im|Mux14~2_combout  & ( !\im|Mux16~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\im|Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~1 .extended_lut = "off";
defparam \CPU|rf|Decoder0~1 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|rf|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N48
cyclonev_lcell_comb \CPU|rf|Decoder0~5 (
// Equation(s):
// \CPU|rf|Decoder0~5_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|Decoder0~1_combout  & ( (!\im|Mux13~2_combout  & ((!\reset~input_o ) # ((!\CPU|cl|cc|Mux0~0_combout  & \CPU|rf|rf~1_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|cl|cc|Mux0~0_combout ),
	.datac(!\CPU|rf|rf~1_combout ),
	.datad(!\im|Mux13~2_combout ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~5 .extended_lut = "off";
defparam \CPU|rf|Decoder0~5 .lut_mask = 64'h000000000000AE00;
defparam \CPU|rf|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N41
dffeas \CPU|rf|rf[6][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \CPU|rf|Decoder0~3 (
// Equation(s):
// \CPU|rf|Decoder0~3_combout  = ( \im|Mux16~4_combout  & ( \im|Mux14~2_combout  ) )

	.dataa(gnd),
	.datab(!\im|Mux14~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~3 .extended_lut = "off";
defparam \CPU|rf|Decoder0~3 .lut_mask = 64'h0000000033333333;
defparam \CPU|rf|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N30
cyclonev_lcell_comb \CPU|rf|Decoder0~4 (
// Equation(s):
// \CPU|rf|Decoder0~4_combout  = ( \CPU|rf|rf~1_combout  & ( \CPU|rf|Decoder0~3_combout  & ( (!\im|Mux13~2_combout  & (!\im|Mux15~3_combout  & ((!\reset~input_o ) # (!\CPU|cl|cc|Mux0~0_combout )))) ) ) ) # ( !\CPU|rf|rf~1_combout  & ( 
// \CPU|rf|Decoder0~3_combout  & ( (!\reset~input_o  & (!\im|Mux13~2_combout  & !\im|Mux15~3_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|cl|cc|Mux0~0_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\im|Mux15~3_combout ),
	.datae(!\CPU|rf|rf~1_combout ),
	.dataf(!\CPU|rf|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~4 .extended_lut = "off";
defparam \CPU|rf|Decoder0~4 .lut_mask = 64'h00000000A000E000;
defparam \CPU|rf|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N38
dffeas \CPU|rf|rf[5][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N36
cyclonev_lcell_comb \CPU|rf|Decoder0~6 (
// Equation(s):
// \CPU|rf|Decoder0~6_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|Decoder0~3_combout  & ( (!\im|Mux13~2_combout  & ((!\reset~input_o ) # ((\CPU|rf|rf~1_combout  & !\CPU|cl|cc|Mux0~0_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\im|Mux13~2_combout ),
	.datac(!\CPU|rf|rf~1_combout ),
	.datad(!\CPU|cl|cc|Mux0~0_combout ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~6 .extended_lut = "off";
defparam \CPU|rf|Decoder0~6 .lut_mask = 64'h0000000000008C88;
defparam \CPU|rf|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N26
dffeas \CPU|rf|rf[7][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N54
cyclonev_lcell_comb \CPU|rf|Decoder0~2 (
// Equation(s):
// \CPU|rf|Decoder0~2_combout  = ( \CPU|rf|rf~1_combout  & ( \CPU|rf|Decoder0~1_combout  & ( (!\im|Mux15~3_combout  & (!\im|Mux13~2_combout  & ((!\reset~input_o ) # (!\CPU|cl|cc|Mux0~0_combout )))) ) ) ) # ( !\CPU|rf|rf~1_combout  & ( 
// \CPU|rf|Decoder0~1_combout  & ( (!\reset~input_o  & (!\im|Mux15~3_combout  & !\im|Mux13~2_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\im|Mux15~3_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\CPU|cl|cc|Mux0~0_combout ),
	.datae(!\CPU|rf|rf~1_combout ),
	.dataf(!\CPU|rf|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~2 .extended_lut = "off";
defparam \CPU|rf|Decoder0~2 .lut_mask = 64'h000000008080C080;
defparam \CPU|rf|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N56
dffeas \CPU|rf|rf[4][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N57
cyclonev_lcell_comb \CPU|mux3|z[10]~36 (
// Equation(s):
// \CPU|mux3|z[10]~36_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[4][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][10]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[7][10]~q ))) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// \CPU|rf|rf[4][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[6][10]~q ) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[4][10]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][10]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & 
// ((\CPU|rf|rf[7][10]~q ))) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[4][10]~q  & ( (\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[6][10]~q ) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|rf|rf[6][10]~q ),
	.datac(!\CPU|rf|rf[5][10]~q ),
	.datad(!\CPU|rf|rf[7][10]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[10]~36 .extended_lut = "off";
defparam \CPU|mux3|z[10]~36 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \CPU|mux3|z[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [5] & ( (\CPU|ff|q [6] & (\CPU|ff|q [4] & !\CPU|ff|q [2])) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(gnd),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0 .lut_mask = 64'h0000000000000500;
defparam \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[10].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[10].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( \im|Mux1~0_combout  & ( !\CPU|ff|q [10] $ (((!\CPU|ff|q [8]) # (!\CPU|ff|q [9]))) ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( \im|Mux1~0_combout  & ( !\CPU|ff|q [10] $ (((!\CPU|ff|q [8]) # ((!\CPU|ff|q [9]) # (!\CPU|ff|q [7])))) ) ) ) # ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\im|Mux1~0_combout  & 
// ( !\CPU|ff|q [10] $ (((!\CPU|ff|q [8]) # ((!\CPU|ff|q [9]) # (!\CPU|ff|q [7])))) ) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\im|Mux1~0_combout  & ( \CPU|ff|q [10] ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [9]),
	.datac(!\CPU|ff|q [10]),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ),
	.dataf(!\im|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[10].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[10].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[10].f|s .lut_mask = 64'h0F0F0F1E0F1E1E1E;
defparam \CPU|adder2|generate_N_bit_Adder[10].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N0
cyclonev_lcell_comb \CPU|rf|Decoder0~8 (
// Equation(s):
// \CPU|rf|Decoder0~8_combout  = ( \reset~input_o  & ( \CPU|rf|Decoder0~0_combout  & ( (\im|Mux13~2_combout  & (\im|Mux15~3_combout  & (\CPU|rf|rf~1_combout  & !\CPU|cl|cc|Mux0~0_combout ))) ) ) ) # ( !\reset~input_o  & ( \CPU|rf|Decoder0~0_combout  & ( 
// (\im|Mux13~2_combout  & \im|Mux15~3_combout ) ) ) )

	.dataa(!\im|Mux13~2_combout ),
	.datab(!\im|Mux15~3_combout ),
	.datac(!\CPU|rf|rf~1_combout ),
	.datad(!\CPU|cl|cc|Mux0~0_combout ),
	.datae(!\reset~input_o ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~8 .extended_lut = "off";
defparam \CPU|rf|Decoder0~8 .lut_mask = 64'h0000000011110100;
defparam \CPU|rf|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N14
dffeas \CPU|rf|rf[10][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \CPU|rf|Decoder0~7 (
// Equation(s):
// \CPU|rf|Decoder0~7_combout  = ( \im|Mux13~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( (!\im|Mux15~3_combout  & ((!\reset~input_o ) # ((\CPU|rf|rf~1_combout  & !\CPU|cl|cc|Mux0~0_combout )))) ) ) )

	.dataa(!\CPU|rf|rf~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\CPU|cl|cc|Mux0~0_combout ),
	.datad(!\im|Mux15~3_combout ),
	.datae(!\im|Mux13~2_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~7 .extended_lut = "off";
defparam \CPU|rf|Decoder0~7 .lut_mask = 64'h000000000000DC00;
defparam \CPU|rf|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N56
dffeas \CPU|rf|rf[8][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N15
cyclonev_lcell_comb \CPU|mux3|z[10]~37 (
// Equation(s):
// \CPU|mux3|z[10]~37_combout  = ( !\im|Mux12~3_combout  & ( !\mem_read~0_combout  & ( (!\im|Mux10~5_combout  & ((!\im|Mux11~3_combout  & ((\CPU|rf|rf[8][10]~q ))) # (\im|Mux11~3_combout  & (\CPU|rf|rf[10][10]~q )))) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\CPU|rf|rf[10][10]~q ),
	.datac(!\CPU|rf|rf[8][10]~q ),
	.datad(!\im|Mux11~3_combout ),
	.datae(!\im|Mux12~3_combout ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[10]~37 .extended_lut = "off";
defparam \CPU|mux3|z[10]~37 .lut_mask = 64'h0A22000000000000;
defparam \CPU|mux3|z[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N39
cyclonev_lcell_comb \CPU|rf|Decoder0~10 (
// Equation(s):
// \CPU|rf|Decoder0~10_combout  = ( \im|Mux13~2_combout  & ( \CPU|rf|Decoder0~9_combout  & ( (!\im|Mux15~3_combout  & ((!\reset~input_o ) # ((\CPU|rf|rf~1_combout  & !\CPU|cl|cc|Mux0~0_combout )))) ) ) )

	.dataa(!\CPU|rf|rf~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\im|Mux15~3_combout ),
	.datad(!\CPU|cl|cc|Mux0~0_combout ),
	.datae(!\im|Mux13~2_combout ),
	.dataf(!\CPU|rf|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~10 .extended_lut = "off";
defparam \CPU|rf|Decoder0~10 .lut_mask = 64'h000000000000D0C0;
defparam \CPU|rf|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N47
dffeas \CPU|rf|rf[9][10] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][10] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \CPU|mux3|z[7]~5 (
// Equation(s):
// \CPU|mux3|z[7]~5_combout  = ( \im|Mux4~0_combout  & ( (!\im|Mux10~5_combout  & !\im|Mux12~3_combout ) ) ) # ( !\im|Mux4~0_combout  & ( (!\im|Mux10~5_combout  & (!\im|Mux12~3_combout  & !\im|Mux3~2_combout )) ) )

	.dataa(gnd),
	.datab(!\im|Mux10~5_combout ),
	.datac(!\im|Mux12~3_combout ),
	.datad(!\im|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\im|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~5 .extended_lut = "off";
defparam \CPU|mux3|z[7]~5 .lut_mask = 64'hC000C000C0C0C0C0;
defparam \CPU|mux3|z[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N27
cyclonev_lcell_comb \CPU|mux3|z[10]~38 (
// Equation(s):
// \CPU|mux3|z[10]~38_combout  = ( \CPU|mux3|z[7]~5_combout  & ( \CPU|mux3|z[7]~3_combout  & ( !\CPU|mux3|z[10]~37_combout  ) ) ) # ( !\CPU|mux3|z[7]~5_combout  & ( \CPU|mux3|z[7]~3_combout  & ( (!\CPU|mux3|z[10]~37_combout  & ((!\CPU|mux3|z[7]~6_combout ) # 
// (!\CPU|rf|rf[9][10]~q ))) ) ) ) # ( \CPU|mux3|z[7]~5_combout  & ( !\CPU|mux3|z[7]~3_combout  & ( !\CPU|adder2|generate_N_bit_Adder[10].f|s~combout  ) ) ) # ( !\CPU|mux3|z[7]~5_combout  & ( !\CPU|mux3|z[7]~3_combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[10].f|s~combout  ) ) )

	.dataa(!\CPU|mux3|z[7]~6_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[10].f|s~combout ),
	.datac(!\CPU|mux3|z[10]~37_combout ),
	.datad(!\CPU|rf|rf[9][10]~q ),
	.datae(!\CPU|mux3|z[7]~5_combout ),
	.dataf(!\CPU|mux3|z[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[10]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[10]~38 .extended_lut = "off";
defparam \CPU|mux3|z[10]~38 .lut_mask = 64'hCCCCCCCCF0A0F0F0;
defparam \CPU|mux3|z[10]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \CPU|mux3|z[10]~39 (
// Equation(s):
// \CPU|mux3|z[10]~39_combout  = ( \CPU|mux3|z[10]~38_combout  & ( !\CPU|decode|mov_src~2_combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[10]~35_combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[10]~36_combout 
// ))))) ) ) ) # ( !\CPU|mux3|z[10]~38_combout  & ( !\CPU|decode|mov_src~2_combout  & ( ((!\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[10]~35_combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[10]~36_combout )))) # (\CPU|mux3|z[7]~0_combout ) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[7]~3_combout ),
	.datac(!\CPU|mux3|z[10]~35_combout ),
	.datad(!\CPU|mux3|z[10]~36_combout ),
	.datae(!\CPU|mux3|z[10]~38_combout ),
	.dataf(!\CPU|decode|mov_src~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[10]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[10]~39 .extended_lut = "off";
defparam \CPU|mux3|z[10]~39 .lut_mask = 64'h5D7F082A00000000;
defparam \CPU|mux3|z[10]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N57
cyclonev_lcell_comb \CPU|mux2|z[10]~35 (
// Equation(s):
// \CPU|mux2|z[10]~35_combout  = ( \CPU|rf|rf[1][10]~q  & ( \CPU|rf|rf[0][10]~q  & ( (!\im|Mux19~7_combout ) # ((!\im|Mux20~2_combout  & (\CPU|rf|rf[2][10]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][10]~q )))) ) ) ) # ( !\CPU|rf|rf[1][10]~q  & ( 
// \CPU|rf|rf[0][10]~q  & ( (!\im|Mux19~7_combout  & (((!\im|Mux20~2_combout )))) # (\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[2][10]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][10]~q ))))) ) ) ) # ( \CPU|rf|rf[1][10]~q  & ( 
// !\CPU|rf|rf[0][10]~q  & ( (!\im|Mux19~7_combout  & (((\im|Mux20~2_combout )))) # (\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[2][10]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][10]~q ))))) ) ) ) # ( !\CPU|rf|rf[1][10]~q  & ( 
// !\CPU|rf|rf[0][10]~q  & ( (\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[2][10]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][10]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[2][10]~q ),
	.datab(!\im|Mux19~7_combout ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[3][10]~q ),
	.datae(!\CPU|rf|rf[1][10]~q ),
	.dataf(!\CPU|rf|rf[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[10]~35 .extended_lut = "off";
defparam \CPU|mux2|z[10]~35 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \CPU|mux2|z[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \CPU|mux2|z[10]~32 (
// Equation(s):
// \CPU|mux2|z[10]~32_combout  = ( \CPU|rf|rf[4][10]~q  & ( \CPU|rf|rf[7][10]~q  & ( (!\im|Mux19~7_combout  & ((!\im|Mux20~2_combout ) # ((\CPU|rf|rf[5][10]~q )))) # (\im|Mux19~7_combout  & (((\CPU|rf|rf[6][10]~q )) # (\im|Mux20~2_combout ))) ) ) ) # ( 
// !\CPU|rf|rf[4][10]~q  & ( \CPU|rf|rf[7][10]~q  & ( (!\im|Mux19~7_combout  & (\im|Mux20~2_combout  & (\CPU|rf|rf[5][10]~q ))) # (\im|Mux19~7_combout  & (((\CPU|rf|rf[6][10]~q )) # (\im|Mux20~2_combout ))) ) ) ) # ( \CPU|rf|rf[4][10]~q  & ( 
// !\CPU|rf|rf[7][10]~q  & ( (!\im|Mux19~7_combout  & ((!\im|Mux20~2_combout ) # ((\CPU|rf|rf[5][10]~q )))) # (\im|Mux19~7_combout  & (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][10]~q )))) ) ) ) # ( !\CPU|rf|rf[4][10]~q  & ( !\CPU|rf|rf[7][10]~q  & ( 
// (!\im|Mux19~7_combout  & (\im|Mux20~2_combout  & (\CPU|rf|rf[5][10]~q ))) # (\im|Mux19~7_combout  & (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][10]~q )))) ) ) )

	.dataa(!\im|Mux19~7_combout ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[5][10]~q ),
	.datad(!\CPU|rf|rf[6][10]~q ),
	.datae(!\CPU|rf|rf[4][10]~q ),
	.dataf(!\CPU|rf|rf[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[10]~32 .extended_lut = "off";
defparam \CPU|mux2|z[10]~32 .lut_mask = 64'h02468ACE13579BDF;
defparam \CPU|mux2|z[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \CPU|mux2|z[5]~3 (
// Equation(s):
// \CPU|mux2|z[5]~3_combout  = ( \im|Mux20~2_combout  & ( (!\im|Mux19~2_combout  & (!\im|Mux19~4_combout  & (!\im|Mux18~3_combout  & !\im|Mux19~6_combout ))) ) ) # ( !\im|Mux20~2_combout  & ( (!\im|Mux18~3_combout  & (((\im|Mux19~6_combout ) # 
// (\im|Mux19~4_combout )) # (\im|Mux19~2_combout ))) ) )

	.dataa(!\im|Mux19~2_combout ),
	.datab(!\im|Mux19~4_combout ),
	.datac(!\im|Mux18~3_combout ),
	.datad(!\im|Mux19~6_combout ),
	.datae(gnd),
	.dataf(!\im|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~3 .extended_lut = "off";
defparam \CPU|mux2|z[5]~3 .lut_mask = 64'h70F070F080008000;
defparam \CPU|mux2|z[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \CPU|mux2|z[5]~2 (
// Equation(s):
// \CPU|mux2|z[5]~2_combout  = ( !\im|Mux20~2_combout  & ( !\im|Mux18~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux18~3_combout ),
	.datae(gnd),
	.dataf(!\im|Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~2 .extended_lut = "off";
defparam \CPU|mux2|z[5]~2 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU|mux2|z[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N30
cyclonev_lcell_comb \CPU|mux2|z[10]~33 (
// Equation(s):
// \CPU|mux2|z[10]~33_combout  = ( \CPU|rf|rf[8][10]~q  & ( \CPU|rf|rf[10][10]~q  & ( ((\CPU|rf|rf[9][10]~q  & \CPU|mux2|z[5]~3_combout )) # (\CPU|mux2|z[5]~2_combout ) ) ) ) # ( !\CPU|rf|rf[8][10]~q  & ( \CPU|rf|rf[10][10]~q  & ( (\CPU|mux2|z[5]~3_combout  
// & ((\CPU|mux2|z[5]~2_combout ) # (\CPU|rf|rf[9][10]~q ))) ) ) ) # ( \CPU|rf|rf[8][10]~q  & ( !\CPU|rf|rf[10][10]~q  & ( (!\CPU|mux2|z[5]~3_combout  & ((\CPU|mux2|z[5]~2_combout ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[9][10]~q  & 
// !\CPU|mux2|z[5]~2_combout )) ) ) ) # ( !\CPU|rf|rf[8][10]~q  & ( !\CPU|rf|rf[10][10]~q  & ( (\CPU|rf|rf[9][10]~q  & (\CPU|mux2|z[5]~3_combout  & !\CPU|mux2|z[5]~2_combout )) ) ) )

	.dataa(!\CPU|rf|rf[9][10]~q ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~3_combout ),
	.datad(!\CPU|mux2|z[5]~2_combout ),
	.datae(!\CPU|rf|rf[8][10]~q ),
	.dataf(!\CPU|rf|rf[10][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[10]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[10]~33 .extended_lut = "off";
defparam \CPU|mux2|z[10]~33 .lut_mask = 64'h050005F0050F05FF;
defparam \CPU|mux2|z[10]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N30
cyclonev_lcell_comb \CPU|mux2|z[10]~34 (
// Equation(s):
// \CPU|mux2|z[10]~34_combout  = ( \CPU|adder2|generate_N_bit_Adder[10].f|s~combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[10]~32_combout )) # (\im|Mux17~5_combout  & (((\CPU|mux2|z[5]~1_combout ) # (\CPU|mux2|z[10]~33_combout )))) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[10].f|s~combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[10]~32_combout )) # (\im|Mux17~5_combout  & (((\CPU|mux2|z[10]~33_combout  & !\CPU|mux2|z[5]~1_combout )))) ) )

	.dataa(!\CPU|mux2|z[10]~32_combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|mux2|z[10]~33_combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[10].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[10]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[10]~34 .extended_lut = "off";
defparam \CPU|mux2|z[10]~34 .lut_mask = 64'h4744474447774777;
defparam \CPU|mux2|z[10]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N48
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[10]~5 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  = ( \CPU|mux2|z[12]~7_combout  & ( \CPU|mux2|z[10]~34_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[12]~6_combout  & (!\im|Mux13~2_combout )) # (\CPU|mux2|z[12]~6_combout  & 
// ((!\CPU|mux2|z[10]~35_combout ))))) ) ) ) # ( !\CPU|mux2|z[12]~7_combout  & ( \CPU|mux2|z[10]~34_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (\CPU|mux2|z[12]~6_combout ) ) ) ) # ( \CPU|mux2|z[12]~7_combout  & ( !\CPU|mux2|z[10]~34_combout  & ( 
// !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[12]~6_combout  & (!\im|Mux13~2_combout )) # (\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[10]~35_combout ))))) ) ) ) # ( !\CPU|mux2|z[12]~7_combout  & ( !\CPU|mux2|z[10]~34_combout  & ( 
// \CPU|decode|mux1|z[0]~2_combout  ) ) )

	.dataa(!\CPU|decode|mux1|z[0]~2_combout ),
	.datab(!\CPU|mux2|z[12]~6_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\CPU|mux2|z[10]~35_combout ),
	.datae(!\CPU|mux2|z[12]~7_combout ),
	.dataf(!\CPU|mux2|z[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[10]~5 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[10]~5 .lut_mask = 64'h5555596A9999596A;
defparam \CPU|alu|arithmetic|adder|mux0|z[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N9
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[4].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[4].f|s~combout  = ( \CPU|ff|q [3] & ( !\CPU|ff|q [4] ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[4].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[4].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[4].f|s .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CPU|adder2|generate_N_bit_Adder[4].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N50
dffeas \CPU|rf|rf[4][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N8
dffeas \CPU|rf|rf[7][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N14
dffeas \CPU|rf|rf[6][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N20
dffeas \CPU|rf|rf[5][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N45
cyclonev_lcell_comb \CPU|mux3|z[3]~73 (
// Equation(s):
// \CPU|mux3|z[3]~73_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[7][3]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[6][3]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[5][3]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[4][3]~q  ) ) )

	.dataa(!\CPU|rf|rf[4][3]~q ),
	.datab(!\CPU|rf|rf[7][3]~q ),
	.datac(!\CPU|rf|rf[6][3]~q ),
	.datad(!\CPU|rf|rf[5][3]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~73 .extended_lut = "off";
defparam \CPU|mux3|z[3]~73 .lut_mask = 64'h555500FF0F0F3333;
defparam \CPU|mux3|z[3]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N56
dffeas \CPU|rf|rf[3][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N38
dffeas \CPU|rf|rf[0][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N38
dffeas \CPU|rf|rf[1][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y25_N50
dffeas \CPU|rf|rf[2][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N39
cyclonev_lcell_comb \CPU|mux3|z[3]~72 (
// Equation(s):
// \CPU|mux3|z[3]~72_combout  = ( \CPU|rf|rf[1][3]~q  & ( \CPU|rf|rf[2][3]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[0][3]~q )))) # (\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout )) # 
// (\CPU|rf|rf[3][3]~q ))) ) ) ) # ( !\CPU|rf|rf[1][3]~q  & ( \CPU|rf|rf[2][3]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[0][3]~q )))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[3][3]~q  & 
// ((\CPU|mux_reg1|z[1]~0_combout )))) ) ) ) # ( \CPU|rf|rf[1][3]~q  & ( !\CPU|rf|rf[2][3]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[0][3]~q  & !\CPU|mux_reg1|z[1]~0_combout )))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (((!\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[3][3]~q ))) ) ) ) # ( !\CPU|rf|rf[1][3]~q  & ( !\CPU|rf|rf[2][3]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[0][3]~q  & !\CPU|mux_reg1|z[1]~0_combout )))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (\CPU|rf|rf[3][3]~q  & ((\CPU|mux_reg1|z[1]~0_combout )))) ) ) )

	.dataa(!\CPU|mux_reg1|z[0]~1_combout ),
	.datab(!\CPU|rf|rf[3][3]~q ),
	.datac(!\CPU|rf|rf[0][3]~q ),
	.datad(!\CPU|mux_reg1|z[1]~0_combout ),
	.datae(!\CPU|rf|rf[1][3]~q ),
	.dataf(!\CPU|rf|rf[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~72 .extended_lut = "off";
defparam \CPU|mux3|z[3]~72 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \CPU|mux3|z[3]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N18
cyclonev_lcell_comb \CPU|mux3|z[3]~74 (
// Equation(s):
// \CPU|mux3|z[3]~74_combout  = ( \CPU|mux3|z[3]~72_combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[3]~73_combout ))) ) ) # ( !\CPU|mux3|z[3]~72_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[7]~3_combout  & 
// \CPU|mux3|z[3]~73_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[3]~73_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[3]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~74 .extended_lut = "off";
defparam \CPU|mux3|z[3]~74 .lut_mask = 64'h000C000CC0CCC0CC;
defparam \CPU|mux3|z[3]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
cyclonev_lcell_comb \CPU|mux2|z[3]~67 (
// Equation(s):
// \CPU|mux2|z[3]~67_combout  = ( \CPU|rf|rf[4][3]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][3]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][3]~q )) ) ) ) # ( !\CPU|rf|rf[4][3]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][3]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][3]~q )) ) ) ) # ( \CPU|rf|rf[4][3]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[5][3]~q ) ) ) ) # ( !\CPU|rf|rf[4][3]~q  & ( 
// !\im|Mux19~7_combout  & ( (\im|Mux20~2_combout  & \CPU|rf|rf[5][3]~q ) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[7][3]~q ),
	.datac(!\CPU|rf|rf[5][3]~q ),
	.datad(!\CPU|rf|rf[6][3]~q ),
	.datae(!\CPU|rf|rf[4][3]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[3]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[3]~67 .extended_lut = "off";
defparam \CPU|mux2|z[3]~67 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \CPU|mux2|z[3]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \CPU|rf|rf[10][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N39
cyclonev_lcell_comb \CPU|rf|rf[8][3]~feeder (
// Equation(s):
// \CPU|rf|rf[8][3]~feeder_combout  = ( \CPU|rf|rf~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[8][3]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N41
dffeas \CPU|rf|rf[8][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N54
cyclonev_lcell_comb \CPU|mux2|z[3]~68 (
// Equation(s):
// \CPU|mux2|z[3]~68_combout  = ( \CPU|rf|rf[8][3]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[9][3]~q  & ((\CPU|mux2|z[5]~3_combout )))) # (\CPU|mux2|z[5]~2_combout  & (((!\CPU|mux2|z[5]~3_combout ) # (\CPU|rf|rf[10][3]~q )))) ) ) # ( 
// !\CPU|rf|rf[8][3]~q  & ( (\CPU|mux2|z[5]~3_combout  & ((!\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[9][3]~q )) # (\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[10][3]~q ))))) ) )

	.dataa(!\CPU|rf|rf[9][3]~q ),
	.datab(!\CPU|rf|rf[10][3]~q ),
	.datac(!\CPU|mux2|z[5]~2_combout ),
	.datad(!\CPU|mux2|z[5]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[3]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[3]~68 .extended_lut = "off";
defparam \CPU|mux2|z[3]~68 .lut_mask = 64'h005300530F530F53;
defparam \CPU|mux2|z[3]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \CPU|mux2|z[3]~69 (
// Equation(s):
// \CPU|mux2|z[3]~69_combout  = ( \CPU|mux2|z[3]~68_combout  & ( \CPU|mux2|z[5]~1_combout  & ( (\im|Mux17~5_combout  & (!\CPU|ff|q [3] & !\CPU|decode|alu_src~0_combout )) ) ) ) # ( !\CPU|mux2|z[3]~68_combout  & ( \CPU|mux2|z[5]~1_combout  & ( 
// (\im|Mux17~5_combout  & (!\CPU|ff|q [3] & !\CPU|decode|alu_src~0_combout )) ) ) ) # ( \CPU|mux2|z[3]~68_combout  & ( !\CPU|mux2|z[5]~1_combout  & ( (!\CPU|decode|alu_src~0_combout  & ((\CPU|mux2|z[3]~67_combout ) # (\im|Mux17~5_combout ))) ) ) ) # ( 
// !\CPU|mux2|z[3]~68_combout  & ( !\CPU|mux2|z[5]~1_combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[3]~67_combout  & !\CPU|decode|alu_src~0_combout )) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|mux2|z[3]~67_combout ),
	.datad(!\CPU|decode|alu_src~0_combout ),
	.datae(!\CPU|mux2|z[3]~68_combout ),
	.dataf(!\CPU|mux2|z[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[3]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[3]~69 .extended_lut = "off";
defparam \CPU|mux2|z[3]~69 .lut_mask = 64'h0A005F0044004400;
defparam \CPU|mux2|z[3]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \CPU|mux2|z[5]~51 (
// Equation(s):
// \CPU|mux2|z[5]~51_combout  = ( !\CPU|decode|alu_src~0_combout  & ( (!\im|Mux18~3_combout  & !\im|Mux17~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux18~3_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|alu_src~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~51 .extended_lut = "off";
defparam \CPU|mux2|z[5]~51 .lut_mask = 64'hF000F00000000000;
defparam \CPU|mux2|z[5]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N21
cyclonev_lcell_comb \CPU|mux2|z[5]~52 (
// Equation(s):
// \CPU|mux2|z[5]~52_combout  = ( !\CPU|decode|alu_src~0_combout  & ( (\im|Mux17~5_combout ) # (\im|Mux18~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux18~3_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|alu_src~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~52 .extended_lut = "off";
defparam \CPU|mux2|z[5]~52 .lut_mask = 64'h0FFF0FFF00000000;
defparam \CPU|mux2|z[5]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N51
cyclonev_lcell_comb \CPU|mux2|z[3]~70 (
// Equation(s):
// \CPU|mux2|z[3]~70_combout  = ( \CPU|rf|rf[1][3]~q  & ( \CPU|rf|rf[2][3]~q  & ( (!\im|Mux20~2_combout  & (((\im|Mux19~7_combout )) # (\CPU|rf|rf[0][3]~q ))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout ) # (\CPU|rf|rf[3][3]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[1][3]~q  & ( \CPU|rf|rf[2][3]~q  & ( (!\im|Mux20~2_combout  & (((\im|Mux19~7_combout )) # (\CPU|rf|rf[0][3]~q ))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[3][3]~q  & \im|Mux19~7_combout )))) ) ) ) # ( \CPU|rf|rf[1][3]~q  & ( !\CPU|rf|rf[2][3]~q 
//  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[0][3]~q  & ((!\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout ) # (\CPU|rf|rf[3][3]~q )))) ) ) ) # ( !\CPU|rf|rf[1][3]~q  & ( !\CPU|rf|rf[2][3]~q  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[0][3]~q  & ((!\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[3][3]~q  & \im|Mux19~7_combout )))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[0][3]~q ),
	.datac(!\CPU|rf|rf[3][3]~q ),
	.datad(!\im|Mux19~7_combout ),
	.datae(!\CPU|rf|rf[1][3]~q ),
	.dataf(!\CPU|rf|rf[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[3]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[3]~70 .extended_lut = "off";
defparam \CPU|mux2|z[3]~70 .lut_mask = 64'h2205770522AF77AF;
defparam \CPU|mux2|z[3]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \CPU|mux2|z[3]~71 (
// Equation(s):
// \CPU|mux2|z[3]~71_combout  = ( \CPU|mux2|z[3]~70_combout  & ( (!\CPU|mux2|z[5]~52_combout  & ((\im|Mux20~2_combout ) # (\CPU|mux2|z[5]~51_combout ))) ) ) # ( !\CPU|mux2|z[3]~70_combout  & ( (!\CPU|mux2|z[5]~51_combout  & (\im|Mux20~2_combout  & 
// !\CPU|mux2|z[5]~52_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[5]~51_combout ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|mux2|z[5]~52_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[3]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[3]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[3]~71 .extended_lut = "off";
defparam \CPU|mux2|z[3]~71 .lut_mask = 64'h0C000C003F003F00;
defparam \CPU|mux2|z[3]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux2|z[3]~71_combout  & ( (!\CPU|decode|mux1|z[0]~2_combout  & ((\CPU|mux3|z[3]~74_combout ) # (\CPU|mux3|z[3]~71_combout ))) ) ) ) # ( 
// !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux2|z[3]~71_combout  & ( (!\CPU|mux3|z[3]~71_combout  & (\CPU|mux3|z[3]~74_combout  & (!\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|mux2|z[3]~69_combout )))) # (\CPU|mux3|z[3]~71_combout  & 
// (!\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[3]~69_combout ))))) ) ) )

	.dataa(!\CPU|decode|mux1|z[0]~2_combout ),
	.datab(!\CPU|mux3|z[3]~71_combout ),
	.datac(!\CPU|mux3|z[3]~74_combout ),
	.datad(!\CPU|mux2|z[3]~69_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux2|z[3]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0 .lut_mask = 64'h152A00002A2A0000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \CPU|mux2|z[1]~81 (
// Equation(s):
// \CPU|mux2|z[1]~81_combout  = ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [5] & ((!\CPU|ff|q [9] & (\CPU|ff|q [8] & !\CPU|ff|q [4])) # (\CPU|ff|q [9] & (!\CPU|ff|q [8])))) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~81 .extended_lut = "off";
defparam \CPU|mux2|z[1]~81 .lut_mask = 64'h4840000048400000;
defparam \CPU|mux2|z[1]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N36
cyclonev_lcell_comb \CPU|mux2|z[1]~156 (
// Equation(s):
// \CPU|mux2|z[1]~156_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [5] & (\CPU|ff|q [3] & \CPU|ff|q [8]))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [7] & ( (!\CPU|ff|q [6] & ((!\CPU|ff|q [5] & (\CPU|ff|q [3] & !\CPU|ff|q [8])) 
// # (\CPU|ff|q [5] & (!\CPU|ff|q [3] $ (\CPU|ff|q [8]))))) # (\CPU|ff|q [6] & (!\CPU|ff|q [5] & (!\CPU|ff|q [3] & \CPU|ff|q [8]))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (!\CPU|ff|q [5] & (\CPU|ff|q [8] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [3])))) # 
// (\CPU|ff|q [5] & (\CPU|ff|q [6] & (!\CPU|ff|q [3]))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [7] & ( (\CPU|ff|q [6] & (!\CPU|ff|q [3] & ((!\CPU|ff|q [8]) # (\CPU|ff|q [5])))) ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [8]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~156 .extended_lut = "off";
defparam \CPU|mux2|z[1]~156 .lut_mask = 64'h5010105828420002;
defparam \CPU|mux2|z[1]~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \CPU|mux2|z[1]~82 (
// Equation(s):
// \CPU|mux2|z[1]~82_combout  = ( \CPU|mux2|z[1]~156_combout  & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [9] & (((\im|Mux17~0_combout  & \CPU|mux2|z[1]~81_combout )) # (\CPU|ff|q [4]))) # (\CPU|ff|q [9] & (((\im|Mux17~0_combout  & \CPU|mux2|z[1]~81_combout )))) ) ) ) 
// # ( !\CPU|mux2|z[1]~156_combout  & ( \CPU|ff|q [3] & ( (\im|Mux17~0_combout  & \CPU|mux2|z[1]~81_combout ) ) ) ) # ( \CPU|mux2|z[1]~156_combout  & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [9] & \CPU|ff|q [4]) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\im|Mux17~0_combout ),
	.datad(!\CPU|mux2|z[1]~81_combout ),
	.datae(!\CPU|mux2|z[1]~156_combout ),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~82 .extended_lut = "off";
defparam \CPU|mux2|z[1]~82 .lut_mask = 64'h00002222000F222F;
defparam \CPU|mux2|z[1]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \CPU|rf|rf[0][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \CPU|rf|rf[2][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N2
dffeas \CPU|rf|rf[3][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N2
dffeas \CPU|rf|rf[1][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N45
cyclonev_lcell_comb \CPU|mux2|z[1]~80 (
// Equation(s):
// \CPU|mux2|z[1]~80_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[1][1]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][1]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][1]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[1][1]~q  & ( 
// (\im|Mux20~2_combout ) # (\CPU|rf|rf[0][1]~q ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[1][1]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][1]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][1]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[1][1]~q  & ( (\CPU|rf|rf[0][1]~q  & !\im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[0][1]~q ),
	.datab(!\CPU|rf|rf[2][1]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[3][1]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~80 .extended_lut = "off";
defparam \CPU|mux2|z[1]~80 .lut_mask = 64'h5050303F5F5F303F;
defparam \CPU|mux2|z[1]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N48
cyclonev_lcell_comb \CPU|mux2|z[1]~83 (
// Equation(s):
// \CPU|mux2|z[1]~83_combout  = ( \CPU|mux2|z[1]~80_combout  & ( (!\CPU|mux2|z[5]~52_combout  & ((\CPU|mux2|z[5]~51_combout ) # (\CPU|mux2|z[1]~82_combout ))) ) ) # ( !\CPU|mux2|z[1]~80_combout  & ( (\CPU|mux2|z[1]~82_combout  & (!\CPU|mux2|z[5]~51_combout  
// & !\CPU|mux2|z[5]~52_combout )) ) )

	.dataa(!\CPU|mux2|z[1]~82_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~51_combout ),
	.datad(!\CPU|mux2|z[5]~52_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[1]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~83 .extended_lut = "off";
defparam \CPU|mux2|z[1]~83 .lut_mask = 64'h500050005F005F00;
defparam \CPU|mux2|z[1]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N50
dffeas \CPU|rf|rf[4][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N41
dffeas \CPU|rf|rf[5][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N38
dffeas \CPU|rf|rf[7][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y23_N26
dffeas \CPU|rf|rf[6][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N39
cyclonev_lcell_comb \CPU|mux3|z[1]~82 (
// Equation(s):
// \CPU|mux3|z[1]~82_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[6][1]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][1]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[7][1]~q ))) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// \CPU|rf|rf[6][1]~q  & ( (\CPU|rf|rf[4][1]~q ) # (\CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[6][1]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][1]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & 
// ((\CPU|rf|rf[7][1]~q ))) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[6][1]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[4][1]~q ) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|rf|rf[4][1]~q ),
	.datac(!\CPU|rf|rf[5][1]~q ),
	.datad(!\CPU|rf|rf[7][1]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~82 .extended_lut = "off";
defparam \CPU|mux3|z[1]~82 .lut_mask = 64'h22220A5F77770A5F;
defparam \CPU|mux3|z[1]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N3
cyclonev_lcell_comb \CPU|mux3|z[1]~81 (
// Equation(s):
// \CPU|mux3|z[1]~81_combout  = ( \CPU|rf|rf[1][1]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[3][1]~q ) ) ) ) # ( !\CPU|rf|rf[1][1]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (\CPU|mux_reg1|z[1]~0_combout  & 
// \CPU|rf|rf[3][1]~q ) ) ) ) # ( \CPU|rf|rf[1][1]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[0][1]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[2][1]~q )) ) ) ) # ( !\CPU|rf|rf[1][1]~q  & ( 
// !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[0][1]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[2][1]~q )) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|rf|rf[2][1]~q ),
	.datac(!\CPU|rf|rf[0][1]~q ),
	.datad(!\CPU|rf|rf[3][1]~q ),
	.datae(!\CPU|rf|rf[1][1]~q ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~81 .extended_lut = "off";
defparam \CPU|mux3|z[1]~81 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \CPU|mux3|z[1]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N51
cyclonev_lcell_comb \CPU|mux3|z[1]~83 (
// Equation(s):
// \CPU|mux3|z[1]~83_combout  = ( \CPU|mux3|z[7]~3_combout  & ( (!\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[1]~82_combout ) ) ) # ( !\CPU|mux3|z[7]~3_combout  & ( (!\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[1]~81_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[1]~82_combout ),
	.datad(!\CPU|mux3|z[1]~81_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~83 .extended_lut = "off";
defparam \CPU|mux3|z[1]~83 .lut_mask = 64'h00CC00CC0C0C0C0C;
defparam \CPU|mux3|z[1]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N17
dffeas \CPU|rf|rf[8][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N2
dffeas \CPU|rf|rf[10][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N6
cyclonev_lcell_comb \CPU|mux3|z[1]~79 (
// Equation(s):
// \CPU|mux3|z[1]~79_combout  = ( \CPU|rf|rf[8][1]~q  & ( \CPU|rf|rf[10][1]~q  & ( (!\im|Mux10~5_combout  & (!\im|Mux12~3_combout  & !\mem_read~0_combout )) ) ) ) # ( !\CPU|rf|rf[8][1]~q  & ( \CPU|rf|rf[10][1]~q  & ( (!\im|Mux10~5_combout  & 
// (\im|Mux11~3_combout  & (!\im|Mux12~3_combout  & !\mem_read~0_combout ))) ) ) ) # ( \CPU|rf|rf[8][1]~q  & ( !\CPU|rf|rf[10][1]~q  & ( (!\im|Mux10~5_combout  & (!\im|Mux11~3_combout  & (!\im|Mux12~3_combout  & !\mem_read~0_combout ))) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux12~3_combout ),
	.datad(!\mem_read~0_combout ),
	.datae(!\CPU|rf|rf[8][1]~q ),
	.dataf(!\CPU|rf|rf[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~79 .extended_lut = "off";
defparam \CPU|mux3|z[1]~79 .lut_mask = 64'h000080002000A000;
defparam \CPU|mux3|z[1]~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N26
dffeas \CPU|rf|rf[9][1] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][1] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N42
cyclonev_lcell_comb \CPU|mux3|z[1]~78 (
// Equation(s):
// \CPU|mux3|z[1]~78_combout  = ( !\mem_read~0_combout  & ( \im|Mux12~3_combout  & ( (\CPU|rf|rf[9][1]~q  & (!\im|Mux11~3_combout  & !\im|Mux10~5_combout )) ) ) )

	.dataa(!\CPU|rf|rf[9][1]~q ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux10~5_combout ),
	.datad(gnd),
	.datae(!\mem_read~0_combout ),
	.dataf(!\im|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~78 .extended_lut = "off";
defparam \CPU|mux3|z[1]~78 .lut_mask = 64'h0000000040400000;
defparam \CPU|mux3|z[1]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \CPU|mux3|z[1]~80 (
// Equation(s):
// \CPU|mux3|z[1]~80_combout  = ( \CPU|mux3|z[1]~78_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[7]~3_combout ) # (\CPU|ff|q [1]))) ) ) # ( !\CPU|mux3|z[1]~78_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q 
// [1])) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[1]~79_combout ))))) ) )

	.dataa(!\CPU|ff|q [1]),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[1]~79_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[1]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~80 .extended_lut = "off";
defparam \CPU|mux3|z[1]~80 .lut_mask = 64'h1013101313131313;
defparam \CPU|mux3|z[1]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N27
cyclonev_lcell_comb \CPU|mux2|z[1]~77 (
// Equation(s):
// \CPU|mux2|z[1]~77_combout  = ( \CPU|rf|rf[4][1]~q  & ( \CPU|rf|rf[6][1]~q  & ( (!\im|Mux20~2_combout ) # ((!\im|Mux19~7_combout  & (\CPU|rf|rf[5][1]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[7][1]~q )))) ) ) ) # ( !\CPU|rf|rf[4][1]~q  & ( 
// \CPU|rf|rf[6][1]~q  & ( (!\im|Mux19~7_combout  & (\CPU|rf|rf[5][1]~q  & (\im|Mux20~2_combout ))) # (\im|Mux19~7_combout  & (((!\im|Mux20~2_combout ) # (\CPU|rf|rf[7][1]~q )))) ) ) ) # ( \CPU|rf|rf[4][1]~q  & ( !\CPU|rf|rf[6][1]~q  & ( 
// (!\im|Mux19~7_combout  & (((!\im|Mux20~2_combout )) # (\CPU|rf|rf[5][1]~q ))) # (\im|Mux19~7_combout  & (((\im|Mux20~2_combout  & \CPU|rf|rf[7][1]~q )))) ) ) ) # ( !\CPU|rf|rf[4][1]~q  & ( !\CPU|rf|rf[6][1]~q  & ( (\im|Mux20~2_combout  & 
// ((!\im|Mux19~7_combout  & (\CPU|rf|rf[5][1]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[7][1]~q ))))) ) ) )

	.dataa(!\im|Mux19~7_combout ),
	.datab(!\CPU|rf|rf[5][1]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[7][1]~q ),
	.datae(!\CPU|rf|rf[4][1]~q ),
	.dataf(!\CPU|rf|rf[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~77 .extended_lut = "off";
defparam \CPU|mux2|z[1]~77 .lut_mask = 64'h0207A2A75257F2F7;
defparam \CPU|mux2|z[1]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N12
cyclonev_lcell_comb \CPU|mux2|z[1]~78 (
// Equation(s):
// \CPU|mux2|z[1]~78_combout  = ( \CPU|rf|rf[10][1]~q  & ( \CPU|rf|rf[9][1]~q  & ( ((\CPU|mux2|z[5]~2_combout  & \CPU|rf|rf[8][1]~q )) # (\CPU|mux2|z[5]~3_combout ) ) ) ) # ( !\CPU|rf|rf[10][1]~q  & ( \CPU|rf|rf[9][1]~q  & ( (!\CPU|mux2|z[5]~2_combout  & 
// ((\CPU|mux2|z[5]~3_combout ))) # (\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[8][1]~q  & !\CPU|mux2|z[5]~3_combout )) ) ) ) # ( \CPU|rf|rf[10][1]~q  & ( !\CPU|rf|rf[9][1]~q  & ( (\CPU|mux2|z[5]~2_combout  & ((\CPU|mux2|z[5]~3_combout ) # (\CPU|rf|rf[8][1]~q 
// ))) ) ) ) # ( !\CPU|rf|rf[10][1]~q  & ( !\CPU|rf|rf[9][1]~q  & ( (\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[8][1]~q  & !\CPU|mux2|z[5]~3_combout )) ) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|rf|rf[8][1]~q ),
	.datac(gnd),
	.datad(!\CPU|mux2|z[5]~3_combout ),
	.datae(!\CPU|rf|rf[10][1]~q ),
	.dataf(!\CPU|rf|rf[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~78 .extended_lut = "off";
defparam \CPU|mux2|z[1]~78 .lut_mask = 64'h1100115511AA11FF;
defparam \CPU|mux2|z[1]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N12
cyclonev_lcell_comb \CPU|mux2|z[1]~79 (
// Equation(s):
// \CPU|mux2|z[1]~79_combout  = ( \CPU|mux2|z[1]~78_combout  & ( \CPU|mux2|z[5]~1_combout  & ( (!\CPU|decode|alu_src~0_combout  & (\im|Mux17~5_combout  & \CPU|ff|q [1])) ) ) ) # ( !\CPU|mux2|z[1]~78_combout  & ( \CPU|mux2|z[5]~1_combout  & ( 
// (!\CPU|decode|alu_src~0_combout  & (\im|Mux17~5_combout  & \CPU|ff|q [1])) ) ) ) # ( \CPU|mux2|z[1]~78_combout  & ( !\CPU|mux2|z[5]~1_combout  & ( (!\CPU|decode|alu_src~0_combout  & ((\CPU|mux2|z[1]~77_combout ) # (\im|Mux17~5_combout ))) ) ) ) # ( 
// !\CPU|mux2|z[1]~78_combout  & ( !\CPU|mux2|z[5]~1_combout  & ( (!\CPU|decode|alu_src~0_combout  & (!\im|Mux17~5_combout  & \CPU|mux2|z[1]~77_combout )) ) ) )

	.dataa(!\CPU|decode|alu_src~0_combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|mux2|z[1]~77_combout ),
	.datad(!\CPU|ff|q [1]),
	.datae(!\CPU|mux2|z[1]~78_combout ),
	.dataf(!\CPU|mux2|z[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~79 .extended_lut = "off";
defparam \CPU|mux2|z[1]~79 .lut_mask = 64'h08082A2A00220022;
defparam \CPU|mux2|z[1]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux2|z[1]~79_combout  & ( (!\CPU|decode|mux1|z[0]~2_combout  & ((\CPU|mux3|z[1]~80_combout ) # (\CPU|mux3|z[1]~83_combout ))) ) ) ) # ( 
// !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux2|z[1]~79_combout  & ( (!\CPU|mux3|z[1]~83_combout  & (\CPU|mux3|z[1]~80_combout  & (!\CPU|mux2|z[1]~83_combout  $ (!\CPU|decode|mux1|z[0]~2_combout )))) # (\CPU|mux3|z[1]~83_combout  & 
// (!\CPU|mux2|z[1]~83_combout  $ (((!\CPU|decode|mux1|z[0]~2_combout ))))) ) ) )

	.dataa(!\CPU|mux2|z[1]~83_combout ),
	.datab(!\CPU|mux3|z[1]~83_combout ),
	.datac(!\CPU|mux3|z[1]~80_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux2|z[1]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0 .lut_mask = 64'h152A00003F000000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout  = ( !\CPU|mux3|z[1]~80_combout  & ( (!\CPU|mux3|z[1]~83_combout  & (!\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux2|z[1]~83_combout ) # (\CPU|mux2|z[1]~79_combout ))))) ) )

	.dataa(!\CPU|mux3|z[1]~83_combout ),
	.datab(!\CPU|mux2|z[1]~79_combout ),
	.datac(!\CPU|mux2|z[1]~83_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[1]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1 .lut_mask = 64'h802A802A00000000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N6
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1_combout  = ( \CPU|decode|mov_src~2_combout  & ( \CPU|decode|mux1|z[0]~2_combout  & ( (\CPU|mux2|z[3]~71_combout ) # (\CPU|mux2|z[3]~69_combout ) ) ) ) # ( !\CPU|decode|mov_src~2_combout  & ( 
// \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux3|z[3]~74_combout  & (!\CPU|mux3|z[3]~71_combout  & ((\CPU|mux2|z[3]~71_combout ) # (\CPU|mux2|z[3]~69_combout )))) ) ) ) # ( \CPU|decode|mov_src~2_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( 
// (!\CPU|mux2|z[3]~69_combout  & !\CPU|mux2|z[3]~71_combout ) ) ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux3|z[3]~74_combout  & (!\CPU|mux2|z[3]~69_combout  & (!\CPU|mux2|z[3]~71_combout  & 
// !\CPU|mux3|z[3]~71_combout ))) ) ) )

	.dataa(!\CPU|mux3|z[3]~74_combout ),
	.datab(!\CPU|mux2|z[3]~69_combout ),
	.datac(!\CPU|mux2|z[3]~71_combout ),
	.datad(!\CPU|mux3|z[3]~71_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1 .lut_mask = 64'h8000C0C02A003F3F;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N53
dffeas \CPU|rf|rf[10][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N27
cyclonev_lcell_comb \CPU|rf|rf[8][0]~feeder (
// Equation(s):
// \CPU|rf|rf[8][0]~feeder_combout  = ( \CPU|rf|rf~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[8][0]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \CPU|rf|rf[8][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N54
cyclonev_lcell_comb \CPU|mux3|z[0]~85 (
// Equation(s):
// \CPU|mux3|z[0]~85_combout  = ( !\im|Mux10~5_combout  & ( \CPU|rf|rf[8][0]~q  & ( (!\im|Mux12~3_combout  & (!\mem_read~0_combout  & ((!\im|Mux11~3_combout ) # (\CPU|rf|rf[10][0]~q )))) ) ) ) # ( !\im|Mux10~5_combout  & ( !\CPU|rf|rf[8][0]~q  & ( 
// (\CPU|rf|rf[10][0]~q  & (\im|Mux11~3_combout  & (!\im|Mux12~3_combout  & !\mem_read~0_combout ))) ) ) )

	.dataa(!\CPU|rf|rf[10][0]~q ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux12~3_combout ),
	.datad(!\mem_read~0_combout ),
	.datae(!\im|Mux10~5_combout ),
	.dataf(!\CPU|rf|rf[8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~85 .extended_lut = "off";
defparam \CPU|mux3|z[0]~85 .lut_mask = 64'h10000000D0000000;
defparam \CPU|mux3|z[0]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N50
dffeas \CPU|rf|rf[9][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N24
cyclonev_lcell_comb \CPU|mux3|z[0]~84 (
// Equation(s):
// \CPU|mux3|z[0]~84_combout  = ( !\mem_read~0_combout  & ( (\im|Mux12~3_combout  & (!\im|Mux11~3_combout  & (!\im|Mux10~5_combout  & \CPU|rf|rf[9][0]~q ))) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\CPU|rf|rf[9][0]~q ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~84 .extended_lut = "off";
defparam \CPU|mux3|z[0]~84 .lut_mask = 64'h0040004000000000;
defparam \CPU|mux3|z[0]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N36
cyclonev_lcell_comb \CPU|mux3|z[0]~86 (
// Equation(s):
// \CPU|mux3|z[0]~86_combout  = ( \CPU|mux3|z[0]~84_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[7]~3_combout ) # (\CPU|ff|q [0]))) ) ) # ( !\CPU|mux3|z[0]~84_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q 
// [0])) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[0]~85_combout ))))) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|ff|q [0]),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[0]~85_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[0]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~86 .extended_lut = "off";
defparam \CPU|mux3|z[0]~86 .lut_mask = 64'h1015101515151515;
defparam \CPU|mux3|z[0]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N53
dffeas \CPU|rf|rf[5][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N59
dffeas \CPU|rf|rf[4][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N24
cyclonev_lcell_comb \CPU|rf|rf[7][0]~feeder (
// Equation(s):
// \CPU|rf|rf[7][0]~feeder_combout  = ( \CPU|rf|rf~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[7][0]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N26
dffeas \CPU|rf|rf[7][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N46
dffeas \CPU|rf|rf[6][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N21
cyclonev_lcell_comb \CPU|mux3|z[0]~88 (
// Equation(s):
// \CPU|mux3|z[0]~88_combout  = ( \CPU|rf|rf[6][0]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][0]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[7][0]~q ))) ) ) ) # ( !\CPU|rf|rf[6][0]~q  & ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][0]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[7][0]~q ))) ) ) ) # ( \CPU|rf|rf[6][0]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (\CPU|mux_reg1|z[1]~0_combout ) # 
// (\CPU|rf|rf[4][0]~q ) ) ) ) # ( !\CPU|rf|rf[6][0]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (\CPU|rf|rf[4][0]~q  & !\CPU|mux_reg1|z[1]~0_combout ) ) ) )

	.dataa(!\CPU|rf|rf[5][0]~q ),
	.datab(!\CPU|rf|rf[4][0]~q ),
	.datac(!\CPU|rf|rf[7][0]~q ),
	.datad(!\CPU|mux_reg1|z[1]~0_combout ),
	.datae(!\CPU|rf|rf[6][0]~q ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~88 .extended_lut = "off";
defparam \CPU|mux3|z[0]~88 .lut_mask = 64'h330033FF550F550F;
defparam \CPU|mux3|z[0]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N56
dffeas \CPU|rf|rf[2][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N20
dffeas \CPU|rf|rf[1][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N26
dffeas \CPU|rf|rf[0][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N47
dffeas \CPU|rf|rf[3][0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][0] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N21
cyclonev_lcell_comb \CPU|mux3|z[0]~87 (
// Equation(s):
// \CPU|mux3|z[0]~87_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[3][0]~q  & ( (\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[1][0]~q ) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[3][0]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & 
// ((\CPU|rf|rf[0][0]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[2][0]~q )) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[3][0]~q  & ( (\CPU|rf|rf[1][0]~q  & !\CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// !\CPU|rf|rf[3][0]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[0][0]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[2][0]~q )) ) ) )

	.dataa(!\CPU|rf|rf[2][0]~q ),
	.datab(!\CPU|rf|rf[1][0]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[0][0]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~87 .extended_lut = "off";
defparam \CPU|mux3|z[0]~87 .lut_mask = 64'h05F5303005F53F3F;
defparam \CPU|mux3|z[0]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N39
cyclonev_lcell_comb \CPU|mux3|z[0]~89 (
// Equation(s):
// \CPU|mux3|z[0]~89_combout  = ( \CPU|mux3|z[0]~87_combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[0]~88_combout ))) ) ) # ( !\CPU|mux3|z[0]~87_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[7]~3_combout  & 
// \CPU|mux3|z[0]~88_combout )) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[0]~88_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[0]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~89 .extended_lut = "off";
defparam \CPU|mux3|z[0]~89 .lut_mask = 64'h000A000AA0AAA0AA;
defparam \CPU|mux3|z[0]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \im|Mux23~6 (
// Equation(s):
// \im|Mux23~6_combout  = ( \CPU|ff|q [8] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [3] & ((!\CPU|ff|q [7] & (\CPU|ff|q [4] & \CPU|ff|q [2])) # (\CPU|ff|q [7] & (!\CPU|ff|q [4] & !\CPU|ff|q [2])))) ) ) ) # ( !\CPU|ff|q [8] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [3] & 
// (!\CPU|ff|q [7] $ (((!\CPU|ff|q [4]) # (!\CPU|ff|q [2]))))) ) ) ) # ( \CPU|ff|q [8] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [2] & ((!\CPU|ff|q [7]) # (\CPU|ff|q [4])))) # (\CPU|ff|q [3] & (\CPU|ff|q [7] & (!\CPU|ff|q [4] & \CPU|ff|q [2]))) ) 
// ) ) # ( !\CPU|ff|q [8] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [7] & (!\CPU|ff|q [3] & (\CPU|ff|q [4] & !\CPU|ff|q [2]))) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|ff|q [8]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux23~6 .extended_lut = "off";
defparam \im|Mux23~6 .lut_mask = 64'h08008C1044484008;
defparam \im|Mux23~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N42
cyclonev_lcell_comb \im|Mux23~1 (
// Equation(s):
// \im|Mux23~1_combout  = ( \CPU|ff|q [5] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [2]) # (!\CPU|ff|q [3]))) ) ) # ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [2] & \CPU|ff|q [3]) ) )

	.dataa(!\CPU|ff|q [2]),
	.datab(gnd),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux23~1 .extended_lut = "off";
defparam \im|Mux23~1 .lut_mask = 64'h0A0A0A0AFA00FA00;
defparam \im|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N12
cyclonev_lcell_comb \im|Mux23~0 (
// Equation(s):
// \im|Mux23~0_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [2] & ( (\CPU|ff|q [8] & (\CPU|ff|q [3] & (!\CPU|ff|q [5] $ (!\CPU|ff|q [7])))) ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [5] & (\CPU|ff|q [3] & \CPU|ff|q [7])) # 
// (\CPU|ff|q [5] & ((!\CPU|ff|q [7]))))) # (\CPU|ff|q [8] & (!\CPU|ff|q [5] & (!\CPU|ff|q [3]))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [3] & ((!\CPU|ff|q [5]) # (\CPU|ff|q [7]))) # (\CPU|ff|q [3] & ((!\CPU|ff|q 
// [7]))))) # (\CPU|ff|q [8] & (!\CPU|ff|q [5] & (\CPU|ff|q [3]))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [2] & ( (\CPU|ff|q [8] & (!\CPU|ff|q [5] & (!\CPU|ff|q [3] & !\CPU|ff|q [7]))) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux23~0 .extended_lut = "off";
defparam \im|Mux23~0 .lut_mask = 64'h40008EA462480104;
defparam \im|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N18
cyclonev_lcell_comb \im|Mux23~2 (
// Equation(s):
// \im|Mux23~2_combout  = ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [9] & (((\im|Mux23~0_combout )))) # (\CPU|ff|q [9] & (!\CPU|ff|q [8] & (((!\CPU|ff|q [7] & \im|Mux23~1_combout ))))) ) ) # ( \CPU|ff|q [6] & ( (!\CPU|ff|q [9] & (((\im|Mux23~6_combout )))) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\im|Mux23~6_combout ),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [6]),
	.dataf(!\im|Mux23~1_combout ),
	.datag(!\im|Mux23~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux23~2 .extended_lut = "on";
defparam \im|Mux23~2 .lut_mask = 64'h0A0A0A0A4E0A0A0A;
defparam \im|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N57
cyclonev_lcell_comb \CPU|mux2|z[0]~87 (
// Equation(s):
// \CPU|mux2|z[0]~87_combout  = ( \CPU|rf|rf[2][0]~q  & ( \CPU|rf|rf[3][0]~q  & ( ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][0]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][0]~q )))) # (\im|Mux19~7_combout ) ) ) ) # ( !\CPU|rf|rf[2][0]~q  & ( 
// \CPU|rf|rf[3][0]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[0][0]~q  & (!\im|Mux19~7_combout ))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[1][0]~q ) # (\im|Mux19~7_combout )))) ) ) ) # ( \CPU|rf|rf[2][0]~q  & ( !\CPU|rf|rf[3][0]~q  & ( 
// (!\im|Mux20~2_combout  & (((\im|Mux19~7_combout )) # (\CPU|rf|rf[0][0]~q ))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout  & \CPU|rf|rf[1][0]~q )))) ) ) ) # ( !\CPU|rf|rf[2][0]~q  & ( !\CPU|rf|rf[3][0]~q  & ( (!\im|Mux19~7_combout  & 
// ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][0]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][0]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[0][0]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\im|Mux19~7_combout ),
	.datad(!\CPU|rf|rf[1][0]~q ),
	.datae(!\CPU|rf|rf[2][0]~q ),
	.dataf(!\CPU|rf|rf[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~87 .extended_lut = "off";
defparam \CPU|mux2|z[0]~87 .lut_mask = 64'h40704C7C43734F7F;
defparam \CPU|mux2|z[0]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N48
cyclonev_lcell_comb \CPU|mux2|z[0]~88 (
// Equation(s):
// \CPU|mux2|z[0]~88_combout  = ( \CPU|mux2|z[0]~87_combout  & ( (!\CPU|mux2|z[5]~52_combout  & ((\im|Mux23~2_combout ) # (\CPU|mux2|z[5]~51_combout ))) ) ) # ( !\CPU|mux2|z[0]~87_combout  & ( (!\CPU|mux2|z[5]~51_combout  & (\im|Mux23~2_combout  & 
// !\CPU|mux2|z[5]~52_combout )) ) )

	.dataa(!\CPU|mux2|z[5]~51_combout ),
	.datab(gnd),
	.datac(!\im|Mux23~2_combout ),
	.datad(!\CPU|mux2|z[5]~52_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[0]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~88 .extended_lut = "off";
defparam \CPU|mux2|z[0]~88 .lut_mask = 64'h0A000A005F005F00;
defparam \CPU|mux2|z[0]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N36
cyclonev_lcell_comb \CPU|mux2|z[0]~85 (
// Equation(s):
// \CPU|mux2|z[0]~85_combout  = ( \CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[10][0]~q  ) ) ) # ( !\CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[8][0]~q  ) ) ) # ( \CPU|mux2|z[5]~3_combout  & ( 
// !\CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[9][0]~q  ) ) )

	.dataa(!\CPU|rf|rf[8][0]~q ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[9][0]~q ),
	.datad(!\CPU|rf|rf[10][0]~q ),
	.datae(!\CPU|mux2|z[5]~3_combout ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~85 .extended_lut = "off";
defparam \CPU|mux2|z[0]~85 .lut_mask = 64'h00000F0F555500FF;
defparam \CPU|mux2|z[0]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N6
cyclonev_lcell_comb \CPU|mux2|z[0]~84 (
// Equation(s):
// \CPU|mux2|z[0]~84_combout  = ( \CPU|rf|rf[5][0]~q  & ( \CPU|rf|rf[6][0]~q  & ( (!\im|Mux20~2_combout  & (((\CPU|rf|rf[4][0]~q )) # (\im|Mux19~7_combout ))) # (\im|Mux20~2_combout  & ((!\im|Mux19~7_combout ) # ((\CPU|rf|rf[7][0]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[5][0]~q  & ( \CPU|rf|rf[6][0]~q  & ( (!\im|Mux20~2_combout  & (((\CPU|rf|rf[4][0]~q )) # (\im|Mux19~7_combout ))) # (\im|Mux20~2_combout  & (\im|Mux19~7_combout  & (\CPU|rf|rf[7][0]~q ))) ) ) ) # ( \CPU|rf|rf[5][0]~q  & ( !\CPU|rf|rf[6][0]~q  
// & ( (!\im|Mux20~2_combout  & (!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][0]~q )))) # (\im|Mux20~2_combout  & ((!\im|Mux19~7_combout ) # ((\CPU|rf|rf[7][0]~q )))) ) ) ) # ( !\CPU|rf|rf[5][0]~q  & ( !\CPU|rf|rf[6][0]~q  & ( (!\im|Mux20~2_combout  & 
// (!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][0]~q )))) # (\im|Mux20~2_combout  & (\im|Mux19~7_combout  & (\CPU|rf|rf[7][0]~q ))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\im|Mux19~7_combout ),
	.datac(!\CPU|rf|rf[7][0]~q ),
	.datad(!\CPU|rf|rf[4][0]~q ),
	.datae(!\CPU|rf|rf[5][0]~q ),
	.dataf(!\CPU|rf|rf[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~84 .extended_lut = "off";
defparam \CPU|mux2|z[0]~84 .lut_mask = 64'h018945CD23AB67EF;
defparam \CPU|mux2|z[0]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N12
cyclonev_lcell_comb \CPU|mux2|z[0]~86 (
// Equation(s):
// \CPU|mux2|z[0]~86_combout  = ( \CPU|mux2|z[0]~85_combout  & ( \CPU|mux2|z[0]~84_combout  & ( (!\CPU|decode|alu_src~0_combout  & ((!\CPU|mux2|z[5]~1_combout ) # ((\CPU|ff|q [0] & \im|Mux17~5_combout )))) ) ) ) # ( !\CPU|mux2|z[0]~85_combout  & ( 
// \CPU|mux2|z[0]~84_combout  & ( (!\CPU|decode|alu_src~0_combout  & ((!\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout ))) # (\im|Mux17~5_combout  & (\CPU|ff|q [0] & \CPU|mux2|z[5]~1_combout )))) ) ) ) # ( \CPU|mux2|z[0]~85_combout  & ( 
// !\CPU|mux2|z[0]~84_combout  & ( (!\CPU|decode|alu_src~0_combout  & (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout ) # (\CPU|ff|q [0])))) ) ) ) # ( !\CPU|mux2|z[0]~85_combout  & ( !\CPU|mux2|z[0]~84_combout  & ( (!\CPU|decode|alu_src~0_combout  & 
// (\CPU|ff|q [0] & (\im|Mux17~5_combout  & \CPU|mux2|z[5]~1_combout ))) ) ) )

	.dataa(!\CPU|decode|alu_src~0_combout ),
	.datab(!\CPU|ff|q [0]),
	.datac(!\im|Mux17~5_combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(!\CPU|mux2|z[0]~85_combout ),
	.dataf(!\CPU|mux2|z[0]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~86 .extended_lut = "off";
defparam \CPU|mux2|z[0]~86 .lut_mask = 64'h00020A02A002AA02;
defparam \CPU|mux2|z[0]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N0
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout  = ( \CPU|mux2|z[0]~88_combout  & ( \CPU|mux2|z[0]~86_combout  & ( (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[0]~89_combout ) # (\CPU|mux3|z[0]~86_combout ))) ) ) ) # ( 
// !\CPU|mux2|z[0]~88_combout  & ( \CPU|mux2|z[0]~86_combout  & ( (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[0]~89_combout ) # (\CPU|mux3|z[0]~86_combout ))) ) ) ) # ( \CPU|mux2|z[0]~88_combout  & ( !\CPU|mux2|z[0]~86_combout  & ( 
// (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[0]~89_combout ) # (\CPU|mux3|z[0]~86_combout ))) ) ) ) # ( !\CPU|mux2|z[0]~88_combout  & ( !\CPU|mux2|z[0]~86_combout  & ( (!\CPU|decode|mov_src~2_combout  & \CPU|decode|mov_src~1_combout ) ) ) )

	.dataa(!\CPU|decode|mov_src~2_combout ),
	.datab(!\CPU|decode|mov_src~1_combout ),
	.datac(!\CPU|mux3|z[0]~86_combout ),
	.datad(!\CPU|mux3|z[0]~89_combout ),
	.datae(!\CPU|mux2|z[0]~88_combout ),
	.dataf(!\CPU|mux2|z[0]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0 .lut_mask = 64'h22220AAA0AAA0AAA;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  = ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout  & ( 
// (!\CPU|mux3|z[2]~133_combout  & (\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout )))) # 
// (\CPU|mux3|z[2]~133_combout  & (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout )) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout ))) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  & 
// (\CPU|mux3|z[2]~133_combout  & \CPU|alu|arithmetic|adder|mux0|z[2]~11_combout )) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  & ((\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout ) # (\CPU|mux3|z[2]~133_combout ))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout ),
	.datab(!\CPU|mux3|z[2]~133_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~1_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2 .lut_mask = 64'h1177000031F70000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N47
dffeas \CPU|rf|rf[1][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N20
dffeas \CPU|rf|rf[2][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N26
dffeas \CPU|rf|rf[3][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \CPU|rf|rf[0][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \CPU|mux3|z[4]~137 (
// Equation(s):
// \CPU|mux3|z[4]~137_combout  = ( !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux3|z[7]~1_combout  & (((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][4]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][4]~q ))))) ) ) # ( \CPU|mux_reg1|z[1]~0_combout 
//  & ( (!\CPU|mux3|z[7]~1_combout  & (((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[2][4]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[3][4]~q )))))) ) )

	.dataa(!\CPU|mux3|z[7]~1_combout ),
	.datab(!\CPU|rf|rf[1][4]~q ),
	.datac(!\CPU|rf|rf[2][4]~q ),
	.datad(!\CPU|rf|rf[3][4]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(!\CPU|rf|rf[0][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[4]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[4]~137 .extended_lut = "on";
defparam \CPU|mux3|z[4]~137 .lut_mask = 64'h0A0A0A0A222200AA;
defparam \CPU|mux3|z[4]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N21
cyclonev_lcell_comb \CPU|mux2|z[4]~65 (
// Equation(s):
// \CPU|mux2|z[4]~65_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[3][4]~q  & ( (\CPU|rf|rf[2][4]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[3][4]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[0][4]~q )) # 
// (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][4]~q ))) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[3][4]~q  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[2][4]~q ) ) ) ) # ( !\im|Mux19~7_combout  & ( !\CPU|rf|rf[3][4]~q  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[0][4]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][4]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[0][4]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[1][4]~q ),
	.datad(!\CPU|rf|rf[2][4]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[4]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[4]~65 .extended_lut = "off";
defparam \CPU|mux2|z[4]~65 .lut_mask = 64'h474700CC474733FF;
defparam \CPU|mux2|z[4]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \CPU|mux2|z[4]~66 (
// Equation(s):
// \CPU|mux2|z[4]~66_combout  = ( \CPU|mux2|z[4]~65_combout  & ( \im|Mux19~7_combout  & ( !\CPU|mux2|z[5]~52_combout  ) ) ) # ( !\CPU|mux2|z[4]~65_combout  & ( \im|Mux19~7_combout  & ( (!\CPU|mux2|z[5]~52_combout  & !\CPU|mux2|z[5]~51_combout ) ) ) ) # ( 
// \CPU|mux2|z[4]~65_combout  & ( !\im|Mux19~7_combout  & ( (!\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[5]~51_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~52_combout ),
	.datad(!\CPU|mux2|z[5]~51_combout ),
	.datae(!\CPU|mux2|z[4]~65_combout ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[4]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[4]~66 .extended_lut = "off";
defparam \CPU|mux2|z[4]~66 .lut_mask = 64'h000000F0F000F0F0;
defparam \CPU|mux2|z[4]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \CPU|rf|rf[8][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \CPU|mux3|z[4]~65 (
// Equation(s):
// \CPU|mux3|z[4]~65_combout  = ( !\im|Mux11~3_combout  & ( (!\im|Mux12~3_combout  & (!\im|Mux10~5_combout  & (\CPU|rf|rf[8][4]~q  & !\mem_read~0_combout ))) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(!\im|Mux10~5_combout ),
	.datac(!\CPU|rf|rf[8][4]~q ),
	.datad(!\mem_read~0_combout ),
	.datae(gnd),
	.dataf(!\im|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[4]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[4]~65 .extended_lut = "off";
defparam \CPU|mux3|z[4]~65 .lut_mask = 64'h0800080000000000;
defparam \CPU|mux3|z[4]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \CPU|rf|rf[10][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N51
cyclonev_lcell_comb \CPU|mux3|z[4]~66 (
// Equation(s):
// \CPU|mux3|z[4]~66_combout  = ( !\mem_read~0_combout  & ( \CPU|rf|rf[10][4]~q  & ( (!\im|Mux10~5_combout  & ((!\im|Mux12~3_combout  & (\im|Mux11~3_combout )) # (\im|Mux12~3_combout  & (!\im|Mux11~3_combout  & \CPU|rf|rf[9][4]~q )))) ) ) ) # ( 
// !\mem_read~0_combout  & ( !\CPU|rf|rf[10][4]~q  & ( (\im|Mux12~3_combout  & (!\im|Mux11~3_combout  & (!\im|Mux10~5_combout  & \CPU|rf|rf[9][4]~q ))) ) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\CPU|rf|rf[9][4]~q ),
	.datae(!\mem_read~0_combout ),
	.dataf(!\CPU|rf|rf[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[4]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[4]~66 .extended_lut = "off";
defparam \CPU|mux3|z[4]~66 .lut_mask = 64'h0040000020600000;
defparam \CPU|mux3|z[4]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N44
dffeas \CPU|rf|rf[6][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N50
dffeas \CPU|rf|rf[7][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N32
dffeas \CPU|rf|rf[5][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N50
dffeas \CPU|rf|rf[4][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N45
cyclonev_lcell_comb \CPU|mux3|z[4]~64 (
// Equation(s):
// \CPU|mux3|z[4]~64_combout  = ( \CPU|rf|rf[5][4]~q  & ( \CPU|rf|rf[4][4]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][4]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[7][4]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[5][4]~q  & ( \CPU|rf|rf[4][4]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[6][4]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[7][4]~q )))) ) ) ) # ( 
// \CPU|rf|rf[5][4]~q  & ( !\CPU|rf|rf[4][4]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][4]~q  & (\CPU|mux_reg1|z[1]~0_combout ))) # (\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[7][4]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[5][4]~q  & ( !\CPU|rf|rf[4][4]~q  & ( (\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][4]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[7][4]~q ))))) ) ) )

	.dataa(!\CPU|mux_reg1|z[0]~1_combout ),
	.datab(!\CPU|rf|rf[6][4]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[7][4]~q ),
	.datae(!\CPU|rf|rf[5][4]~q ),
	.dataf(!\CPU|rf|rf[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[4]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[4]~64 .extended_lut = "off";
defparam \CPU|mux3|z[4]~64 .lut_mask = 64'h02075257A2A7F2F7;
defparam \CPU|mux3|z[4]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N54
cyclonev_lcell_comb \CPU|mux3|z[4]~67 (
// Equation(s):
// \CPU|mux3|z[4]~67_combout  = ( \CPU|mux3|z[7]~0_combout  & ( \CPU|mux3|z[7]~3_combout  & ( (\CPU|mux3|z[4]~66_combout ) # (\CPU|mux3|z[4]~65_combout ) ) ) ) # ( !\CPU|mux3|z[7]~0_combout  & ( \CPU|mux3|z[7]~3_combout  & ( \CPU|mux3|z[4]~64_combout  ) ) ) 
// # ( \CPU|mux3|z[7]~0_combout  & ( !\CPU|mux3|z[7]~3_combout  & ( \CPU|adder2|generate_N_bit_Adder[4].f|s~combout  ) ) )

	.dataa(!\CPU|mux3|z[4]~65_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[4].f|s~combout ),
	.datac(!\CPU|mux3|z[4]~66_combout ),
	.datad(!\CPU|mux3|z[4]~64_combout ),
	.datae(!\CPU|mux3|z[7]~0_combout ),
	.dataf(!\CPU|mux3|z[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[4]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[4]~67 .extended_lut = "off";
defparam \CPU|mux3|z[4]~67 .lut_mask = 64'h0000333300FF5F5F;
defparam \CPU|mux3|z[4]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout  = ( \CPU|mux3|z[4]~67_combout  & ( \CPU|mux2|z[4]~64_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|decode|mov_src~2_combout ) ) ) ) # ( !\CPU|mux3|z[4]~67_combout  & ( 
// \CPU|mux2|z[4]~64_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux3|z[4]~137_combout  & !\CPU|decode|mov_src~2_combout ))) ) ) ) # ( \CPU|mux3|z[4]~67_combout  & ( !\CPU|mux2|z[4]~64_combout  & ( !\CPU|mux2|z[4]~66_combout  $ 
// (!\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|decode|mov_src~2_combout )) ) ) ) # ( !\CPU|mux3|z[4]~67_combout  & ( !\CPU|mux2|z[4]~64_combout  & ( !\CPU|mux2|z[4]~66_combout  $ (!\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux3|z[4]~137_combout  & 
// !\CPU|decode|mov_src~2_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[4]~137_combout ),
	.datab(!\CPU|mux2|z[4]~66_combout ),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(!\CPU|mux3|z[4]~67_combout ),
	.dataf(!\CPU|mux2|z[4]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0 .lut_mask = 64'h693CC33CA5F00FF0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N21
cyclonev_lcell_comb \CPU|mux3|z[4]~68 (
// Equation(s):
// \CPU|mux3|z[4]~68_combout  = ( !\CPU|decode|mov_src~2_combout  & ( (\CPU|mux3|z[4]~67_combout ) # (\CPU|mux3|z[4]~137_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux3|z[4]~137_combout ),
	.datad(!\CPU|mux3|z[4]~67_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|mov_src~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[4]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[4]~68 .extended_lut = "off";
defparam \CPU|mux3|z[4]~68 .lut_mask = 64'h0FFF0FFF00000000;
defparam \CPU|mux3|z[4]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N35
dffeas \CPU|rf|rf[1][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N56
dffeas \CPU|rf|rf[3][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \CPU|rf|rf[0][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N6
cyclonev_lcell_comb \CPU|mux3|z[5]~141 (
// Equation(s):
// \CPU|mux3|z[5]~141_combout  = ( !\CPU|mux_reg1|z[1]~0_combout  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][5]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][5]~q ))))) ) ) # ( \CPU|mux_reg1|z[1]~0_combout 
//  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[2][5]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[3][5]~q ))))) ) )

	.dataa(!\CPU|rf|rf[1][5]~q ),
	.datab(!\CPU|rf|rf[3][5]~q ),
	.datac(!\CPU|rf|rf[2][5]~q ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux3|z[7]~1_combout ),
	.datag(!\CPU|rf|rf[0][5]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[5]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[5]~141 .extended_lut = "on";
defparam \CPU|mux3|z[5]~141 .lut_mask = 64'h0F550F3300000000;
defparam \CPU|mux3|z[5]~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N57
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[5].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[5].f|s~combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [5] & ( !\CPU|ff|q [3] ) ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [5] ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [5] & ( \CPU|ff|q [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[5].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[5].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[5].f|s .lut_mask = 64'h000000FFFFFFFF00;
defparam \CPU|adder2|generate_N_bit_Adder[5].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \CPU|rf|rf[9][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \CPU|mux3|z[5]~60 (
// Equation(s):
// \CPU|mux3|z[5]~60_combout  = ( \im|Mux12~3_combout  & ( (!\mem_read~0_combout  & (\CPU|rf|rf[9][5]~q  & (!\im|Mux11~3_combout  & !\im|Mux10~5_combout ))) ) )

	.dataa(!\mem_read~0_combout ),
	.datab(!\CPU|rf|rf[9][5]~q ),
	.datac(!\im|Mux11~3_combout ),
	.datad(!\im|Mux10~5_combout ),
	.datae(gnd),
	.dataf(!\im|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[5]~60 .extended_lut = "off";
defparam \CPU|mux3|z[5]~60 .lut_mask = 64'h0000000020002000;
defparam \CPU|mux3|z[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \CPU|rf|rf[10][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N35
dffeas \CPU|rf|rf[8][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N9
cyclonev_lcell_comb \CPU|mux3|z[5]~61 (
// Equation(s):
// \CPU|mux3|z[5]~61_combout  = ( \CPU|rf|rf[8][5]~q  & ( !\mem_read~0_combout  & ( (!\im|Mux10~5_combout  & (!\im|Mux12~3_combout  & ((!\im|Mux11~3_combout ) # (\CPU|rf|rf[10][5]~q )))) ) ) ) # ( !\CPU|rf|rf[8][5]~q  & ( !\mem_read~0_combout  & ( 
// (!\im|Mux10~5_combout  & (\im|Mux11~3_combout  & (!\im|Mux12~3_combout  & \CPU|rf|rf[10][5]~q ))) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux12~3_combout ),
	.datad(!\CPU|rf|rf[10][5]~q ),
	.datae(!\CPU|rf|rf[8][5]~q ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[5]~61 .extended_lut = "off";
defparam \CPU|mux3|z[5]~61 .lut_mask = 64'h002080A000000000;
defparam \CPU|mux3|z[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N53
dffeas \CPU|rf|rf[6][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \CPU|rf|rf[4][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N24
cyclonev_lcell_comb \CPU|rf|rf[5][5]~feeder (
// Equation(s):
// \CPU|rf|rf[5][5]~feeder_combout  = ( \CPU|rf|rf~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[5][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[5][5]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[5][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[5][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N26
dffeas \CPU|rf|rf[5][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \CPU|rf|rf[7][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N15
cyclonev_lcell_comb \CPU|mux3|z[5]~59 (
// Equation(s):
// \CPU|mux3|z[5]~59_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[7][5]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[5][5]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[6][5]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[4][5]~q  ) ) )

	.dataa(!\CPU|rf|rf[6][5]~q ),
	.datab(!\CPU|rf|rf[4][5]~q ),
	.datac(!\CPU|rf|rf[5][5]~q ),
	.datad(!\CPU|rf|rf[7][5]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[5]~59 .extended_lut = "off";
defparam \CPU|mux3|z[5]~59 .lut_mask = 64'h333355550F0F00FF;
defparam \CPU|mux3|z[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \CPU|mux3|z[5]~62 (
// Equation(s):
// \CPU|mux3|z[5]~62_combout  = ( \CPU|mux3|z[5]~61_combout  & ( \CPU|mux3|z[5]~59_combout  & ( ((\CPU|mux3|z[7]~0_combout  & \CPU|adder2|generate_N_bit_Adder[5].f|s~combout )) # (\CPU|mux3|z[7]~3_combout ) ) ) ) # ( !\CPU|mux3|z[5]~61_combout  & ( 
// \CPU|mux3|z[5]~59_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|adder2|generate_N_bit_Adder[5].f|s~combout )) # (\CPU|mux3|z[7]~3_combout  & 
// ((\CPU|mux3|z[5]~60_combout ))))) ) ) ) # ( \CPU|mux3|z[5]~61_combout  & ( !\CPU|mux3|z[5]~59_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[7]~3_combout ) # (\CPU|adder2|generate_N_bit_Adder[5].f|s~combout ))) ) ) ) # ( 
// !\CPU|mux3|z[5]~61_combout  & ( !\CPU|mux3|z[5]~59_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|adder2|generate_N_bit_Adder[5].f|s~combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[5]~60_combout ))))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[5].f|s~combout ),
	.datac(!\CPU|mux3|z[5]~60_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[5]~61_combout ),
	.dataf(!\CPU|mux3|z[5]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[5]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[5]~62 .extended_lut = "off";
defparam \CPU|mux3|z[5]~62 .lut_mask = 64'h1105115511AF11FF;
defparam \CPU|mux3|z[5]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N21
cyclonev_lcell_comb \CPU|mux3|z[5]~63 (
// Equation(s):
// \CPU|mux3|z[5]~63_combout  = ( \CPU|mux3|z[5]~62_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[5]~62_combout  & ( (!\CPU|decode|mov_src~2_combout  & \CPU|mux3|z[5]~141_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mov_src~2_combout ),
	.datad(!\CPU|mux3|z[5]~141_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[5]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[5]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[5]~63 .extended_lut = "off";
defparam \CPU|mux3|z[5]~63 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \CPU|mux3|z[5]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \CPU|rf|rf[0][6]~feeder (
// Equation(s):
// \CPU|rf|rf[0][6]~feeder_combout  = ( \CPU|rf|rf~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][6]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N53
dffeas \CPU|rf|rf[0][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N50
dffeas \CPU|rf|rf[3][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N47
dffeas \CPU|rf|rf[2][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N56
dffeas \CPU|rf|rf[1][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N57
cyclonev_lcell_comb \CPU|mux2|z[6]~56 (
// Equation(s):
// \CPU|mux2|z[6]~56_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[1][6]~q  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[2][6]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[3][6]~q )) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[1][6]~q  & ( 
// (\im|Mux20~2_combout ) # (\CPU|rf|rf[0][6]~q ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[1][6]~q  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[2][6]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[3][6]~q )) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[1][6]~q  & ( (\CPU|rf|rf[0][6]~q  & !\im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[0][6]~q ),
	.datab(!\CPU|rf|rf[3][6]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[2][6]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[6]~56 .extended_lut = "off";
defparam \CPU|mux2|z[6]~56 .lut_mask = 64'h505003F35F5F03F3;
defparam \CPU|mux2|z[6]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N6
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[6].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[6].f|s~combout  = ( \CPU|ff|q [5] & ( !\CPU|ff|q [6] $ (((!\CPU|ff|q [3]) # (!\CPU|ff|q [4]))) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q [6] ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[6].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[6].f|s .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \CPU|adder2|generate_N_bit_Adder[6].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y24_N23
dffeas \CPU|rf|rf[6][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N26
dffeas \CPU|rf|rf[5][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N32
dffeas \CPU|rf|rf[7][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \CPU|mux2|z[6]~54 (
// Equation(s):
// \CPU|mux2|z[6]~54_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[7][6]~q  & ( (\im|Mux20~2_combout ) # (\CPU|rf|rf[6][6]~q ) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[7][6]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[4][6]~q )) # 
// (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][6]~q ))) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[7][6]~q  & ( (\CPU|rf|rf[6][6]~q  & !\im|Mux20~2_combout ) ) ) ) # ( !\im|Mux19~7_combout  & ( !\CPU|rf|rf[7][6]~q  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[4][6]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][6]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[4][6]~q ),
	.datab(!\CPU|rf|rf[6][6]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[5][6]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[6]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[6]~54 .extended_lut = "off";
defparam \CPU|mux2|z[6]~54 .lut_mask = 64'h505F3030505F3F3F;
defparam \CPU|mux2|z[6]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y24_N38
dffeas \CPU|rf|rf[10][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N44
dffeas \CPU|rf|rf[8][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N23
dffeas \CPU|rf|rf[9][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N18
cyclonev_lcell_comb \CPU|mux2|z[6]~53 (
// Equation(s):
// \CPU|mux2|z[6]~53_combout  = ( \CPU|rf|rf[9][6]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][6]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][6]~q )) ) ) ) # ( !\CPU|rf|rf[9][6]~q  & ( \CPU|mux2|z[5]~2_combout  
// & ( (!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][6]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][6]~q )) ) ) ) # ( \CPU|rf|rf[9][6]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( \CPU|mux2|z[5]~3_combout  ) ) )

	.dataa(!\CPU|mux2|z[5]~3_combout ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[10][6]~q ),
	.datad(!\CPU|rf|rf[8][6]~q ),
	.datae(!\CPU|rf|rf[9][6]~q ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[6]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[6]~53 .extended_lut = "off";
defparam \CPU|mux2|z[6]~53 .lut_mask = 64'h0000555505AF05AF;
defparam \CPU|mux2|z[6]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N15
cyclonev_lcell_comb \CPU|mux2|z[6]~55 (
// Equation(s):
// \CPU|mux2|z[6]~55_combout  = ( \CPU|mux2|z[5]~1_combout  & ( \CPU|mux2|z[6]~53_combout  & ( (!\im|Mux17~5_combout  & (((\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[6]~54_combout )))) # (\im|Mux17~5_combout  & (((!\CPU|mux2|z[5]~52_combout )) # 
// (\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ))) ) ) ) # ( !\CPU|mux2|z[5]~1_combout  & ( \CPU|mux2|z[6]~53_combout  & ( ((\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[6]~54_combout )) # (\im|Mux17~5_combout ) ) ) ) # ( \CPU|mux2|z[5]~1_combout  & ( 
// !\CPU|mux2|z[6]~53_combout  & ( (!\im|Mux17~5_combout  & (((\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[6]~54_combout )))) # (\im|Mux17~5_combout  & (((!\CPU|mux2|z[5]~52_combout )) # (\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ))) ) ) ) # ( 
// !\CPU|mux2|z[5]~1_combout  & ( !\CPU|mux2|z[6]~53_combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[6]~54_combout )) # (\im|Mux17~5_combout  & (!\CPU|mux2|z[5]~52_combout )) ) ) )

	.dataa(!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|mux2|z[5]~52_combout ),
	.datad(!\CPU|mux2|z[6]~54_combout ),
	.datae(!\CPU|mux2|z[5]~1_combout ),
	.dataf(!\CPU|mux2|z[6]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[6]~55 .extended_lut = "off";
defparam \CPU|mux2|z[6]~55 .lut_mask = 64'h303C313D333F313D;
defparam \CPU|mux2|z[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N39
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[6]~8 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  = ( \CPU|mux2|z[6]~55_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux2|z[5]~51_combout  & ((!\CPU|mux2|z[6]~56_combout ) # (\CPU|mux2|z[5]~52_combout ))))) ) ) # ( !\CPU|mux2|z[6]~55_combout  & ( 
// !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[5]~51_combout ) # ((!\CPU|mux2|z[6]~56_combout ) # (\CPU|mux2|z[5]~52_combout )))) ) )

	.dataa(!\CPU|mux2|z[5]~51_combout ),
	.datab(!\CPU|mux2|z[5]~52_combout ),
	.datac(!\CPU|mux2|z[6]~56_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[6]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[6]~8 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[6]~8 .lut_mask = 64'h04FB04FBAE51AE51;
defparam \CPU|alu|arithmetic|adder|mux0|z[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N44
dffeas \CPU|rf|rf[2][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N50
dffeas \CPU|rf|rf[1][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N8
dffeas \CPU|rf|rf[3][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N50
dffeas \CPU|rf|rf[0][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N3
cyclonev_lcell_comb \CPU|mux3|z[8]~149 (
// Equation(s):
// \CPU|mux3|z[8]~149_combout  = ( !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][8]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[1][8]~q )))))) ) ) # ( \CPU|mux_reg1|z[1]~0_combout 
//  & ( (!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[2][8]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[3][8]~q )))))) ) )

	.dataa(!\CPU|mux3|z[7]~1_combout ),
	.datab(!\CPU|mux_reg1|z[0]~1_combout ),
	.datac(!\CPU|rf|rf[2][8]~q ),
	.datad(!\CPU|rf|rf[1][8]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|rf|rf[3][8]~q ),
	.datag(!\CPU|rf|rf[0][8]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[8]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[8]~149 .extended_lut = "on";
defparam \CPU|mux3|z[8]~149 .lut_mask = 64'h082A0808082A2A2A;
defparam \CPU|mux3|z[8]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \CPU|mux3|z[8]~126 (
// Equation(s):
// \CPU|mux3|z[8]~126_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[8]~48_combout  ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[8]~48_combout  & ( \CPU|mux3|z[8]~149_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux3|z[8]~149_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux3|z[8]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[8]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[8]~126 .extended_lut = "off";
defparam \CPU|mux3|z[8]~126 .lut_mask = 64'h00FF0000FFFF0000;
defparam \CPU|mux3|z[8]~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N8
dffeas \CPU|rf|rf[10][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N44
dffeas \CPU|rf|rf[9][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \CPU|rf|rf[8][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \CPU|mux2|z[11]~29 (
// Equation(s):
// \CPU|mux2|z[11]~29_combout  = ( \CPU|mux2|z[5]~3_combout  & ( (!\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[9][11]~q ))) # (\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[10][11]~q )) ) ) # ( !\CPU|mux2|z[5]~3_combout  & ( (\CPU|mux2|z[5]~2_combout  & 
// \CPU|rf|rf[8][11]~q ) ) )

	.dataa(!\CPU|rf|rf[10][11]~q ),
	.datab(!\CPU|rf|rf[9][11]~q ),
	.datac(!\CPU|mux2|z[5]~2_combout ),
	.datad(!\CPU|rf|rf[8][11]~q ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[11]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[11]~29 .extended_lut = "off";
defparam \CPU|mux2|z[11]~29 .lut_mask = 64'h000F000F35353535;
defparam \CPU|mux2|z[11]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \CPU|rf|rf[4][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N35
dffeas \CPU|rf|rf[5][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N56
dffeas \CPU|rf|rf[7][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N57
cyclonev_lcell_comb \CPU|mux2|z[11]~28 (
// Equation(s):
// \CPU|mux2|z[11]~28_combout  = ( \CPU|rf|rf[7][11]~q  & ( \im|Mux19~7_combout  & ( (\CPU|rf|rf[6][11]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[7][11]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[6][11]~q ) ) ) ) # ( 
// \CPU|rf|rf[7][11]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[4][11]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][11]~q ))) ) ) ) # ( !\CPU|rf|rf[7][11]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[4][11]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][11]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[4][11]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[6][11]~q ),
	.datad(!\CPU|rf|rf[5][11]~q ),
	.datae(!\CPU|rf|rf[7][11]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[11]~28 .extended_lut = "off";
defparam \CPU|mux2|z[11]~28 .lut_mask = 64'h447744770C0C3F3F;
defparam \CPU|mux2|z[11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  = ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( (\CPU|ff|q [8] & (\CPU|ff|q [9] & (!\CPU|ff|q [7] $ (!\im|Mux1~0_combout )))) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [9]),
	.datad(!\im|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0 .lut_mask = 64'h0000000001020102;
defparam \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[11].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[11].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[10].f|s~combout  $ (!\CPU|adder1|generate_N_bit_Adder[11].f|s~combout ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[11].f|s~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[10].f|s~combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[11].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[11].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[11].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[11].f|s .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \CPU|adder2|generate_N_bit_Adder[11].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \CPU|mux2|z[11]~30 (
// Equation(s):
// \CPU|mux2|z[11]~30_combout  = ( \CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( \CPU|mux2|z[5]~1_combout  & ( (\im|Mux17~5_combout ) # (\CPU|mux2|z[11]~28_combout ) ) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( 
// \CPU|mux2|z[5]~1_combout  & ( (\CPU|mux2|z[11]~28_combout  & !\im|Mux17~5_combout ) ) ) ) # ( \CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( !\CPU|mux2|z[5]~1_combout  & ( (!\im|Mux17~5_combout  & ((\CPU|mux2|z[11]~28_combout ))) # 
// (\im|Mux17~5_combout  & (\CPU|mux2|z[11]~29_combout )) ) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( !\CPU|mux2|z[5]~1_combout  & ( (!\im|Mux17~5_combout  & ((\CPU|mux2|z[11]~28_combout ))) # (\im|Mux17~5_combout  & 
// (\CPU|mux2|z[11]~29_combout )) ) ) )

	.dataa(!\CPU|mux2|z[11]~29_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[11]~28_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(!\CPU|adder2|generate_N_bit_Adder[11].f|s~combout ),
	.dataf(!\CPU|mux2|z[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[11]~30 .extended_lut = "off";
defparam \CPU|mux2|z[11]~30 .lut_mask = 64'h0F550F550F000FFF;
defparam \CPU|mux2|z[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N38
dffeas \CPU|rf|rf[0][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N14
dffeas \CPU|rf|rf[1][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N2
dffeas \CPU|rf|rf[3][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \CPU|rf|rf[2][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N36
cyclonev_lcell_comb \CPU|mux2|z[11]~31 (
// Equation(s):
// \CPU|mux2|z[11]~31_combout  = ( \CPU|rf|rf[3][11]~q  & ( \CPU|rf|rf[2][11]~q  & ( ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][11]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][11]~q )))) # (\im|Mux19~7_combout ) ) ) ) # ( !\CPU|rf|rf[3][11]~q  & ( 
// \CPU|rf|rf[2][11]~q  & ( (!\im|Mux20~2_combout  & (((\CPU|rf|rf[0][11]~q )) # (\im|Mux19~7_combout ))) # (\im|Mux20~2_combout  & (!\im|Mux19~7_combout  & ((\CPU|rf|rf[1][11]~q )))) ) ) ) # ( \CPU|rf|rf[3][11]~q  & ( !\CPU|rf|rf[2][11]~q  & ( 
// (!\im|Mux20~2_combout  & (!\im|Mux19~7_combout  & (\CPU|rf|rf[0][11]~q ))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[1][11]~q )) # (\im|Mux19~7_combout ))) ) ) ) # ( !\CPU|rf|rf[3][11]~q  & ( !\CPU|rf|rf[2][11]~q  & ( (!\im|Mux19~7_combout  & 
// ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][11]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][11]~q ))))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\im|Mux19~7_combout ),
	.datac(!\CPU|rf|rf[0][11]~q ),
	.datad(!\CPU|rf|rf[1][11]~q ),
	.datae(!\CPU|rf|rf[3][11]~q ),
	.dataf(!\CPU|rf|rf[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[11]~31 .extended_lut = "off";
defparam \CPU|mux2|z[11]~31 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \CPU|mux2|z[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[11]~4 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[11]~4_combout  = ( \CPU|mux2|z[12]~6_combout  & ( \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout ) # (!\CPU|mux2|z[11]~31_combout ) ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( 
// \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout  & (!\CPU|mux2|z[11]~30_combout )) # (\CPU|mux2|z[12]~7_combout  & ((!\im|Mux12~3_combout ))) ) ) ) # ( \CPU|mux2|z[12]~6_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( 
// (\CPU|mux2|z[12]~7_combout  & \CPU|mux2|z[11]~31_combout ) ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout  & (\CPU|mux2|z[11]~30_combout )) # (\CPU|mux2|z[12]~7_combout  & ((\im|Mux12~3_combout 
// ))) ) ) )

	.dataa(!\CPU|mux2|z[11]~30_combout ),
	.datab(!\CPU|mux2|z[12]~7_combout ),
	.datac(!\CPU|mux2|z[11]~31_combout ),
	.datad(!\im|Mux12~3_combout ),
	.datae(!\CPU|mux2|z[12]~6_combout ),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[11]~4 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[11]~4 .lut_mask = 64'h44770303BB88FCFC;
defparam \CPU|alu|arithmetic|adder|mux0|z[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N12
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[9].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[9].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\CPU|ff|q [9] $ (((!\CPU|ff|q [8]) # ((!\CPU|ff|q [7] & !\im|Mux1~0_combout )))) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\CPU|ff|q [9] $ (((!\CPU|ff|q [8]) # ((!\CPU|ff|q [7]) # (!\im|Mux1~0_combout )))) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [9]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\im|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[9].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[9].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[9].f|s .lut_mask = 64'h3336333636663666;
defparam \CPU|adder2|generate_N_bit_Adder[9].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N50
dffeas \CPU|rf|rf[6][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N59
dffeas \CPU|rf|rf[5][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N47
dffeas \CPU|rf|rf[4][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N26
dffeas \CPU|rf|rf[7][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N27
cyclonev_lcell_comb \CPU|mux2|z[9]~36 (
// Equation(s):
// \CPU|mux2|z[9]~36_combout  = ( \CPU|rf|rf[4][9]~q  & ( \CPU|rf|rf[7][9]~q  & ( (!\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )) # (\CPU|rf|rf[6][9]~q ))) # (\im|Mux20~2_combout  & (((\im|Mux19~7_combout ) # (\CPU|rf|rf[5][9]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[4][9]~q  & ( \CPU|rf|rf[7][9]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][9]~q  & ((\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (((\im|Mux19~7_combout ) # (\CPU|rf|rf[5][9]~q )))) ) ) ) # ( \CPU|rf|rf[4][9]~q  & ( !\CPU|rf|rf[7][9]~q 
//  & ( (!\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )) # (\CPU|rf|rf[6][9]~q ))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[5][9]~q  & !\im|Mux19~7_combout )))) ) ) ) # ( !\CPU|rf|rf[4][9]~q  & ( !\CPU|rf|rf[7][9]~q  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[6][9]~q  & ((\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[5][9]~q  & !\im|Mux19~7_combout )))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[6][9]~q ),
	.datac(!\CPU|rf|rf[5][9]~q ),
	.datad(!\im|Mux19~7_combout ),
	.datae(!\CPU|rf|rf[4][9]~q ),
	.dataf(!\CPU|rf|rf[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[9]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[9]~36 .extended_lut = "off";
defparam \CPU|mux2|z[9]~36 .lut_mask = 64'h0522AF220577AF77;
defparam \CPU|mux2|z[9]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \CPU|rf|rf[9][9]~feeder (
// Equation(s):
// \CPU|rf|rf[9][9]~feeder_combout  = ( \CPU|rf|rf~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[9][9]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N44
dffeas \CPU|rf|rf[9][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N21
cyclonev_lcell_comb \CPU|rf|rf[8][9]~feeder (
// Equation(s):
// \CPU|rf|rf[8][9]~feeder_combout  = ( \CPU|rf|rf~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[8][9]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \CPU|rf|rf[8][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \CPU|mux2|z[9]~37 (
// Equation(s):
// \CPU|mux2|z[9]~37_combout  = ( \CPU|rf|rf[10][9]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (\CPU|mux2|z[5]~3_combout ) # (\CPU|rf|rf[8][9]~q ) ) ) ) # ( !\CPU|rf|rf[10][9]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (\CPU|rf|rf[8][9]~q  & !\CPU|mux2|z[5]~3_combout ) 
// ) ) ) # ( \CPU|rf|rf[10][9]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( (\CPU|rf|rf[9][9]~q  & \CPU|mux2|z[5]~3_combout ) ) ) ) # ( !\CPU|rf|rf[10][9]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( (\CPU|rf|rf[9][9]~q  & \CPU|mux2|z[5]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|rf|rf[9][9]~q ),
	.datac(!\CPU|rf|rf[8][9]~q ),
	.datad(!\CPU|mux2|z[5]~3_combout ),
	.datae(!\CPU|rf|rf[10][9]~q ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[9]~37 .extended_lut = "off";
defparam \CPU|mux2|z[9]~37 .lut_mask = 64'h003300330F000FFF;
defparam \CPU|mux2|z[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N39
cyclonev_lcell_comb \CPU|mux2|z[9]~38 (
// Equation(s):
// \CPU|mux2|z[9]~38_combout  = ( \CPU|mux2|z[5]~1_combout  & ( \CPU|mux2|z[9]~37_combout  & ( (\CPU|mux2|z[7]~9_combout  & ((!\im|Mux17~5_combout  & ((\CPU|mux2|z[9]~36_combout ))) # (\im|Mux17~5_combout  & (\CPU|adder2|generate_N_bit_Adder[9].f|s~combout 
// )))) ) ) ) # ( !\CPU|mux2|z[5]~1_combout  & ( \CPU|mux2|z[9]~37_combout  & ( (\CPU|mux2|z[7]~9_combout  & ((\CPU|mux2|z[9]~36_combout ) # (\im|Mux17~5_combout ))) ) ) ) # ( \CPU|mux2|z[5]~1_combout  & ( !\CPU|mux2|z[9]~37_combout  & ( 
// (\CPU|mux2|z[7]~9_combout  & ((!\im|Mux17~5_combout  & ((\CPU|mux2|z[9]~36_combout ))) # (\im|Mux17~5_combout  & (\CPU|adder2|generate_N_bit_Adder[9].f|s~combout )))) ) ) ) # ( !\CPU|mux2|z[5]~1_combout  & ( !\CPU|mux2|z[9]~37_combout  & ( 
// (!\im|Mux17~5_combout  & (\CPU|mux2|z[7]~9_combout  & \CPU|mux2|z[9]~36_combout )) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|mux2|z[7]~9_combout ),
	.datac(!\CPU|adder2|generate_N_bit_Adder[9].f|s~combout ),
	.datad(!\CPU|mux2|z[9]~36_combout ),
	.datae(!\CPU|mux2|z[5]~1_combout ),
	.dataf(!\CPU|mux2|z[9]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[9]~38 .extended_lut = "off";
defparam \CPU|mux2|z[9]~38 .lut_mask = 64'h0022012311330123;
defparam \CPU|mux2|z[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N2
dffeas \CPU|rf|rf[2][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N53
dffeas \CPU|rf|rf[3][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \CPU|rf|rf[0][9]~feeder (
// Equation(s):
// \CPU|rf|rf[0][9]~feeder_combout  = ( \CPU|rf|rf~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][9]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N56
dffeas \CPU|rf|rf[0][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N47
dffeas \CPU|rf|rf[1][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N3
cyclonev_lcell_comb \CPU|mux2|z[9]~39 (
// Equation(s):
// \CPU|mux2|z[9]~39_combout  = ( \im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[3][9]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[2][9]~q  ) ) ) # ( \im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( 
// \CPU|rf|rf[1][9]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[0][9]~q  ) ) )

	.dataa(!\CPU|rf|rf[2][9]~q ),
	.datab(!\CPU|rf|rf[3][9]~q ),
	.datac(!\CPU|rf|rf[0][9]~q ),
	.datad(!\CPU|rf|rf[1][9]~q ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[9]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[9]~39 .extended_lut = "off";
defparam \CPU|mux2|z[9]~39 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU|mux2|z[9]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N30
cyclonev_lcell_comb \CPU|mux2|z[9]~40 (
// Equation(s):
// \CPU|mux2|z[9]~40_combout  = ( \CPU|mux2|z[12]~6_combout  & ( (\CPU|mux2|z[12]~7_combout  & \CPU|mux2|z[9]~39_combout ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( (\CPU|mux2|z[12]~7_combout  & \im|Mux14~2_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[12]~7_combout ),
	.datac(!\im|Mux14~2_combout ),
	.datad(!\CPU|mux2|z[9]~39_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[12]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[9]~40 .extended_lut = "off";
defparam \CPU|mux2|z[9]~40 .lut_mask = 64'h0303030300330033;
defparam \CPU|mux2|z[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[9]~6 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[9]~6_combout  = ( \CPU|mux2|z[9]~40_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[9]~40_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|mux2|z[9]~38_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|mux2|z[9]~38_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[9]~6 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[9]~6 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \CPU|alu|arithmetic|adder|mux0|z[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N3
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[8].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[8].f|s~combout  = ( \im|Mux1~0_combout  & ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\CPU|ff|q [8] ) ) ) # ( !\im|Mux1~0_combout  & ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\CPU|ff|q 
// [8] $ (!\CPU|ff|q [7]) ) ) ) # ( \im|Mux1~0_combout  & ( !\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( !\CPU|ff|q [8] $ (!\CPU|ff|q [7]) ) ) ) # ( !\im|Mux1~0_combout  & ( !\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( \CPU|ff|q 
// [8] ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ff|q [7]),
	.datae(!\im|Mux1~0_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[8].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[8].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[8].f|s .lut_mask = 64'h555555AA55AAAAAA;
defparam \CPU|adder2|generate_N_bit_Adder[8].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N33
cyclonev_lcell_comb \CPU|rf|rf[8][8]~feeder (
// Equation(s):
// \CPU|rf|rf[8][8]~feeder_combout  = ( \CPU|rf|rf~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[8][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[8][8]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[8][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[8][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N35
dffeas \CPU|rf|rf[8][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \CPU|rf|rf[10][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \CPU|mux2|z[8]~42 (
// Equation(s):
// \CPU|mux2|z[8]~42_combout  = ( \CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[10][8]~q  ) ) ) # ( !\CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[8][8]~q  ) ) ) # ( \CPU|mux2|z[5]~3_combout  & ( 
// !\CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[9][8]~q  ) ) )

	.dataa(!\CPU|rf|rf[8][8]~q ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[9][8]~q ),
	.datad(!\CPU|rf|rf[10][8]~q ),
	.datae(!\CPU|mux2|z[5]~3_combout ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[8]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[8]~42 .extended_lut = "off";
defparam \CPU|mux2|z[8]~42 .lut_mask = 64'h00000F0F555500FF;
defparam \CPU|mux2|z[8]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N56
dffeas \CPU|rf|rf[6][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N44
dffeas \CPU|rf|rf[7][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N3
cyclonev_lcell_comb \CPU|rf|rf[5][8]~feeder (
// Equation(s):
// \CPU|rf|rf[5][8]~feeder_combout  = ( \CPU|rf|rf~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[5][8]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y20_N5
dffeas \CPU|rf|rf[5][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N41
dffeas \CPU|rf|rf[4][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N57
cyclonev_lcell_comb \CPU|mux2|z[8]~41 (
// Equation(s):
// \CPU|mux2|z[8]~41_combout  = ( \im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[7][8]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[6][8]~q  ) ) ) # ( \im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( 
// \CPU|rf|rf[5][8]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[4][8]~q  ) ) )

	.dataa(!\CPU|rf|rf[6][8]~q ),
	.datab(!\CPU|rf|rf[7][8]~q ),
	.datac(!\CPU|rf|rf[5][8]~q ),
	.datad(!\CPU|rf|rf[4][8]~q ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[8]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[8]~41 .extended_lut = "off";
defparam \CPU|mux2|z[8]~41 .lut_mask = 64'h00FF0F0F55553333;
defparam \CPU|mux2|z[8]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \CPU|mux2|z[8]~43 (
// Equation(s):
// \CPU|mux2|z[8]~43_combout  = ( \CPU|mux2|z[8]~42_combout  & ( \CPU|mux2|z[8]~41_combout  & ( (\CPU|mux2|z[7]~9_combout  & ((!\im|Mux17~5_combout ) # ((!\CPU|mux2|z[5]~1_combout ) # (\CPU|adder2|generate_N_bit_Adder[8].f|s~combout )))) ) ) ) # ( 
// !\CPU|mux2|z[8]~42_combout  & ( \CPU|mux2|z[8]~41_combout  & ( (\CPU|mux2|z[7]~9_combout  & ((!\im|Mux17~5_combout ) # ((\CPU|mux2|z[5]~1_combout  & \CPU|adder2|generate_N_bit_Adder[8].f|s~combout )))) ) ) ) # ( \CPU|mux2|z[8]~42_combout  & ( 
// !\CPU|mux2|z[8]~41_combout  & ( (\CPU|mux2|z[7]~9_combout  & (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout ) # (\CPU|adder2|generate_N_bit_Adder[8].f|s~combout )))) ) ) ) # ( !\CPU|mux2|z[8]~42_combout  & ( !\CPU|mux2|z[8]~41_combout  & ( 
// (\CPU|mux2|z[7]~9_combout  & (\im|Mux17~5_combout  & (\CPU|mux2|z[5]~1_combout  & \CPU|adder2|generate_N_bit_Adder[8].f|s~combout ))) ) ) )

	.dataa(!\CPU|mux2|z[7]~9_combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|mux2|z[5]~1_combout ),
	.datad(!\CPU|adder2|generate_N_bit_Adder[8].f|s~combout ),
	.datae(!\CPU|mux2|z[8]~42_combout ),
	.dataf(!\CPU|mux2|z[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[8]~43 .extended_lut = "off";
defparam \CPU|mux2|z[8]~43 .lut_mask = 64'h0001101144455455;
defparam \CPU|mux2|z[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N45
cyclonev_lcell_comb \CPU|mux2|z[8]~44 (
// Equation(s):
// \CPU|mux2|z[8]~44_combout  = ( \CPU|rf|rf[0][8]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][8]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][8]~q ))) ) ) ) # ( !\CPU|rf|rf[0][8]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][8]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][8]~q ))) ) ) ) # ( \CPU|rf|rf[0][8]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[1][8]~q ) ) ) ) # ( !\CPU|rf|rf[0][8]~q  & ( 
// !\im|Mux19~7_combout  & ( (\CPU|rf|rf[1][8]~q  & \im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[1][8]~q ),
	.datab(!\CPU|rf|rf[2][8]~q ),
	.datac(!\CPU|rf|rf[3][8]~q ),
	.datad(!\im|Mux20~2_combout ),
	.datae(!\CPU|rf|rf[0][8]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[8]~44 .extended_lut = "off";
defparam \CPU|mux2|z[8]~44 .lut_mask = 64'h0055FF55330F330F;
defparam \CPU|mux2|z[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N27
cyclonev_lcell_comb \CPU|mux2|z[8]~45 (
// Equation(s):
// \CPU|mux2|z[8]~45_combout  = ( \CPU|mux2|z[8]~44_combout  & ( \im|Mux15~3_combout  & ( \CPU|mux2|z[12]~7_combout  ) ) ) # ( !\CPU|mux2|z[8]~44_combout  & ( \im|Mux15~3_combout  & ( (!\CPU|mux2|z[12]~6_combout  & \CPU|mux2|z[12]~7_combout ) ) ) ) # ( 
// \CPU|mux2|z[8]~44_combout  & ( !\im|Mux15~3_combout  & ( (\CPU|mux2|z[12]~6_combout  & \CPU|mux2|z[12]~7_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[12]~6_combout ),
	.datad(!\CPU|mux2|z[12]~7_combout ),
	.datae(!\CPU|mux2|z[8]~44_combout ),
	.dataf(!\im|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[8]~45 .extended_lut = "off";
defparam \CPU|mux2|z[8]~45 .lut_mask = 64'h0000000F00F000FF;
defparam \CPU|mux2|z[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux3|z[8]~149_combout  & ( (\CPU|decode|mov_src~2_combout  & ((\CPU|mux2|z[8]~45_combout ) # (\CPU|mux2|z[8]~43_combout ))) ) ) ) # ( 
// !\CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux3|z[8]~149_combout  & ( (!\CPU|mux2|z[8]~43_combout  & (\CPU|decode|mov_src~2_combout  & !\CPU|mux2|z[8]~45_combout )) ) ) ) # ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux3|z[8]~149_combout  & ( 
// (!\CPU|mux2|z[8]~43_combout  & (\CPU|mux2|z[8]~45_combout  & ((!\CPU|mux3|z[8]~48_combout ) # (\CPU|decode|mov_src~2_combout )))) # (\CPU|mux2|z[8]~43_combout  & (((!\CPU|mux3|z[8]~48_combout )) # (\CPU|decode|mov_src~2_combout ))) ) ) ) # ( 
// !\CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux3|z[8]~149_combout  & ( (!\CPU|mux2|z[8]~43_combout  & (!\CPU|mux2|z[8]~45_combout  & ((!\CPU|mux3|z[8]~48_combout ) # (\CPU|decode|mov_src~2_combout )))) ) ) )

	.dataa(!\CPU|mux2|z[8]~43_combout ),
	.datab(!\CPU|decode|mov_src~2_combout ),
	.datac(!\CPU|mux3|z[8]~48_combout ),
	.datad(!\CPU|mux2|z[8]~45_combout ),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(!\CPU|mux3|z[8]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1 .lut_mask = 64'hA20051F322001133;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N18
cyclonev_lcell_comb \CPU|rf|rf[2][7]~feeder (
// Equation(s):
// \CPU|rf|rf[2][7]~feeder_combout  = ( \CPU|rf|rf~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[2][7]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y20_N20
dffeas \CPU|rf|rf[2][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N50
dffeas \CPU|rf|rf[3][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \CPU|rf|rf[0][7]~feeder (
// Equation(s):
// \CPU|rf|rf[0][7]~feeder_combout  = ( \CPU|rf|rf~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][7]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N20
dffeas \CPU|rf|rf[0][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N33
cyclonev_lcell_comb \CPU|mux2|z[7]~49 (
// Equation(s):
// \CPU|mux2|z[7]~49_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[1][7]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][7]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][7]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[1][7]~q  & ( 
// (\CPU|rf|rf[0][7]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[1][7]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][7]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][7]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[1][7]~q  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[0][7]~q ) ) ) )

	.dataa(!\CPU|rf|rf[2][7]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[3][7]~q ),
	.datad(!\CPU|rf|rf[0][7]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~49 .extended_lut = "off";
defparam \CPU|mux2|z[7]~49 .lut_mask = 64'h00CC474733FF4747;
defparam \CPU|mux2|z[7]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N21
cyclonev_lcell_comb \CPU|mux2|z[7]~50 (
// Equation(s):
// \CPU|mux2|z[7]~50_combout  = ( \CPU|mux2|z[12]~7_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (\im|Mux16~4_combout )) # (\CPU|mux2|z[12]~6_combout  & ((\CPU|mux2|z[7]~49_combout ))) ) )

	.dataa(!\im|Mux16~4_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[7]~49_combout ),
	.datad(!\CPU|mux2|z[12]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[12]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~50 .extended_lut = "off";
defparam \CPU|mux2|z[7]~50 .lut_mask = 64'h00000000550F550F;
defparam \CPU|mux2|z[7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N57
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[7].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[7].f|s~combout  = ( \CPU|ff|q [7] & ( \CPU|ff|q [5] & ( (!\CPU|ff|q [4]) # ((!\CPU|ff|q [3]) # (!\CPU|ff|q [6])) ) ) ) # ( !\CPU|ff|q [7] & ( \CPU|ff|q [5] & ( (\CPU|ff|q [4] & (\CPU|ff|q [3] & \CPU|ff|q [6])) ) ) ) # ( 
// \CPU|ff|q [7] & ( !\CPU|ff|q [5] ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(gnd),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [7]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[7].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[7].f|s .lut_mask = 64'h0000FFFF0005FFFA;
defparam \CPU|adder2|generate_N_bit_Adder[7].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y26_N47
dffeas \CPU|rf|rf[7][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \CPU|rf|rf[6][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N32
dffeas \CPU|rf|rf[5][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N32
dffeas \CPU|rf|rf[4][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N51
cyclonev_lcell_comb \CPU|mux2|z[7]~46 (
// Equation(s):
// \CPU|mux2|z[7]~46_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[4][7]~q  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][7]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][7]~q )) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[4][7]~q  & ( 
// (!\im|Mux20~2_combout ) # (\CPU|rf|rf[5][7]~q ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[4][7]~q  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][7]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][7]~q )) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[4][7]~q  & ( (\im|Mux20~2_combout  & \CPU|rf|rf[5][7]~q ) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[7][7]~q ),
	.datac(!\CPU|rf|rf[6][7]~q ),
	.datad(!\CPU|rf|rf[5][7]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~46 .extended_lut = "off";
defparam \CPU|mux2|z[7]~46 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \CPU|mux2|z[7]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N53
dffeas \CPU|rf|rf[10][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N29
dffeas \CPU|rf|rf[8][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \CPU|rf|rf[9][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \CPU|mux2|z[7]~47 (
// Equation(s):
// \CPU|mux2|z[7]~47_combout  = ( \CPU|rf|rf[9][7]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout )) # (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][7]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][7]~q 
// )))) ) ) # ( !\CPU|rf|rf[9][7]~q  & ( (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][7]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][7]~q )))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[10][7]~q ),
	.datad(!\CPU|rf|rf[8][7]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[9][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~47 .extended_lut = "off";
defparam \CPU|mux2|z[7]~47 .lut_mask = 64'h0145014523672367;
defparam \CPU|mux2|z[7]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \CPU|mux2|z[7]~48 (
// Equation(s):
// \CPU|mux2|z[7]~48_combout  = ( \CPU|mux2|z[7]~9_combout  & ( \CPU|mux2|z[7]~47_combout  & ( (!\im|Mux17~5_combout  & (((\CPU|mux2|z[7]~46_combout )))) # (\im|Mux17~5_combout  & (((!\CPU|mux2|z[5]~1_combout )) # 
// (\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ))) ) ) ) # ( \CPU|mux2|z[7]~9_combout  & ( !\CPU|mux2|z[7]~47_combout  & ( (!\im|Mux17~5_combout  & (((\CPU|mux2|z[7]~46_combout )))) # (\im|Mux17~5_combout  & 
// (\CPU|adder2|generate_N_bit_Adder[7].f|s~combout  & ((\CPU|mux2|z[5]~1_combout )))) ) ) )

	.dataa(!\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|mux2|z[7]~46_combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(!\CPU|mux2|z[7]~9_combout ),
	.dataf(!\CPU|mux2|z[7]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~48 .extended_lut = "off";
defparam \CPU|mux2|z[7]~48 .lut_mask = 64'h00000C1D00003F1D;
defparam \CPU|mux2|z[7]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N15
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[7]~7 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  = ( \CPU|mux2|z[7]~48_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[7]~48_combout  & ( !\CPU|mux2|z[7]~50_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[7]~50_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[7]~7 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[7]~7 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \CPU|alu|arithmetic|adder|mux0|z[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & ( \CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  & ( 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout  & (((\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & \CPU|mux3|z[6]~58_combout )) # (\CPU|mux3|z[7]~53_combout ))) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & ( \CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout  & (((\CPU|mux3|z[6]~58_combout ) # 
// (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout )) # (\CPU|mux3|z[7]~53_combout ))) ) ) ) # ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  & ( (\CPU|mux3|z[7]~53_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout  & (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & \CPU|mux3|z[6]~58_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & ( 
// !\CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  & ( (\CPU|mux3|z[7]~53_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout  & ((\CPU|mux3|z[6]~58_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[7]~53_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ),
	.datad(!\CPU|mux3|z[6]~58_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2 .lut_mask = 64'h044400044CCC444C;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[9]~6_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & 
// !\CPU|mux3|z[10]~39_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & ((!\CPU|mux3|z[10]~39_combout ) # 
// (!\CPU|mux3|z[9]~44_combout ))) # (\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & (!\CPU|mux3|z[10]~39_combout  & !\CPU|mux3|z[9]~44_combout )) ) ) ) # ( \CPU|alu|arithmetic|adder|mux0|z[9]~6_combout  & ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & ((!\CPU|mux3|z[10]~39_combout ) # ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout  & 
// !\CPU|mux3|z[9]~44_combout )))) # (\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout  & (!\CPU|mux3|z[10]~39_combout  & !\CPU|mux3|z[9]~44_combout ))) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout 
// ) # ((!\CPU|mux3|z[10]~39_combout ) # (!\CPU|mux3|z[9]~44_combout )))) # (\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  & (!\CPU|mux3|z[10]~39_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ) # 
// (!\CPU|mux3|z[9]~44_combout )))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout ),
	.datac(!\CPU|mux3|z[10]~39_combout ),
	.datad(!\CPU|mux3|z[9]~44_combout ),
	.datae(!\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0 .lut_mask = 64'hFCE8E8C0FCC0C0C0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N44
dffeas \CPU|rf|rf[8][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N51
cyclonev_lcell_comb \CPU|rf|rf[9][12]~feeder (
// Equation(s):
// \CPU|rf|rf[9][12]~feeder_combout  = ( \CPU|rf|rf~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[9][12]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N53
dffeas \CPU|rf|rf[9][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N41
dffeas \CPU|rf|rf[10][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \CPU|mux2|z[12]~25 (
// Equation(s):
// \CPU|mux2|z[12]~25_combout  = ( \CPU|rf|rf[10][12]~q  & ( (!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][12]~q  & (\CPU|mux2|z[5]~2_combout ))) # (\CPU|mux2|z[5]~3_combout  & (((\CPU|rf|rf[9][12]~q ) # (\CPU|mux2|z[5]~2_combout )))) ) ) # ( 
// !\CPU|rf|rf[10][12]~q  & ( (!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][12]~q  & (\CPU|mux2|z[5]~2_combout ))) # (\CPU|mux2|z[5]~3_combout  & (((!\CPU|mux2|z[5]~2_combout  & \CPU|rf|rf[9][12]~q )))) ) )

	.dataa(!\CPU|mux2|z[5]~3_combout ),
	.datab(!\CPU|rf|rf[8][12]~q ),
	.datac(!\CPU|mux2|z[5]~2_combout ),
	.datad(!\CPU|rf|rf[9][12]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~25 .extended_lut = "off";
defparam \CPU|mux2|z[12]~25 .lut_mask = 64'h0252025207570757;
defparam \CPU|mux2|z[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N2
dffeas \CPU|rf|rf[6][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N59
dffeas \CPU|rf|rf[5][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \CPU|rf|rf[4][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \CPU|mux2|z[12]~24 (
// Equation(s):
// \CPU|mux2|z[12]~24_combout  = ( \CPU|rf|rf[5][12]~q  & ( \CPU|rf|rf[4][12]~q  & ( (!\im|Mux19~7_combout ) # ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][12]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][12]~q )))) ) ) ) # ( !\CPU|rf|rf[5][12]~q  & ( 
// \CPU|rf|rf[4][12]~q  & ( (!\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )) # (\CPU|rf|rf[6][12]~q ))) # (\im|Mux20~2_combout  & (((\im|Mux19~7_combout  & \CPU|rf|rf[7][12]~q )))) ) ) ) # ( \CPU|rf|rf[5][12]~q  & ( !\CPU|rf|rf[4][12]~q  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][12]~q  & (\im|Mux19~7_combout ))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout ) # (\CPU|rf|rf[7][12]~q )))) ) ) ) # ( !\CPU|rf|rf[5][12]~q  & ( !\CPU|rf|rf[4][12]~q  & ( (\im|Mux19~7_combout  & 
// ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][12]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][12]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[6][12]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\im|Mux19~7_combout ),
	.datad(!\CPU|rf|rf[7][12]~q ),
	.datae(!\CPU|rf|rf[5][12]~q ),
	.dataf(!\CPU|rf|rf[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~24 .extended_lut = "off";
defparam \CPU|mux2|z[12]~24 .lut_mask = 64'h04073437C4C7F4F7;
defparam \CPU|mux2|z[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  = ( \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( (\CPU|adder1|generate_N_bit_Adder[10].f|s~combout  & \CPU|adder1|generate_N_bit_Adder[11].f|s~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[10].f|s~combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[11].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0 .lut_mask = 64'h00000000000F000F;
defparam \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N3
cyclonev_lcell_comb \CPU|ff|q[12]~feeder (
// Equation(s):
// \CPU|ff|q[12]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[12].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[12].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[12]~feeder .extended_lut = "off";
defparam \CPU|ff|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N0
cyclonev_lcell_comb \CPU|mux3|z[7]~50 (
// Equation(s):
// \CPU|mux3|z[7]~50_combout  = ( \im|Mux12~3_combout  & ( !\mem_read~0_combout  & ( (!\im|Mux11~3_combout  & (\CPU|rf|rf[9][7]~q  & !\im|Mux10~5_combout )) ) ) )

	.dataa(!\im|Mux11~3_combout ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[9][7]~q ),
	.datad(!\im|Mux10~5_combout ),
	.datae(!\im|Mux12~3_combout ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~50 .extended_lut = "off";
defparam \CPU|mux3|z[7]~50 .lut_mask = 64'h00000A0000000000;
defparam \CPU|mux3|z[7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N21
cyclonev_lcell_comb \CPU|mux3|z[7]~49 (
// Equation(s):
// \CPU|mux3|z[7]~49_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[7][7]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[6][7]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[5][7]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[4][7]~q  ) ) )

	.dataa(!\CPU|rf|rf[5][7]~q ),
	.datab(!\CPU|rf|rf[4][7]~q ),
	.datac(!\CPU|rf|rf[7][7]~q ),
	.datad(!\CPU|rf|rf[6][7]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~49 .extended_lut = "off";
defparam \CPU|mux3|z[7]~49 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|mux3|z[7]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \CPU|mux3|z[7]~51 (
// Equation(s):
// \CPU|mux3|z[7]~51_combout  = ( \CPU|rf|rf[8][7]~q  & ( \CPU|rf|rf[10][7]~q  & ( (!\im|Mux12~3_combout  & (!\im|Mux10~5_combout  & !\mem_read~0_combout )) ) ) ) # ( !\CPU|rf|rf[8][7]~q  & ( \CPU|rf|rf[10][7]~q  & ( (!\im|Mux12~3_combout  & 
// (\im|Mux11~3_combout  & (!\im|Mux10~5_combout  & !\mem_read~0_combout ))) ) ) ) # ( \CPU|rf|rf[8][7]~q  & ( !\CPU|rf|rf[10][7]~q  & ( (!\im|Mux12~3_combout  & (!\im|Mux11~3_combout  & (!\im|Mux10~5_combout  & !\mem_read~0_combout ))) ) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\mem_read~0_combout ),
	.datae(!\CPU|rf|rf[8][7]~q ),
	.dataf(!\CPU|rf|rf[10][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~51 .extended_lut = "off";
defparam \CPU|mux3|z[7]~51 .lut_mask = 64'h000080002000A000;
defparam \CPU|mux3|z[7]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \CPU|mux3|z[7]~52 (
// Equation(s):
// \CPU|mux3|z[7]~52_combout  = ( \CPU|mux3|z[7]~49_combout  & ( \CPU|mux3|z[7]~51_combout  & ( ((\CPU|adder2|generate_N_bit_Adder[7].f|s~combout  & \CPU|mux3|z[7]~0_combout )) # (\CPU|mux3|z[7]~3_combout ) ) ) ) # ( !\CPU|mux3|z[7]~49_combout  & ( 
// \CPU|mux3|z[7]~51_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[7]~3_combout ) # (\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ))) ) ) ) # ( \CPU|mux3|z[7]~49_combout  & ( !\CPU|mux3|z[7]~51_combout  & ( (!\CPU|mux3|z[7]~0_combout  & 
// (((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|adder2|generate_N_bit_Adder[7].f|s~combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[7]~50_combout ))))) ) ) ) # ( !\CPU|mux3|z[7]~49_combout  & ( 
// !\CPU|mux3|z[7]~51_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|adder2|generate_N_bit_Adder[7].f|s~combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[7]~50_combout ))))) ) ) )

	.dataa(!\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ),
	.datab(!\CPU|mux3|z[7]~50_combout ),
	.datac(!\CPU|mux3|z[7]~0_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[7]~49_combout ),
	.dataf(!\CPU|mux3|z[7]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~52 .extended_lut = "off";
defparam \CPU|mux3|z[7]~52 .lut_mask = 64'h050305F3050F05FF;
defparam \CPU|mux3|z[7]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N27
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout  = ( \CPU|mux2|z[7]~48_combout  & ( \CPU|mux2|z[7]~50_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[7]~52_combout ) # 
// (\CPU|mux3|z[7]~145_combout ))))) ) ) ) # ( !\CPU|mux2|z[7]~48_combout  & ( \CPU|mux2|z[7]~50_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[7]~52_combout ) # (\CPU|mux3|z[7]~145_combout ))))) ) ) ) # ( 
// \CPU|mux2|z[7]~48_combout  & ( !\CPU|mux2|z[7]~50_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[7]~52_combout ) # (\CPU|mux3|z[7]~145_combout ))))) ) ) ) # ( !\CPU|mux2|z[7]~48_combout  & ( 
// !\CPU|mux2|z[7]~50_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ ((((!\CPU|mux3|z[7]~145_combout  & !\CPU|mux3|z[7]~52_combout )) # (\CPU|decode|mov_src~2_combout ))) ) ) )

	.dataa(!\CPU|decode|mov_src~2_combout ),
	.datab(!\CPU|mux3|z[7]~145_combout ),
	.datac(!\CPU|mux3|z[7]~52_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(!\CPU|mux2|z[7]~48_combout ),
	.dataf(!\CPU|mux2|z[7]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0 .lut_mask = 64'h2AD5D52AD52AD52A;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N38
dffeas \CPU|rf|rf[1][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \CPU|rf|rf[3][13]~feeder (
// Equation(s):
// \CPU|rf|rf[3][13]~feeder_combout  = ( \CPU|rf|rf~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[3][13]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N47
dffeas \CPU|rf|rf[3][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N26
dffeas \CPU|rf|rf[2][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \CPU|rf|rf[0][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N42
cyclonev_lcell_comb \CPU|mux3|z[13]~157 (
// Equation(s):
// \CPU|mux3|z[13]~157_combout  = ( !\CPU|mux_reg1|z[1]~0_combout  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][13]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][13]~q ))))) ) ) # ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[2][13]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[3][13]~q ))))) ) )

	.dataa(!\CPU|rf|rf[1][13]~q ),
	.datab(!\CPU|rf|rf[3][13]~q ),
	.datac(!\CPU|rf|rf[2][13]~q ),
	.datad(!\CPU|mux3|z[7]~1_combout ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(!\CPU|rf|rf[0][13]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[13]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[13]~157 .extended_lut = "on";
defparam \CPU|mux3|z[13]~157 .lut_mask = 64'h0F000F0055003300;
defparam \CPU|mux3|z[13]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \CPU|mux3|z[13]~105 (
// Equation(s):
// \CPU|mux3|z[13]~105_combout  = ( \CPU|mux3|z[13]~23_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[13]~23_combout  & ( (!\CPU|decode|mov_src~2_combout  & \CPU|mux3|z[13]~157_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mov_src~2_combout ),
	.datad(!\CPU|mux3|z[13]~157_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[13]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[13]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[13]~105 .extended_lut = "off";
defparam \CPU|mux3|z[13]~105 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \CPU|mux3|z[13]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N45
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0 (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  = ( \im|Mux1~0_combout  & ( (\CPU|ff|q [7] & (\CPU|ff|q [10] & (\CPU|ff|q [8] & \CPU|ff|q [9]))) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(!\CPU|ff|q [10]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [9]),
	.datae(gnd),
	.dataf(!\im|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0 .lut_mask = 64'h0000000000010001;
defparam \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N39
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[13].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[13].f|s~combout  = ( \CPU|ff|q [11] & ( !\CPU|ff|q [13] $ (((!\CPU|ff|q [12]) # (!\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout ))) ) ) # ( !\CPU|ff|q [11] & ( \CPU|ff|q [13] ) )

	.dataa(!\CPU|ff|q [13]),
	.datab(gnd),
	.datac(!\CPU|ff|q [12]),
	.datad(!\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ff|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[13].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[13].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[13].f|s .lut_mask = 64'h55555555555A555A;
defparam \CPU|adder1|generate_N_bit_Adder[13].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \CPU|ff|q[13]~feeder (
// Equation(s):
// \CPU|ff|q[13]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[13].f|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|adder1|generate_N_bit_Adder[13].f|s~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[13]~feeder .extended_lut = "off";
defparam \CPU|ff|q[13]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \CPU|ff|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N9
cyclonev_lcell_comb \CPU|mux1|z[13]~23 (
// Equation(s):
// \CPU|mux1|z[13]~23_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[13]~40_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[13]~40_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[13]~40_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan3~7_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan0~3_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[13]~23 .extended_lut = "off";
defparam \CPU|mux1|z[13]~23 .lut_mask = 64'h30100000FCDCCCCC;
defparam \CPU|mux1|z[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \CPU|ff|q[14]~feeder (
// Equation(s):
// \CPU|ff|q[14]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[14].f|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[14]~feeder .extended_lut = "off";
defparam \CPU|ff|q[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|ff|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \CPU|mux2|z[13]~22 (
// Equation(s):
// \CPU|mux2|z[13]~22_combout  = ( \CPU|rf|rf[1][13]~q  & ( \CPU|rf|rf[3][13]~q  & ( ((!\im|Mux19~7_combout  & (\CPU|rf|rf[0][13]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[2][13]~q )))) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[1][13]~q  & ( 
// \CPU|rf|rf[3][13]~q  & ( (!\im|Mux20~2_combout  & ((!\im|Mux19~7_combout  & (\CPU|rf|rf[0][13]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[2][13]~q ))))) # (\im|Mux20~2_combout  & (((\im|Mux19~7_combout )))) ) ) ) # ( \CPU|rf|rf[1][13]~q  & ( 
// !\CPU|rf|rf[3][13]~q  & ( (!\im|Mux20~2_combout  & ((!\im|Mux19~7_combout  & (\CPU|rf|rf[0][13]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[2][13]~q ))))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )))) ) ) ) # ( !\CPU|rf|rf[1][13]~q  & ( 
// !\CPU|rf|rf[3][13]~q  & ( (!\im|Mux20~2_combout  & ((!\im|Mux19~7_combout  & (\CPU|rf|rf[0][13]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[2][13]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[0][13]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\im|Mux19~7_combout ),
	.datad(!\CPU|rf|rf[2][13]~q ),
	.datae(!\CPU|rf|rf[1][13]~q ),
	.dataf(!\CPU|rf|rf[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[13]~22 .extended_lut = "off";
defparam \CPU|mux2|z[13]~22 .lut_mask = 64'h404C707C434F737F;
defparam \CPU|mux2|z[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \CPU|mux2|z[13]~23 (
// Equation(s):
// \CPU|mux2|z[13]~23_combout  = ( \CPU|mux2|z[13]~22_combout  & ( \CPU|mux2|z[12]~6_combout  & ( \CPU|mux2|z[12]~7_combout  ) ) ) # ( \CPU|mux2|z[13]~22_combout  & ( !\CPU|mux2|z[12]~6_combout  & ( (\im|Mux10~5_combout  & \CPU|mux2|z[12]~7_combout ) ) ) ) # 
// ( !\CPU|mux2|z[13]~22_combout  & ( !\CPU|mux2|z[12]~6_combout  & ( (\im|Mux10~5_combout  & \CPU|mux2|z[12]~7_combout ) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[12]~7_combout ),
	.datad(gnd),
	.datae(!\CPU|mux2|z[13]~22_combout ),
	.dataf(!\CPU|mux2|z[12]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[13]~23 .extended_lut = "off";
defparam \CPU|mux2|z[13]~23 .lut_mask = 64'h0505050500000F0F;
defparam \CPU|mux2|z[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout  = ( \CPU|mux3|z[13]~23_combout  & ( \CPU|mux2|z[13]~23_combout  & ( (\CPU|decode|mux1|z[0]~2_combout  & \CPU|decode|mov_src~2_combout ) ) ) ) # ( !\CPU|mux3|z[13]~23_combout  & ( 
// \CPU|mux2|z[13]~23_combout  & ( (\CPU|decode|mux1|z[0]~2_combout  & ((!\CPU|mux3|z[13]~157_combout ) # (\CPU|decode|mov_src~2_combout ))) ) ) ) # ( \CPU|mux3|z[13]~23_combout  & ( !\CPU|mux2|z[13]~23_combout  & ( (\CPU|decode|mov_src~2_combout  & 
// (!\CPU|mux2|z[13]~21_combout  $ (\CPU|decode|mux1|z[0]~2_combout ))) ) ) ) # ( !\CPU|mux3|z[13]~23_combout  & ( !\CPU|mux2|z[13]~23_combout  & ( (!\CPU|mux3|z[13]~157_combout  & (!\CPU|mux2|z[13]~21_combout  $ ((\CPU|decode|mux1|z[0]~2_combout )))) # 
// (\CPU|mux3|z[13]~157_combout  & (\CPU|decode|mov_src~2_combout  & (!\CPU|mux2|z[13]~21_combout  $ (\CPU|decode|mux1|z[0]~2_combout )))) ) ) )

	.dataa(!\CPU|mux2|z[13]~21_combout ),
	.datab(!\CPU|mux3|z[13]~157_combout ),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(!\CPU|mux3|z[13]~23_combout ),
	.dataf(!\CPU|mux2|z[13]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1 .lut_mask = 64'h84A500A50C0F000F;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  = ( \CPU|mux3|z[11]~34_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & (\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout  & \CPU|mux3|z[12]~29_combout )) # 
// (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & ((\CPU|mux3|z[12]~29_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ))))) ) ) ) # ( !\CPU|mux3|z[11]~34_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & 
// ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout  & (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & \CPU|mux3|z[12]~29_combout )) ) ) ) # ( \CPU|mux3|z[11]~34_combout  & ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout  & ((\CPU|mux3|z[12]~29_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ))) ) ) ) # ( 
// !\CPU|mux3|z[11]~34_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & 
// (\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout  & \CPU|mux3|z[12]~29_combout )) # (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & ((\CPU|mux3|z[12]~29_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ))))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ),
	.datad(!\CPU|mux3|z[12]~29_combout ),
	.datae(!\CPU|mux3|z[11]~34_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2 .lut_mask = 64'h022A22AA0022022A;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N21
cyclonev_lcell_comb \CPU|rf|rf~3 (
// Equation(s):
// \CPU|rf|rf~3_combout  = ( \comb~12_combout  & ( (!\mem_read~combout  & (\reset~input_o  & \CPU|alu|mux0|mux2|z[14]~25_combout )) ) ) # ( !\comb~12_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[14]~25_combout )) # 
// (\mem_read~combout  & ((\mux1|z[9]~1_combout ))))) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\reset~input_o ),
	.datac(!\CPU|alu|mux0|mux2|z[14]~25_combout ),
	.datad(!\mux1|z[9]~1_combout ),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~3 .extended_lut = "off";
defparam \CPU|rf|rf~3 .lut_mask = 64'h0213021302020202;
defparam \CPU|rf|rf~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N56
dffeas \CPU|rf|rf[2][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \CPU|rf|rf[0][14]~feeder (
// Equation(s):
// \CPU|rf|rf[0][14]~feeder_combout  = ( \CPU|rf|rf~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][14]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N38
dffeas \CPU|rf|rf[0][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N17
dffeas \CPU|rf|rf[3][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N14
dffeas \CPU|rf|rf[1][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N15
cyclonev_lcell_comb \CPU|mux2|z[14]~18 (
// Equation(s):
// \CPU|mux2|z[14]~18_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[1][14]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][14]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][14]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[1][14]~q  & ( 
// (\CPU|rf|rf[0][14]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[1][14]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][14]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][14]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[1][14]~q  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[0][14]~q ) ) ) )

	.dataa(!\CPU|rf|rf[2][14]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[0][14]~q ),
	.datad(!\CPU|rf|rf[3][14]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[14]~18 .extended_lut = "off";
defparam \CPU|mux2|z[14]~18 .lut_mask = 64'h0C0C44773F3F4477;
defparam \CPU|mux2|z[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N26
dffeas \CPU|rf|rf[6][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N8
dffeas \CPU|rf|rf[4][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N2
dffeas \CPU|rf|rf[5][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N53
dffeas \CPU|rf|rf[7][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N3
cyclonev_lcell_comb \CPU|mux2|z[14]~15 (
// Equation(s):
// \CPU|mux2|z[14]~15_combout  = ( \CPU|rf|rf[5][14]~q  & ( \CPU|rf|rf[7][14]~q  & ( ((!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][14]~q ))) # (\im|Mux19~7_combout  & (\CPU|rf|rf[6][14]~q ))) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[5][14]~q  & ( 
// \CPU|rf|rf[7][14]~q  & ( (!\im|Mux20~2_combout  & ((!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][14]~q ))) # (\im|Mux19~7_combout  & (\CPU|rf|rf[6][14]~q )))) # (\im|Mux20~2_combout  & (((\im|Mux19~7_combout )))) ) ) ) # ( \CPU|rf|rf[5][14]~q  & ( 
// !\CPU|rf|rf[7][14]~q  & ( (!\im|Mux20~2_combout  & ((!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][14]~q ))) # (\im|Mux19~7_combout  & (\CPU|rf|rf[6][14]~q )))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )))) ) ) ) # ( !\CPU|rf|rf[5][14]~q  & ( 
// !\CPU|rf|rf[7][14]~q  & ( (!\im|Mux20~2_combout  & ((!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][14]~q ))) # (\im|Mux19~7_combout  & (\CPU|rf|rf[6][14]~q )))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[6][14]~q ),
	.datac(!\CPU|rf|rf[4][14]~q ),
	.datad(!\im|Mux19~7_combout ),
	.datae(!\CPU|rf|rf[5][14]~q ),
	.dataf(!\CPU|rf|rf[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[14]~15 .extended_lut = "off";
defparam \CPU|mux2|z[14]~15 .lut_mask = 64'h0A225F220A775F77;
defparam \CPU|mux2|z[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N20
dffeas \CPU|rf|rf[9][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N50
dffeas \CPU|rf|rf[8][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y19_N56
dffeas \CPU|rf|rf[10][14] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][14] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N3
cyclonev_lcell_comb \CPU|mux2|z[14]~16 (
// Equation(s):
// \CPU|mux2|z[14]~16_combout  = ( \CPU|rf|rf[10][14]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (\CPU|rf|rf[8][14]~q ) # (\CPU|mux2|z[5]~3_combout ) ) ) ) # ( !\CPU|rf|rf[10][14]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & 
// \CPU|rf|rf[8][14]~q ) ) ) ) # ( \CPU|rf|rf[10][14]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( (\CPU|rf|rf[9][14]~q  & \CPU|mux2|z[5]~3_combout ) ) ) ) # ( !\CPU|rf|rf[10][14]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( (\CPU|rf|rf[9][14]~q  & 
// \CPU|mux2|z[5]~3_combout ) ) ) )

	.dataa(!\CPU|rf|rf[9][14]~q ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~3_combout ),
	.datad(!\CPU|rf|rf[8][14]~q ),
	.datae(!\CPU|rf|rf[10][14]~q ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[14]~16 .extended_lut = "off";
defparam \CPU|mux2|z[14]~16 .lut_mask = 64'h0505050500F00FFF;
defparam \CPU|mux2|z[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N18
cyclonev_lcell_comb \CPU|mux2|z[14]~17 (
// Equation(s):
// \CPU|mux2|z[14]~17_combout  = ( \CPU|mux2|z[14]~16_combout  & ( \CPU|adder2|generate_N_bit_Adder[14].f|s~combout  & ( (\im|Mux17~5_combout ) # (\CPU|mux2|z[14]~15_combout ) ) ) ) # ( !\CPU|mux2|z[14]~16_combout  & ( 
// \CPU|adder2|generate_N_bit_Adder[14].f|s~combout  & ( (!\im|Mux17~5_combout  & ((\CPU|mux2|z[14]~15_combout ))) # (\im|Mux17~5_combout  & (\CPU|mux2|z[5]~1_combout )) ) ) ) # ( \CPU|mux2|z[14]~16_combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[14].f|s~combout  & ( (!\im|Mux17~5_combout  & ((\CPU|mux2|z[14]~15_combout ))) # (\im|Mux17~5_combout  & (!\CPU|mux2|z[5]~1_combout )) ) ) ) # ( !\CPU|mux2|z[14]~16_combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[14].f|s~combout  & ( (\CPU|mux2|z[14]~15_combout  & !\im|Mux17~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[5]~1_combout ),
	.datac(!\CPU|mux2|z[14]~15_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(!\CPU|mux2|z[14]~16_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[14].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[14]~17 .extended_lut = "off";
defparam \CPU|mux2|z[14]~17 .lut_mask = 64'h0F000FCC0F330FFF;
defparam \CPU|mux2|z[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N15
cyclonev_lcell_comb \im|Mux9~5 (
// Equation(s):
// \im|Mux9~5_combout  = ( !\im|Mux3~5_combout  & ( (!\im|Mux9~4_combout  & !\im|Mux9~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux9~4_combout ),
	.datad(!\im|Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~5 .extended_lut = "off";
defparam \im|Mux9~5 .lut_mask = 64'hF000F00000000000;
defparam \im|Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N36
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[14]~2 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( \im|Mux9~5_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (((!\CPU|mux2|z[14]~17_combout ) # (\CPU|mux2|z[12]~7_combout )))) # (\CPU|mux2|z[12]~6_combout  & 
// ((!\CPU|mux2|z[14]~18_combout ) # ((!\CPU|mux2|z[12]~7_combout )))) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( \im|Mux9~5_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (((\CPU|mux2|z[14]~17_combout  & !\CPU|mux2|z[12]~7_combout )))) # 
// (\CPU|mux2|z[12]~6_combout  & (\CPU|mux2|z[14]~18_combout  & ((\CPU|mux2|z[12]~7_combout )))) ) ) ) # ( \CPU|decode|mux1|z[0]~2_combout  & ( !\im|Mux9~5_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (((!\CPU|mux2|z[14]~17_combout  & 
// !\CPU|mux2|z[12]~7_combout )))) # (\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[14]~18_combout ) # ((!\CPU|mux2|z[12]~7_combout )))) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( !\im|Mux9~5_combout  & ( (!\CPU|mux2|z[12]~6_combout  & 
// (((\CPU|mux2|z[12]~7_combout ) # (\CPU|mux2|z[14]~17_combout )))) # (\CPU|mux2|z[12]~6_combout  & (\CPU|mux2|z[14]~18_combout  & ((\CPU|mux2|z[12]~7_combout )))) ) ) )

	.dataa(!\CPU|mux2|z[14]~18_combout ),
	.datab(!\CPU|mux2|z[14]~17_combout ),
	.datac(!\CPU|mux2|z[12]~6_combout ),
	.datad(!\CPU|mux2|z[12]~7_combout ),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(!\im|Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[14]~2 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[14]~2 .lut_mask = 64'h30F5CF0A3005CFFA;
defparam \CPU|alu|arithmetic|adder|mux0|z[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout  & ( (!\CPU|mux3|z[14]~18_combout ) # (\CPU|decode|mov_src~2_combout ) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout  & ( 
// (\CPU|mux3|z[14]~18_combout  & !\CPU|decode|mov_src~2_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[14]~18_combout ),
	.datac(gnd),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0 .lut_mask = 64'h33003300CCFFCCFF;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N14
dffeas \CPU|rf|rf[2][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \CPU|rf|rf[3][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N38
dffeas \CPU|rf|rf[1][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \CPU|mux2|z[15]~13 (
// Equation(s):
// \CPU|mux2|z[15]~13_combout  = ( \CPU|rf|rf[1][15]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][15]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][15]~q ))) ) ) ) # ( !\CPU|rf|rf[1][15]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][15]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][15]~q ))) ) ) ) # ( \CPU|rf|rf[1][15]~q  & ( !\im|Mux19~7_combout  & ( (\CPU|rf|rf[0][15]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[1][15]~q  & ( 
// !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[0][15]~q ) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[0][15]~q ),
	.datac(!\CPU|rf|rf[2][15]~q ),
	.datad(!\CPU|rf|rf[3][15]~q ),
	.datae(!\CPU|rf|rf[1][15]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[15]~13 .extended_lut = "off";
defparam \CPU|mux2|z[15]~13 .lut_mask = 64'h222277770A5F0A5F;
defparam \CPU|mux2|z[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N39
cyclonev_lcell_comb \CPU|mux2|z[15]~14 (
// Equation(s):
// \CPU|mux2|z[15]~14_combout  = ( \CPU|mux2|z[12]~6_combout  & ( (\CPU|mux2|z[15]~13_combout  & \CPU|mux2|z[12]~7_combout ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( (!\im|Mux8~8_combout  & \CPU|mux2|z[12]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[15]~13_combout ),
	.datac(!\im|Mux8~8_combout ),
	.datad(!\CPU|mux2|z[12]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[12]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[15]~14 .extended_lut = "off";
defparam \CPU|mux2|z[15]~14 .lut_mask = 64'h00F000F000330033;
defparam \CPU|mux2|z[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N35
dffeas \CPU|rf|rf[4][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N2
dffeas \CPU|rf|rf[7][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \CPU|rf|rf[5][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N26
dffeas \CPU|rf|rf[6][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N27
cyclonev_lcell_comb \CPU|mux2|z[15]~10 (
// Equation(s):
// \CPU|mux2|z[15]~10_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[6][15]~q  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[7][15]~q ) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[6][15]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[4][15]~q )) # 
// (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][15]~q ))) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[6][15]~q  & ( (\CPU|rf|rf[7][15]~q  & \im|Mux20~2_combout ) ) ) ) # ( !\im|Mux19~7_combout  & ( !\CPU|rf|rf[6][15]~q  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[4][15]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][15]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[4][15]~q ),
	.datab(!\CPU|rf|rf[7][15]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[5][15]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[15]~10 .extended_lut = "off";
defparam \CPU|mux2|z[15]~10 .lut_mask = 64'h505F0303505FF3F3;
defparam \CPU|mux2|z[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \CPU|ff|q[15]~feeder (
// Equation(s):
// \CPU|ff|q[15]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[15].f|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[15].f|s~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[15]~feeder .extended_lut = "off";
defparam \CPU|ff|q[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|ff|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N6
cyclonev_lcell_comb \CPU|mux1|z[15]~25 (
// Equation(s):
// \CPU|mux1|z[15]~25_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[15]~26_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[15]~26_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[15]~26_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan3~7_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan1~4_combout ),
	.datad(!\deco|LessThan0~3_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[15]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[15]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[15]~25 .extended_lut = "off";
defparam \CPU|mux1|z[15]~25 .lut_mask = 64'h31000000FDCCCCCC;
defparam \CPU|mux1|z[15]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N44
dffeas \CPU|ff|q[15] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[15]~feeder_combout ),
	.asdata(\CPU|mux1|z[15]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[15] .is_wysiwyg = "true";
defparam \CPU|ff|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N27
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[15].f|s~0 (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout  = ( \CPU|ff|q [7] & ( (\CPU|ff|q [12] & (\CPU|ff|q [10] & (\CPU|ff|q [13] & \CPU|ff|q [14]))) ) )

	.dataa(!\CPU|ff|q [12]),
	.datab(!\CPU|ff|q [10]),
	.datac(!\CPU|ff|q [13]),
	.datad(!\CPU|ff|q [14]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[15].f|s~0 .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[15].f|s~0 .lut_mask = 64'h0000000000010001;
defparam \CPU|adder1|generate_N_bit_Adder[15].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[15].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[15].f|s~combout  = ( \im|Mux1~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout  & ( !\CPU|ff|q [15] $ (((!\CPU|ff|q [8]) # ((!\CPU|ff|q [11]) # (!\CPU|ff|q [9])))) ) ) ) # ( !\im|Mux1~0_combout  & ( 
// \CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout  & ( \CPU|ff|q [15] ) ) ) # ( \im|Mux1~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout  & ( \CPU|ff|q [15] ) ) ) # ( !\im|Mux1~0_combout  & ( 
// !\CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout  & ( \CPU|ff|q [15] ) ) )

	.dataa(!\CPU|ff|q [15]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [11]),
	.datad(!\CPU|ff|q [9]),
	.datae(!\im|Mux1~0_combout ),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[15].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[15].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[15].f|s .lut_mask = 64'h5555555555555556;
defparam \CPU|adder1|generate_N_bit_Adder[15].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[13].f|c_out~1 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[13].f|c_out~1_combout  = ( \CPU|ff|q [13] & ( (\CPU|ff|q [10] & (\CPU|ff|q [8] & \CPU|ff|q [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [10]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [9]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[13].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[13].f|c_out~1 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[13].f|c_out~1 .lut_mask = 64'h0000000000030003;
defparam \CPU|adder2|generate_N_bit_Adder[13].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  = ( \CPU|ff|q [12] & ( \CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout  & ( (\CPU|ff|q [11] & (\CPU|adder2|generate_N_bit_Adder[13].f|c_out~1_combout  & (!\im|Mux1~0_combout  $ (!\CPU|ff|q 
// [7])))) ) ) )

	.dataa(!\im|Mux1~0_combout ),
	.datab(!\CPU|ff|q [11]),
	.datac(!\CPU|adder2|generate_N_bit_Adder[13].f|c_out~1_combout ),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [12]),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[6].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0 .lut_mask = 64'h0000000000000102;
defparam \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N57
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[15].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[15].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[14].f|s~combout  $ (!\CPU|adder1|generate_N_bit_Adder[15].f|s~combout ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[15].f|s~combout  ) )

	.dataa(!\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|adder1|generate_N_bit_Adder[15].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[15].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[15].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[15].f|s .lut_mask = 64'h00FF00FF55AA55AA;
defparam \CPU|adder2|generate_N_bit_Adder[15].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N32
dffeas \CPU|rf|rf[9][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N59
dffeas \CPU|rf|rf[8][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y23_N8
dffeas \CPU|rf|rf[10][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N45
cyclonev_lcell_comb \CPU|mux2|z[15]~11 (
// Equation(s):
// \CPU|mux2|z[15]~11_combout  = ( \CPU|rf|rf[10][15]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[9][15]~q ))) # (\CPU|mux2|z[5]~2_combout  & (((\CPU|rf|rf[8][15]~q )) # (\CPU|mux2|z[5]~3_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][15]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[9][15]~q ))) # (\CPU|mux2|z[5]~2_combout  & (!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][15]~q )))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[9][15]~q ),
	.datad(!\CPU|rf|rf[8][15]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[15]~11 .extended_lut = "off";
defparam \CPU|mux2|z[15]~11 .lut_mask = 64'h0246024613571357;
defparam \CPU|mux2|z[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \CPU|mux2|z[15]~12 (
// Equation(s):
// \CPU|mux2|z[15]~12_combout  = ( \CPU|mux2|z[15]~11_combout  & ( (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout ) # (\CPU|adder2|generate_N_bit_Adder[15].f|s~combout ))) ) ) # ( !\CPU|mux2|z[15]~11_combout  & ( (\im|Mux17~5_combout  & 
// (\CPU|adder2|generate_N_bit_Adder[15].f|s~combout  & \CPU|mux2|z[5]~1_combout )) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(gnd),
	.datac(!\CPU|adder2|generate_N_bit_Adder[15].f|s~combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[15]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[15]~12 .extended_lut = "off";
defparam \CPU|mux2|z[15]~12 .lut_mask = 64'h0005000555055505;
defparam \CPU|mux2|z[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[15]~1 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  = ( \im|Mux17~5_combout  & ( \CPU|mux2|z[7]~9_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[15]~14_combout  & !\CPU|mux2|z[15]~12_combout ))) ) ) ) # ( !\im|Mux17~5_combout  & ( 
// \CPU|mux2|z[7]~9_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[15]~14_combout  & (!\CPU|mux2|z[15]~10_combout  & !\CPU|mux2|z[15]~12_combout )))) ) ) ) # ( \im|Mux17~5_combout  & ( !\CPU|mux2|z[7]~9_combout  & ( 
// !\CPU|mux2|z[15]~14_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) ) ) # ( !\im|Mux17~5_combout  & ( !\CPU|mux2|z[7]~9_combout  & ( !\CPU|mux2|z[15]~14_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) ) )

	.dataa(!\CPU|mux2|z[15]~14_combout ),
	.datab(!\CPU|mux2|z[15]~10_combout ),
	.datac(!\CPU|mux2|z[15]~12_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(!\im|Mux17~5_combout ),
	.dataf(!\CPU|mux2|z[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[15]~1 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[15]~1 .lut_mask = 64'h55AA55AA7F805FA0;
defparam \CPU|alu|arithmetic|adder|mux0|z[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|mux3|z[15]~14_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  $ 
// (((\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ) # (\CPU|mux3|z[14]~19_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|mux3|z[15]~14_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  
// $ (((!\CPU|mux3|z[14]~19_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout )) # (\CPU|mux3|z[14]~19_combout  & ((\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ))))) ) ) ) # ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|mux3|z[15]~14_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  $ 
// (((!\CPU|mux3|z[14]~19_combout  & !\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|mux3|z[15]~14_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  
// $ (((!\CPU|mux3|z[14]~19_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ) # (!\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ))) # (\CPU|mux3|z[14]~19_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & !\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[14]~19_combout ),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.dataf(!\CPU|mux3|z[15]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s .lut_mask = 64'h366C66CCC9939933;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N9
cyclonev_lcell_comb \CPU|rf|rf[0][16]~feeder (
// Equation(s):
// \CPU|rf|rf[0][16]~feeder_combout  = ( \CPU|rf|rf~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][16]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y19_N11
dffeas \CPU|rf|rf[0][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N8
dffeas \CPU|rf|rf[3][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N8
dffeas \CPU|rf|rf[2][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N36
cyclonev_lcell_comb \CPU|mux3|z[16]~2 (
// Equation(s):
// \CPU|mux3|z[16]~2_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[1][16]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[3][16]~q ) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[1][16]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & 
// (\CPU|rf|rf[0][16]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[2][16]~q ))) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[1][16]~q  & ( (\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[3][16]~q ) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// !\CPU|rf|rf[1][16]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[0][16]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[2][16]~q ))) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|rf|rf[0][16]~q ),
	.datac(!\CPU|rf|rf[3][16]~q ),
	.datad(!\CPU|rf|rf[2][16]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[16]~2 .extended_lut = "off";
defparam \CPU|mux3|z[16]~2 .lut_mask = 64'h227705052277AFAF;
defparam \CPU|mux3|z[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N33
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[16].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[16].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[16].f|s~combout  & ( (!\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ) # ((!\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ) # 
// (!\CPU|adder1|generate_N_bit_Adder[15].f|s~combout )) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[16].f|s~combout  & ( (\CPU|adder1|generate_N_bit_Adder[14].f|s~combout  & (\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  & 
// \CPU|adder1|generate_N_bit_Adder[15].f|s~combout )) ) )

	.dataa(!\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ),
	.datab(gnd),
	.datac(!\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[15].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[16].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[16].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[16].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[16].f|s .lut_mask = 64'h00050005FFFAFFFA;
defparam \CPU|adder2|generate_N_bit_Adder[16].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N26
dffeas \CPU|rf|rf[8][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N41
dffeas \CPU|rf|rf[9][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N35
dffeas \CPU|rf|rf[10][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N21
cyclonev_lcell_comb \CPU|mux3|z[16]~7 (
// Equation(s):
// \CPU|mux3|z[16]~7_combout  = ( \CPU|rf|rf[10][16]~q  & ( (!\CPU|mux3|z[7]~6_combout  & (\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[8][16]~q ))) # (\CPU|mux3|z[7]~6_combout  & (((\CPU|rf|rf[9][16]~q )) # (\CPU|mux3|z[7]~5_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][16]~q  & ( (!\CPU|mux3|z[7]~6_combout  & (\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[8][16]~q ))) # (\CPU|mux3|z[7]~6_combout  & (!\CPU|mux3|z[7]~5_combout  & ((\CPU|rf|rf[9][16]~q )))) ) )

	.dataa(!\CPU|mux3|z[7]~6_combout ),
	.datab(!\CPU|mux3|z[7]~5_combout ),
	.datac(!\CPU|rf|rf[8][16]~q ),
	.datad(!\CPU|rf|rf[9][16]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[16]~7 .extended_lut = "off";
defparam \CPU|mux3|z[16]~7 .lut_mask = 64'h0246024613571357;
defparam \CPU|mux3|z[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N50
dffeas \CPU|rf|rf[5][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N8
dffeas \CPU|rf|rf[7][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N53
dffeas \CPU|rf|rf[6][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N35
dffeas \CPU|rf|rf[4][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N9
cyclonev_lcell_comb \CPU|mux3|z[16]~4 (
// Equation(s):
// \CPU|mux3|z[16]~4_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[4][16]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[6][16]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[7][16]~q )) ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( 
// \CPU|rf|rf[4][16]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[5][16]~q ) ) ) ) # ( \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|rf|rf[4][16]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[6][16]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (\CPU|rf|rf[7][16]~q )) ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|rf|rf[4][16]~q  & ( (\CPU|rf|rf[5][16]~q  & \CPU|mux_reg1|z[0]~1_combout ) ) ) )

	.dataa(!\CPU|rf|rf[5][16]~q ),
	.datab(!\CPU|mux_reg1|z[0]~1_combout ),
	.datac(!\CPU|rf|rf[7][16]~q ),
	.datad(!\CPU|rf|rf[6][16]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|rf|rf[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[16]~4 .extended_lut = "off";
defparam \CPU|mux3|z[16]~4 .lut_mask = 64'h111103CFDDDD03CF;
defparam \CPU|mux3|z[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \CPU|mux3|z[16]~8 (
// Equation(s):
// \CPU|mux3|z[16]~8_combout  = ( \CPU|mux3|z[16]~4_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|adder2|generate_N_bit_Adder[16].f|s~combout )) # 
// (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[16]~7_combout ))))) ) ) # ( !\CPU|mux3|z[16]~4_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|adder2|generate_N_bit_Adder[16].f|s~combout )) # (\CPU|mux3|z[7]~3_combout  & 
// ((\CPU|mux3|z[16]~7_combout ))))) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[16].f|s~combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[16]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[16]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[16]~8 .extended_lut = "off";
defparam \CPU|mux3|z[16]~8 .lut_mask = 64'h101510151A1F1A1F;
defparam \CPU|mux3|z[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N3
cyclonev_lcell_comb \CPU|mux3|z[16]~9 (
// Equation(s):
// \CPU|mux3|z[16]~9_combout  = ( \CPU|mux3|z[16]~8_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[16]~8_combout  & ( (\CPU|mux3|z[16]~2_combout  & (!\CPU|mux3|z[7]~1_combout  & !\CPU|decode|mov_src~2_combout )) ) )

	.dataa(!\CPU|mux3|z[16]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|mux3|z[7]~1_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[16]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[16]~9 .extended_lut = "off";
defparam \CPU|mux3|z[16]~9 .lut_mask = 64'h50005000FF00FF00;
defparam \CPU|mux3|z[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N44
dffeas \CPU|rf|rf[7][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \CPU|rf|rf[4][17]~feeder (
// Equation(s):
// \CPU|rf|rf[4][17]~feeder_combout  = ( \CPU|rf|rf~19_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[4][17]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N35
dffeas \CPU|rf|rf[4][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y19_N23
dffeas \CPU|rf|rf[5][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N45
cyclonev_lcell_comb \CPU|mux3|z[17]~91 (
// Equation(s):
// \CPU|mux3|z[17]~91_combout  = ( \CPU|rf|rf[5][17]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][17]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[7][17]~q ))) ) ) ) # ( !\CPU|rf|rf[5][17]~q  & ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][17]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[7][17]~q ))) ) ) ) # ( \CPU|rf|rf[5][17]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (\CPU|rf|rf[4][17]~q ) # 
// (\CPU|mux_reg1|z[0]~1_combout ) ) ) ) # ( !\CPU|rf|rf[5][17]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & \CPU|rf|rf[4][17]~q ) ) ) )

	.dataa(!\CPU|rf|rf[6][17]~q ),
	.datab(!\CPU|rf|rf[7][17]~q ),
	.datac(!\CPU|mux_reg1|z[0]~1_combout ),
	.datad(!\CPU|rf|rf[4][17]~q ),
	.datae(!\CPU|rf|rf[5][17]~q ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[17]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[17]~91 .extended_lut = "off";
defparam \CPU|mux3|z[17]~91 .lut_mask = 64'h00F00FFF53535353;
defparam \CPU|mux3|z[17]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N54
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  = ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (\CPU|adder1|generate_N_bit_Adder[14].f|s~combout  & (\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  & (!\CPU|ff|q [16] & 
// \CPU|adder1|generate_N_bit_Adder[15].f|s~combout ))) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (\CPU|adder1|generate_N_bit_Adder[14].f|s~combout  & (\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  & (\CPU|ff|q [16] & 
// \CPU|adder1|generate_N_bit_Adder[15].f|s~combout ))) ) )

	.dataa(!\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.datac(!\CPU|ff|q [16]),
	.datad(!\CPU|adder1|generate_N_bit_Adder[15].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0 .lut_mask = 64'h0001000100100010;
defparam \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N56
dffeas \CPU|rf|rf[8][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N35
dffeas \CPU|rf|rf[9][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N41
dffeas \CPU|rf|rf[10][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N18
cyclonev_lcell_comb \CPU|mux3|z[17]~92 (
// Equation(s):
// \CPU|mux3|z[17]~92_combout  = ( \CPU|rf|rf[10][17]~q  & ( (!\CPU|mux3|z[7]~6_combout  & (\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[8][17]~q ))) # (\CPU|mux3|z[7]~6_combout  & (((\CPU|rf|rf[9][17]~q )) # (\CPU|mux3|z[7]~5_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][17]~q  & ( (!\CPU|mux3|z[7]~6_combout  & (\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[8][17]~q ))) # (\CPU|mux3|z[7]~6_combout  & (!\CPU|mux3|z[7]~5_combout  & ((\CPU|rf|rf[9][17]~q )))) ) )

	.dataa(!\CPU|mux3|z[7]~6_combout ),
	.datab(!\CPU|mux3|z[7]~5_combout ),
	.datac(!\CPU|rf|rf[8][17]~q ),
	.datad(!\CPU|rf|rf[9][17]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[17]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[17]~92 .extended_lut = "off";
defparam \CPU|mux3|z[17]~92 .lut_mask = 64'h0246024613571357;
defparam \CPU|mux3|z[17]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \CPU|mux3|z[17]~93 (
// Equation(s):
// \CPU|mux3|z[17]~93_combout  = ( \CPU|mux3|z[17]~92_combout  & ( (!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  $ (!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout )) # (\CPU|mux3|z[7]~3_combout ) ) ) # ( !\CPU|mux3|z[17]~92_combout  & ( 
// (!\CPU|mux3|z[7]~3_combout  & (!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  $ (!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[17]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[17]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[17]~93 .extended_lut = "off";
defparam \CPU|mux3|z[17]~93 .lut_mask = 64'h30C030C03FCF3FCF;
defparam \CPU|mux3|z[17]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N50
dffeas \CPU|rf|rf[1][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N7
dffeas \CPU|rf|rf[0][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N26
dffeas \CPU|rf|rf[3][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y20_N8
dffeas \CPU|rf|rf[2][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \CPU|mux3|z[17]~90 (
// Equation(s):
// \CPU|mux3|z[17]~90_combout  = ( \CPU|rf|rf[2][17]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[3][17]~q ) ) ) ) # ( !\CPU|rf|rf[2][17]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (\CPU|mux_reg1|z[0]~1_combout  & 
// \CPU|rf|rf[3][17]~q ) ) ) ) # ( \CPU|rf|rf[2][17]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][17]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][17]~q )) ) ) ) # ( !\CPU|rf|rf[2][17]~q  & ( 
// !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][17]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][17]~q )) ) ) )

	.dataa(!\CPU|rf|rf[1][17]~q ),
	.datab(!\CPU|rf|rf[0][17]~q ),
	.datac(!\CPU|mux_reg1|z[0]~1_combout ),
	.datad(!\CPU|rf|rf[3][17]~q ),
	.datae(!\CPU|rf|rf[2][17]~q ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[17]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[17]~90 .extended_lut = "off";
defparam \CPU|mux3|z[17]~90 .lut_mask = 64'h35353535000FF0FF;
defparam \CPU|mux3|z[17]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \CPU|mux3|z[17]~94 (
// Equation(s):
// \CPU|mux3|z[17]~94_combout  = ( \CPU|mux3|z[17]~93_combout  & ( \CPU|mux3|z[17]~90_combout  & ( (!\CPU|decode|mov_src~2_combout  & (((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[17]~91_combout )) # (\CPU|mux3|z[7]~0_combout ))) ) ) ) # ( 
// !\CPU|mux3|z[17]~93_combout  & ( \CPU|mux3|z[17]~90_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (!\CPU|decode|mov_src~2_combout  & ((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[17]~91_combout )))) ) ) ) # ( \CPU|mux3|z[17]~93_combout  & ( 
// !\CPU|mux3|z[17]~90_combout  & ( (!\CPU|decode|mov_src~2_combout  & (((\CPU|mux3|z[17]~91_combout  & \CPU|mux3|z[7]~3_combout )) # (\CPU|mux3|z[7]~0_combout ))) ) ) ) # ( !\CPU|mux3|z[17]~93_combout  & ( !\CPU|mux3|z[17]~90_combout  & ( 
// (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[17]~91_combout  & (\CPU|mux3|z[7]~3_combout  & !\CPU|decode|mov_src~2_combout ))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[17]~91_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(!\CPU|mux3|z[17]~93_combout ),
	.dataf(!\CPU|mux3|z[17]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[17]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[17]~94 .extended_lut = "off";
defparam \CPU|mux3|z[17]~94 .lut_mask = 64'h02005700A200F700;
defparam \CPU|mux3|z[17]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N14
dffeas \CPU|rf|rf[4][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \CPU|rf|rf[6][18]~feeder (
// Equation(s):
// \CPU|rf|rf[6][18]~feeder_combout  = ( \CPU|rf|rf~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[6][18]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y24_N2
dffeas \CPU|rf|rf[6][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N38
dffeas \CPU|rf|rf[5][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N8
dffeas \CPU|rf|rf[7][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \CPU|mux2|z[18]~96 (
// Equation(s):
// \CPU|mux2|z[18]~96_combout  = ( \CPU|rf|rf[5][18]~q  & ( \CPU|rf|rf[7][18]~q  & ( ((!\im|Mux19~7_combout  & (\CPU|rf|rf[4][18]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[6][18]~q )))) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[5][18]~q  & ( 
// \CPU|rf|rf[7][18]~q  & ( (!\im|Mux19~7_combout  & (!\im|Mux20~2_combout  & (\CPU|rf|rf[4][18]~q ))) # (\im|Mux19~7_combout  & (((\CPU|rf|rf[6][18]~q )) # (\im|Mux20~2_combout ))) ) ) ) # ( \CPU|rf|rf[5][18]~q  & ( !\CPU|rf|rf[7][18]~q  & ( 
// (!\im|Mux19~7_combout  & (((\CPU|rf|rf[4][18]~q )) # (\im|Mux20~2_combout ))) # (\im|Mux19~7_combout  & (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][18]~q )))) ) ) ) # ( !\CPU|rf|rf[5][18]~q  & ( !\CPU|rf|rf[7][18]~q  & ( (!\im|Mux20~2_combout  & 
// ((!\im|Mux19~7_combout  & (\CPU|rf|rf[4][18]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[6][18]~q ))))) ) ) )

	.dataa(!\im|Mux19~7_combout ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[4][18]~q ),
	.datad(!\CPU|rf|rf[6][18]~q ),
	.datae(!\CPU|rf|rf[5][18]~q ),
	.dataf(!\CPU|rf|rf[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[18]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[18]~96 .extended_lut = "off";
defparam \CPU|mux2|z[18]~96 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \CPU|mux2|z[18]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N2
dffeas \CPU|rf|rf[2][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N32
dffeas \CPU|rf|rf[3][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \CPU|rf|rf[1][18]~feeder (
// Equation(s):
// \CPU|rf|rf[1][18]~feeder_combout  = ( \CPU|rf|rf~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[1][18]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y21_N41
dffeas \CPU|rf|rf[1][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \CPU|mux2|z[18]~95 (
// Equation(s):
// \CPU|mux2|z[18]~95_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[1][18]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][18]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][18]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[1][18]~q  & ( 
// (\CPU|rf|rf[0][18]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[1][18]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][18]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][18]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[1][18]~q  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[0][18]~q ) ) ) )

	.dataa(!\CPU|rf|rf[2][18]~q ),
	.datab(!\CPU|rf|rf[3][18]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[0][18]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[18]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[18]~95 .extended_lut = "off";
defparam \CPU|mux2|z[18]~95 .lut_mask = 64'h00F053530FFF5353;
defparam \CPU|mux2|z[18]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N59
dffeas \CPU|rf|rf[8][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N20
dffeas \CPU|rf|rf[10][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N44
dffeas \CPU|rf|rf[9][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \CPU|mux2|z[18]~97 (
// Equation(s):
// \CPU|mux2|z[18]~97_combout  = ( \CPU|rf|rf[9][18]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout )) # (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][18]~q )) # (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[10][18]~q 
// ))))) ) ) # ( !\CPU|rf|rf[9][18]~q  & ( (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][18]~q )) # (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[10][18]~q ))))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[8][18]~q ),
	.datad(!\CPU|rf|rf[10][18]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[18]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[18]~97 .extended_lut = "off";
defparam \CPU|mux2|z[18]~97 .lut_mask = 64'h0415041526372637;
defparam \CPU|mux2|z[18]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N12
cyclonev_lcell_comb \CPU|ff|q[18]~feeder (
// Equation(s):
// \CPU|ff|q[18]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[18]~feeder .extended_lut = "off";
defparam \CPU|ff|q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N45
cyclonev_lcell_comb \CPU|mux1|z[18]~33 (
// Equation(s):
// \CPU|mux1|z[18]~33_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[18]~24_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[18]~24_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[18]~24_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\deco|LessThan3~7_combout ),
	.datac(!\deco|LessThan0~3_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[18]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[18]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[18]~33 .extended_lut = "off";
defparam \CPU|mux1|z[18]~33 .lut_mask = 64'h50100000FABAAAAA;
defparam \CPU|mux1|z[18]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N14
dffeas \CPU|ff|q[18] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[18]~feeder_combout ),
	.asdata(\CPU|mux1|z[18]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[18] .is_wysiwyg = "true";
defparam \CPU|ff|q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[18].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  = ( \CPU|ff|q [16] & ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( !\CPU|ff|q [18] $ (!\CPU|ff|q [17]) ) ) ) # ( !\CPU|ff|q [16] & ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  
// & ( \CPU|ff|q [18] ) ) ) # ( \CPU|ff|q [16] & ( !\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( \CPU|ff|q [18] ) ) ) # ( !\CPU|ff|q [16] & ( !\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( \CPU|ff|q [18] ) ) )

	.dataa(!\CPU|ff|q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|ff|q [17]),
	.datae(!\CPU|ff|q [16]),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[18].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[18].f|s .lut_mask = 64'h55555555555555AA;
defparam \CPU|adder1|generate_N_bit_Adder[18].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N15
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[18].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[18].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[17].f|s~combout  $ (!\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[18].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[18].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[18].f|s .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \CPU|adder2|generate_N_bit_Adder[18].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N33
cyclonev_lcell_comb \CPU|mux2|z[18]~98 (
// Equation(s):
// \CPU|mux2|z[18]~98_combout  = ( \CPU|mux2|z[18]~97_combout  & ( \CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( ((!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[18]~96_combout )) # (\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[18]~95_combout )))) # 
// (\im|Mux17~5_combout ) ) ) ) # ( !\CPU|mux2|z[18]~97_combout  & ( \CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( (!\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[18]~96_combout )) # (\CPU|mux2|z[5]~1_combout  & 
// ((\CPU|mux2|z[18]~95_combout ))))) # (\im|Mux17~5_combout  & (((\CPU|mux2|z[5]~1_combout )))) ) ) ) # ( \CPU|mux2|z[18]~97_combout  & ( !\CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( (!\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout  & 
// (\CPU|mux2|z[18]~96_combout )) # (\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[18]~95_combout ))))) # (\im|Mux17~5_combout  & (((!\CPU|mux2|z[5]~1_combout )))) ) ) ) # ( !\CPU|mux2|z[18]~97_combout  & ( !\CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( 
// (!\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[18]~96_combout )) # (\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[18]~95_combout ))))) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|mux2|z[18]~96_combout ),
	.datac(!\CPU|mux2|z[18]~95_combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(!\CPU|mux2|z[18]~97_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[18].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[18]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[18]~98 .extended_lut = "off";
defparam \CPU|mux2|z[18]~98 .lut_mask = 64'h220A770A225F775F;
defparam \CPU|mux2|z[18]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \CPU|mux2|z[18]~100 (
// Equation(s):
// \CPU|mux2|z[18]~100_combout  = ( \CPU|mux2|z[18]~99_combout  & ( \CPU|mux2|z[18]~98_combout  ) ) # ( !\CPU|mux2|z[18]~99_combout  & ( \CPU|mux2|z[18]~98_combout  & ( !\CPU|decode|alu_src~0_combout  ) ) ) # ( \CPU|mux2|z[18]~99_combout  & ( 
// !\CPU|mux2|z[18]~98_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|alu_src~0_combout ),
	.datad(gnd),
	.datae(!\CPU|mux2|z[18]~99_combout ),
	.dataf(!\CPU|mux2|z[18]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[18]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[18]~100 .extended_lut = "off";
defparam \CPU|mux2|z[18]~100 .lut_mask = 64'h0000FFFFF0F0FFFF;
defparam \CPU|mux2|z[18]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N33
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout  = ( \CPU|mux3|z[18]~99_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (\CPU|mux2|z[18]~100_combout ) ) ) # ( !\CPU|mux3|z[18]~99_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ 
// (!\CPU|mux2|z[18]~100_combout ) ) )

	.dataa(!\CPU|decode|mux1|z[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux2|z[18]~100_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[18]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0 .lut_mask = 64'h55AA55AAAA55AA55;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|mux3|z[17]~94_combout  & 
// ((!\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ) # ((!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & !\CPU|mux3|z[16]~9_combout )))) # (\CPU|mux3|z[17]~94_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & (!\CPU|mux3|z[16]~9_combout  & 
// !\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|mux3|z[17]~94_combout  & 
// (\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout  & ((\CPU|mux3|z[16]~9_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout )))) # (\CPU|mux3|z[17]~94_combout  & (((\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ) # (\CPU|mux3|z[16]~9_combout )) 
// # (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ))) ) ) ) # ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|mux3|z[17]~94_combout  & 
// ((!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ) # ((!\CPU|mux3|z[16]~9_combout ) # (!\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout )))) # (\CPU|mux3|z[17]~94_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout  & 
// ((!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ) # (!\CPU|mux3|z[16]~9_combout )))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( 
// (!\CPU|mux3|z[17]~94_combout  & (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & (\CPU|mux3|z[16]~9_combout  & \CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ))) # (\CPU|mux3|z[17]~94_combout  & (((\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & 
// \CPU|mux3|z[16]~9_combout )) # (\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ))) ) ) )

	.dataa(!\CPU|mux3|z[17]~94_combout ),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.datac(!\CPU|mux3|z[16]~9_combout ),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~0_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s .lut_mask = 64'h0157FEA8157FEA80;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N21
cyclonev_lcell_comb \CPU|ff|q[19]~feeder (
// Equation(s):
// \CPU|ff|q[19]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[19].f|s~combout 

	.dataa(!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[19]~feeder .extended_lut = "off";
defparam \CPU|ff|q[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \CPU|ff|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N0
cyclonev_lcell_comb \CPU|mux1|z[19]~34 (
// Equation(s):
// \CPU|mux1|z[19]~34_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[19]~29_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[19]~29_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[19]~29_combout  & ( (!\deco|LessThan0~3_combout  & (\mem_read~combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan1~4_combout ),
	.datab(!\deco|LessThan0~3_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\deco|LessThan3~7_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[19]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[19]~34 .extended_lut = "off";
defparam \CPU|mux1|z[19]~34 .lut_mask = 64'h080C0000F8FCF0F0;
defparam \CPU|mux1|z[19]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N23
dffeas \CPU|ff|q[19] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[19]~feeder_combout ),
	.asdata(\CPU|mux1|z[19]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[19] .is_wysiwyg = "true";
defparam \CPU|ff|q[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[19].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[19].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( !\CPU|ff|q [19] $ (((!\CPU|ff|q [18]) # ((!\CPU|ff|q [16]) # (!\CPU|ff|q [17])))) ) ) # ( 
// !\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( \CPU|ff|q [19] ) )

	.dataa(!\CPU|ff|q [18]),
	.datab(!\CPU|ff|q [16]),
	.datac(!\CPU|ff|q [17]),
	.datad(!\CPU|ff|q [19]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[19].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[19].f|s .lut_mask = 64'h00FF00FF01FE01FE;
defparam \CPU|adder1|generate_N_bit_Adder[19].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[19].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[19].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  & ( \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[17].f|s~combout  $ 
// (!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ) ) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[18].f|s~combout  & ( \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[19].f|s~combout  ) ) ) # ( 
// \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  & ( !\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[19].f|s~combout  ) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[18].f|s~combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[19].f|s~combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datac(gnd),
	.datad(!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ),
	.datae(!\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[19].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[19].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[19].f|s .lut_mask = 64'h00FF00FF00FF33CC;
defparam \CPU|adder2|generate_N_bit_Adder[19].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N29
dffeas \CPU|rf|rf[4][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N32
dffeas \CPU|rf|rf[5][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N2
dffeas \CPU|rf|rf[6][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y22_N2
dffeas \CPU|rf|rf[7][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N3
cyclonev_lcell_comb \CPU|mux2|z[19]~120 (
// Equation(s):
// \CPU|mux2|z[19]~120_combout  = ( \CPU|rf|rf[7][19]~q  & ( \im|Mux19~7_combout  & ( (\CPU|rf|rf[6][19]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[7][19]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[6][19]~q ) ) ) ) # ( 
// \CPU|rf|rf[7][19]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[4][19]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][19]~q ))) ) ) ) # ( !\CPU|rf|rf[7][19]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[4][19]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][19]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[4][19]~q ),
	.datab(!\CPU|rf|rf[5][19]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[6][19]~q ),
	.datae(!\CPU|rf|rf[7][19]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[19]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[19]~120 .extended_lut = "off";
defparam \CPU|mux2|z[19]~120 .lut_mask = 64'h5353535300F00FFF;
defparam \CPU|mux2|z[19]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N5
dffeas \CPU|rf|rf[8][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N41
dffeas \CPU|rf|rf[10][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \CPU|mux2|z[19]~121 (
// Equation(s):
// \CPU|mux2|z[19]~121_combout  = ( \CPU|rf|rf[10][19]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[9][19]~q )))) # (\CPU|mux2|z[5]~2_combout  & (((\CPU|rf|rf[8][19]~q )) # (\CPU|mux2|z[5]~3_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][19]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[9][19]~q )))) # (\CPU|mux2|z[5]~2_combout  & (!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][19]~q ))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[8][19]~q ),
	.datad(!\CPU|rf|rf[9][19]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[19]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[19]~121 .extended_lut = "off";
defparam \CPU|mux2|z[19]~121 .lut_mask = 64'h0426042615371537;
defparam \CPU|mux2|z[19]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \CPU|mux2|z[19]~122 (
// Equation(s):
// \CPU|mux2|z[19]~122_combout  = ( \CPU|mux2|z[19]~120_combout  & ( \CPU|mux2|z[19]~121_combout  & ( (!\CPU|mux2|z[5]~1_combout ) # ((\im|Mux17~5_combout  & \CPU|adder2|generate_N_bit_Adder[19].f|s~combout )) ) ) ) # ( !\CPU|mux2|z[19]~120_combout  & ( 
// \CPU|mux2|z[19]~121_combout  & ( (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout ) # (\CPU|adder2|generate_N_bit_Adder[19].f|s~combout ))) ) ) ) # ( \CPU|mux2|z[19]~120_combout  & ( !\CPU|mux2|z[19]~121_combout  & ( (!\CPU|mux2|z[5]~1_combout  & 
// (!\im|Mux17~5_combout )) # (\CPU|mux2|z[5]~1_combout  & (\im|Mux17~5_combout  & \CPU|adder2|generate_N_bit_Adder[19].f|s~combout )) ) ) ) # ( !\CPU|mux2|z[19]~120_combout  & ( !\CPU|mux2|z[19]~121_combout  & ( (\CPU|mux2|z[5]~1_combout  & 
// (\im|Mux17~5_combout  & \CPU|adder2|generate_N_bit_Adder[19].f|s~combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[5]~1_combout ),
	.datac(!\im|Mux17~5_combout ),
	.datad(!\CPU|adder2|generate_N_bit_Adder[19].f|s~combout ),
	.datae(!\CPU|mux2|z[19]~120_combout ),
	.dataf(!\CPU|mux2|z[19]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[19]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[19]~122 .extended_lut = "off";
defparam \CPU|mux2|z[19]~122 .lut_mask = 64'h0003C0C30C0FCCCF;
defparam \CPU|mux2|z[19]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \CPU|rf|rf[2][19]~feeder (
// Equation(s):
// \CPU|rf|rf[2][19]~feeder_combout  = ( \CPU|rf|rf~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[2][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[2][19]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[2][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[2][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N53
dffeas \CPU|rf|rf[2][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[2][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y23_N26
dffeas \CPU|rf|rf[1][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \CPU|rf|rf[3][19]~feeder (
// Equation(s):
// \CPU|rf|rf[3][19]~feeder_combout  = ( \CPU|rf|rf~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[3][19]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N26
dffeas \CPU|rf|rf[3][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N27
cyclonev_lcell_comb \CPU|rf|rf[0][19]~feeder (
// Equation(s):
// \CPU|rf|rf[0][19]~feeder_combout  = ( \CPU|rf|rf~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][19]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N28
dffeas \CPU|rf|rf[0][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N33
cyclonev_lcell_comb \CPU|mux2|z[19]~119 (
// Equation(s):
// \CPU|mux2|z[19]~119_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[0][19]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][19]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][19]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[0][19]~q  & ( 
// (!\im|Mux20~2_combout ) # (\CPU|rf|rf[1][19]~q ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[0][19]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][19]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][19]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[0][19]~q  & ( (\CPU|rf|rf[1][19]~q  & \im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[2][19]~q ),
	.datab(!\CPU|rf|rf[1][19]~q ),
	.datac(!\CPU|rf|rf[3][19]~q ),
	.datad(!\im|Mux20~2_combout ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[19]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[19]~119 .extended_lut = "off";
defparam \CPU|mux2|z[19]~119 .lut_mask = 64'h0033550FFF33550F;
defparam \CPU|mux2|z[19]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \CPU|mux2|z[19]~123 (
// Equation(s):
// \CPU|mux2|z[19]~123_combout  = ( \CPU|mux2|z[19]~122_combout  & ( \CPU|mux2|z[19]~119_combout  & ( (!\CPU|decode|alu_src~0_combout ) # (\CPU|mux2|z[18]~99_combout ) ) ) ) # ( !\CPU|mux2|z[19]~122_combout  & ( \CPU|mux2|z[19]~119_combout  & ( 
// ((!\CPU|decode|alu_src~0_combout  & \CPU|mux2|z[5]~109_combout )) # (\CPU|mux2|z[18]~99_combout ) ) ) ) # ( \CPU|mux2|z[19]~122_combout  & ( !\CPU|mux2|z[19]~119_combout  & ( (!\CPU|decode|alu_src~0_combout ) # (\CPU|mux2|z[18]~99_combout ) ) ) ) # ( 
// !\CPU|mux2|z[19]~122_combout  & ( !\CPU|mux2|z[19]~119_combout  & ( \CPU|mux2|z[18]~99_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[18]~99_combout ),
	.datac(!\CPU|decode|alu_src~0_combout ),
	.datad(!\CPU|mux2|z[5]~109_combout ),
	.datae(!\CPU|mux2|z[19]~122_combout ),
	.dataf(!\CPU|mux2|z[19]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[19]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[19]~123 .extended_lut = "off";
defparam \CPU|mux2|z[19]~123 .lut_mask = 64'h3333F3F333F3F3F3;
defparam \CPU|mux2|z[19]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux3|z[19]~115_combout  $ (\CPU|mux2|z[19]~123_combout ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux3|z[19]~115_combout  $ 
// (!\CPU|mux2|z[19]~123_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[19]~115_combout ),
	.datac(!\CPU|mux2|z[19]~123_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N57
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[18]~100_combout  & \CPU|mux3|z[18]~99_combout ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( (\CPU|mux2|z[18]~100_combout  & 
// \CPU|mux3|z[18]~99_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[18]~100_combout ),
	.datad(!\CPU|mux3|z[18]~99_combout ),
	.datae(gnd),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0 .lut_mask = 64'h000F000F00F000F0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux3|z[18]~98_combout  & ( (\CPU|decode|mov_src~2_combout  & (((\CPU|mux2|z[18]~98_combout  & !\CPU|decode|alu_src~0_combout )) # 
// (\CPU|mux2|z[18]~99_combout ))) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux3|z[18]~98_combout  & ( (!\CPU|mux2|z[18]~99_combout  & (\CPU|decode|mov_src~2_combout  & ((!\CPU|mux2|z[18]~98_combout ) # (\CPU|decode|alu_src~0_combout )))) ) ) ) # 
// ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux3|z[18]~98_combout  & ( ((\CPU|mux2|z[18]~98_combout  & !\CPU|decode|alu_src~0_combout )) # (\CPU|mux2|z[18]~99_combout ) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux3|z[18]~98_combout  & ( 
// (!\CPU|mux2|z[18]~99_combout  & ((!\CPU|mux2|z[18]~98_combout ) # (\CPU|decode|alu_src~0_combout ))) ) ) )

	.dataa(!\CPU|mux2|z[18]~98_combout ),
	.datab(!\CPU|mux2|z[18]~99_combout ),
	.datac(!\CPU|decode|alu_src~0_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(!\CPU|mux3|z[18]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1 .lut_mask = 64'h8C8C7373008C0073;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  = ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( 
// (!\CPU|mux3|z[17]~94_combout  & (\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout  & ((\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ) # (\CPU|mux3|z[16]~9_combout )))) # (\CPU|mux3|z[17]~94_combout  & (((\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ) 
// # (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout )) # (\CPU|mux3|z[16]~9_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( 
// (!\CPU|mux3|z[17]~94_combout  & (\CPU|mux3|z[16]~9_combout  & (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & \CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ))) # (\CPU|mux3|z[17]~94_combout  & (((\CPU|mux3|z[16]~9_combout  & 
// \CPU|alu|arithmetic|adder|mux0|z[16]~0_combout )) # (\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ))) ) ) )

	.dataa(!\CPU|mux3|z[17]~94_combout ),
	.datab(!\CPU|mux3|z[16]~9_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~1_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2 .lut_mask = 64'h01570000157F0000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N59
dffeas \CPU|rf|rf[0][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N38
dffeas \CPU|rf|rf[3][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N50
dffeas \CPU|rf|rf[2][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \CPU|mux2|z[21]~110 (
// Equation(s):
// \CPU|mux2|z[21]~110_combout  = ( \CPU|rf|rf[3][21]~q  & ( \CPU|rf|rf[2][21]~q  & ( ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][21]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][21]~q )))) # (\im|Mux19~7_combout ) ) ) ) # ( !\CPU|rf|rf[3][21]~q  & ( 
// \CPU|rf|rf[2][21]~q  & ( (!\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][21]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][21]~q ))))) # (\im|Mux19~7_combout  & (!\im|Mux20~2_combout )) ) ) ) # ( \CPU|rf|rf[3][21]~q  & ( 
// !\CPU|rf|rf[2][21]~q  & ( (!\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][21]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][21]~q ))))) # (\im|Mux19~7_combout  & (\im|Mux20~2_combout )) ) ) ) # ( !\CPU|rf|rf[3][21]~q  & ( 
// !\CPU|rf|rf[2][21]~q  & ( (!\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[0][21]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[1][21]~q ))))) ) ) )

	.dataa(!\im|Mux19~7_combout ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[0][21]~q ),
	.datad(!\CPU|rf|rf[1][21]~q ),
	.datae(!\CPU|rf|rf[3][21]~q ),
	.dataf(!\CPU|rf|rf[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[21]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[21]~110 .extended_lut = "off";
defparam \CPU|mux2|z[21]~110 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \CPU|mux2|z[21]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N38
dffeas \CPU|rf|rf[7][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N20
dffeas \CPU|rf|rf[5][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N8
dffeas \CPU|rf|rf[6][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \CPU|rf|rf[4][21]~feeder (
// Equation(s):
// \CPU|rf|rf[4][21]~feeder_combout  = ( \CPU|rf|rf~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[4][21]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N50
dffeas \CPU|rf|rf[4][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \CPU|mux2|z[21]~111 (
// Equation(s):
// \CPU|mux2|z[21]~111_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[4][21]~q  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][21]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][21]~q )) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[4][21]~q  & ( 
// (!\im|Mux20~2_combout ) # (\CPU|rf|rf[5][21]~q ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[4][21]~q  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][21]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][21]~q )) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[4][21]~q  & ( (\CPU|rf|rf[5][21]~q  & \im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[7][21]~q ),
	.datab(!\CPU|rf|rf[5][21]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[6][21]~q ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[21]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[21]~111 .extended_lut = "off";
defparam \CPU|mux2|z[21]~111 .lut_mask = 64'h030305F5F3F305F5;
defparam \CPU|mux2|z[21]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N36
cyclonev_lcell_comb \CPU|ff|q[21]~feeder (
// Equation(s):
// \CPU|ff|q[21]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[21].f|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[21]~feeder .extended_lut = "off";
defparam \CPU|ff|q[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|ff|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N27
cyclonev_lcell_comb \CPU|mux1|z[21]~36 (
// Equation(s):
// \CPU|mux1|z[21]~36_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[21]~22_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[21]~22_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[21]~22_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\deco|LessThan0~3_combout ),
	.datac(!\deco|LessThan3~7_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[21]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[21]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[21]~36 .extended_lut = "off";
defparam \CPU|mux1|z[21]~36 .lut_mask = 64'h44040000EEAEAAAA;
defparam \CPU|mux1|z[21]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N38
dffeas \CPU|ff|q[21] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[21]~feeder_combout ),
	.asdata(\CPU|mux1|z[21]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[21] .is_wysiwyg = "true";
defparam \CPU|ff|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[21].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[21].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  & ( !\CPU|ff|q [20] $ (!\CPU|ff|q [21]) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  & ( \CPU|ff|q [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [20]),
	.datad(!\CPU|ff|q [21]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[21].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[21].f|s .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \CPU|adder1|generate_N_bit_Adder[21].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N41
dffeas \CPU|rf|rf[10][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \CPU|rf|rf[8][21]~feeder (
// Equation(s):
// \CPU|rf|rf[8][21]~feeder_combout  = ( \CPU|rf|rf~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[8][21]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N32
dffeas \CPU|rf|rf[8][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \CPU|rf|rf[9][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \CPU|mux2|z[21]~112 (
// Equation(s):
// \CPU|mux2|z[21]~112_combout  = ( \CPU|rf|rf[9][21]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][21]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][21]~q )) ) ) ) # ( !\CPU|rf|rf[9][21]~q  & ( 
// \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][21]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][21]~q )) ) ) ) # ( \CPU|rf|rf[9][21]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( \CPU|mux2|z[5]~3_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|rf|rf[10][21]~q ),
	.datac(!\CPU|mux2|z[5]~3_combout ),
	.datad(!\CPU|rf|rf[8][21]~q ),
	.datae(!\CPU|rf|rf[9][21]~q ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[21]~112 .extended_lut = "off";
defparam \CPU|mux2|z[21]~112 .lut_mask = 64'h00000F0F03F303F3;
defparam \CPU|mux2|z[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  = ( \CPU|adder1|generate_N_bit_Adder[19].f|s~combout  & ( \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  & ( (\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & 
// (\CPU|adder1|generate_N_bit_Adder[17].f|s~combout  & (!\CPU|ff|q [20] $ (!\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout )))) ) ) )

	.dataa(!\CPU|ff|q [20]),
	.datab(!\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datac(!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datae(!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0 .lut_mask = 64'h0000000000000006;
defparam \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N54
cyclonev_lcell_comb \CPU|mux2|z[21]~113 (
// Equation(s):
// \CPU|mux2|z[21]~113_combout  = ( \CPU|mux2|z[21]~112_combout  & ( \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[21]~111_combout  & ((!\CPU|mux2|z[5]~1_combout )))) # (\im|Mux17~5_combout  & 
// (((!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ) # (!\CPU|mux2|z[5]~1_combout )))) ) ) ) # ( !\CPU|mux2|z[21]~112_combout  & ( \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[21]~111_combout  & 
// ((!\CPU|mux2|z[5]~1_combout )))) # (\im|Mux17~5_combout  & (((!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout  & \CPU|mux2|z[5]~1_combout )))) ) ) ) # ( \CPU|mux2|z[21]~112_combout  & ( !\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( 
// (!\im|Mux17~5_combout  & (\CPU|mux2|z[21]~111_combout  & ((!\CPU|mux2|z[5]~1_combout )))) # (\im|Mux17~5_combout  & (((!\CPU|mux2|z[5]~1_combout ) # (\CPU|adder1|generate_N_bit_Adder[21].f|s~combout )))) ) ) ) # ( !\CPU|mux2|z[21]~112_combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\im|Mux17~5_combout  & (\CPU|mux2|z[21]~111_combout  & ((!\CPU|mux2|z[5]~1_combout )))) # (\im|Mux17~5_combout  & (((\CPU|adder1|generate_N_bit_Adder[21].f|s~combout  & 
// \CPU|mux2|z[5]~1_combout )))) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|mux2|z[21]~111_combout ),
	.datac(!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(!\CPU|mux2|z[21]~112_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[21]~113 .extended_lut = "off";
defparam \CPU|mux2|z[21]~113 .lut_mask = 64'h2205770522507750;
defparam \CPU|mux2|z[21]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N9
cyclonev_lcell_comb \CPU|mux2|z[21]~114 (
// Equation(s):
// \CPU|mux2|z[21]~114_combout  = ( \CPU|mux2|z[5]~109_combout  & ( ((!\CPU|decode|alu_src~0_combout  & ((\CPU|mux2|z[21]~113_combout ) # (\CPU|mux2|z[21]~110_combout )))) # (\CPU|mux2|z[18]~99_combout ) ) ) # ( !\CPU|mux2|z[5]~109_combout  & ( 
// ((!\CPU|decode|alu_src~0_combout  & \CPU|mux2|z[21]~113_combout )) # (\CPU|mux2|z[18]~99_combout ) ) )

	.dataa(!\CPU|mux2|z[18]~99_combout ),
	.datab(!\CPU|decode|alu_src~0_combout ),
	.datac(!\CPU|mux2|z[21]~110_combout ),
	.datad(!\CPU|mux2|z[21]~113_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[5]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[21]~114 .extended_lut = "off";
defparam \CPU|mux2|z[21]~114 .lut_mask = 64'h55DD55DD5DDD5DDD;
defparam \CPU|mux2|z[21]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[21]~15 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux2|z[21]~114_combout  ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux2|z[21]~114_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[21]~114_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[21]~15 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[21]~15 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \CPU|alu|arithmetic|adder|mux0|z[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \CPU|rf|rf[1][22]~feeder (
// Equation(s):
// \CPU|rf|rf[1][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[1][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[1][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N38
dffeas \CPU|rf|rf[1][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \CPU|rf|rf[2][22]~feeder (
// Equation(s):
// \CPU|rf|rf[2][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[2][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N44
dffeas \CPU|rf|rf[2][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y24_N14
dffeas \CPU|rf|rf[0][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \CPU|rf|rf[3][22]~feeder (
// Equation(s):
// \CPU|rf|rf[3][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[3][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[3][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N56
dffeas \CPU|rf|rf[3][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N9
cyclonev_lcell_comb \CPU|mux2|z[22]~124 (
// Equation(s):
// \CPU|mux2|z[22]~124_combout  = ( \im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[3][22]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[2][22]~q  ) ) ) # ( \im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( 
// \CPU|rf|rf[1][22]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[0][22]~q  ) ) )

	.dataa(!\CPU|rf|rf[1][22]~q ),
	.datab(!\CPU|rf|rf[2][22]~q ),
	.datac(!\CPU|rf|rf[0][22]~q ),
	.datad(!\CPU|rf|rf[3][22]~q ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[22]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[22]~124 .extended_lut = "off";
defparam \CPU|mux2|z[22]~124 .lut_mask = 64'h0F0F5555333300FF;
defparam \CPU|mux2|z[22]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \CPU|rf|rf[6][22]~feeder (
// Equation(s):
// \CPU|rf|rf[6][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[6][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N56
dffeas \CPU|rf|rf[6][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N51
cyclonev_lcell_comb \CPU|rf|rf[5][22]~feeder (
// Equation(s):
// \CPU|rf|rf[5][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[5][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y23_N53
dffeas \CPU|rf|rf[5][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \CPU|rf|rf[7][22]~feeder (
// Equation(s):
// \CPU|rf|rf[7][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[7][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N50
dffeas \CPU|rf|rf[7][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N51
cyclonev_lcell_comb \CPU|rf|rf[4][22]~feeder (
// Equation(s):
// \CPU|rf|rf[4][22]~feeder_combout  = ( \CPU|rf|rf~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[4][22]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N52
dffeas \CPU|rf|rf[4][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N33
cyclonev_lcell_comb \CPU|mux2|z[22]~125 (
// Equation(s):
// \CPU|mux2|z[22]~125_combout  = ( \CPU|rf|rf[4][22]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][22]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][22]~q ))) ) ) ) # ( !\CPU|rf|rf[4][22]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][22]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][22]~q ))) ) ) ) # ( \CPU|rf|rf[4][22]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[5][22]~q ) ) ) ) # ( !\CPU|rf|rf[4][22]~q  & ( 
// !\im|Mux19~7_combout  & ( (\CPU|rf|rf[5][22]~q  & \im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[6][22]~q ),
	.datab(!\CPU|rf|rf[5][22]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[7][22]~q ),
	.datae(!\CPU|rf|rf[4][22]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[22]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[22]~125 .extended_lut = "off";
defparam \CPU|mux2|z[22]~125 .lut_mask = 64'h0303F3F3505F505F;
defparam \CPU|mux2|z[22]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N22
dffeas \CPU|rf|rf[10][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N53
dffeas \CPU|rf|rf[9][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N21
cyclonev_lcell_comb \CPU|mux2|z[22]~126 (
// Equation(s):
// \CPU|mux2|z[22]~126_combout  = ( \CPU|rf|rf[9][22]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout )) # (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][22]~q )) # (\CPU|mux2|z[5]~3_combout  & 
// ((\CPU|rf|rf[10][22]~q ))))) ) ) # ( !\CPU|rf|rf[9][22]~q  & ( (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][22]~q )) # (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[10][22]~q ))))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[8][22]~q ),
	.datad(!\CPU|rf|rf[10][22]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[9][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[22]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[22]~126 .extended_lut = "off";
defparam \CPU|mux2|z[22]~126 .lut_mask = 64'h0415041526372637;
defparam \CPU|mux2|z[22]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[22].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[22].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[21].f|s~combout  $ (!\CPU|adder1|generate_N_bit_Adder[22].f|s~combout ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[22].f|s~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[22].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[22].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[22].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[22].f|s .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \CPU|adder2|generate_N_bit_Adder[22].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N15
cyclonev_lcell_comb \CPU|mux2|z[22]~127 (
// Equation(s):
// \CPU|mux2|z[22]~127_combout  = ( \CPU|adder2|generate_N_bit_Adder[22].f|s~combout  & ( (!\im|Mux17~5_combout  & (!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[22]~125_combout ))) # (\im|Mux17~5_combout  & (((\CPU|mux2|z[22]~126_combout )) # 
// (\CPU|mux2|z[5]~1_combout ))) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[22].f|s~combout  & ( (!\CPU|mux2|z[5]~1_combout  & ((!\im|Mux17~5_combout  & (\CPU|mux2|z[22]~125_combout )) # (\im|Mux17~5_combout  & ((\CPU|mux2|z[22]~126_combout ))))) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|mux2|z[5]~1_combout ),
	.datac(!\CPU|mux2|z[22]~125_combout ),
	.datad(!\CPU|mux2|z[22]~126_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[22].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[22]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[22]~127 .extended_lut = "off";
defparam \CPU|mux2|z[22]~127 .lut_mask = 64'h084C084C195D195D;
defparam \CPU|mux2|z[22]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N9
cyclonev_lcell_comb \CPU|mux2|z[22]~128 (
// Equation(s):
// \CPU|mux2|z[22]~128_combout  = ( \CPU|mux2|z[22]~127_combout  & ( (!\CPU|decode|alu_src~0_combout ) # (\CPU|mux2|z[18]~99_combout ) ) ) # ( !\CPU|mux2|z[22]~127_combout  & ( ((\CPU|mux2|z[5]~109_combout  & (!\CPU|decode|alu_src~0_combout  & 
// \CPU|mux2|z[22]~124_combout ))) # (\CPU|mux2|z[18]~99_combout ) ) )

	.dataa(!\CPU|mux2|z[5]~109_combout ),
	.datab(!\CPU|decode|alu_src~0_combout ),
	.datac(!\CPU|mux2|z[18]~99_combout ),
	.datad(!\CPU|mux2|z[22]~124_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[22]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[22]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[22]~128 .extended_lut = "off";
defparam \CPU|mux2|z[22]~128 .lut_mask = 64'h0F4F0F4FCFCFCFCF;
defparam \CPU|mux2|z[22]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  = ( \CPU|mux3|z[22]~121_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (\CPU|mux2|z[22]~128_combout ) ) ) # ( !\CPU|mux3|z[22]~121_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ 
// (!\CPU|mux2|z[22]~128_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mux1|z[0]~2_combout ),
	.datac(gnd),
	.datad(!\CPU|mux2|z[22]~128_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[22]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N32
dffeas \CPU|rf|rf[6][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N44
dffeas \CPU|rf|rf[7][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N16
dffeas \CPU|rf|rf[4][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N45
cyclonev_lcell_comb \CPU|mux2|z[20]~116 (
// Equation(s):
// \CPU|mux2|z[20]~116_combout  = ( \CPU|rf|rf[4][20]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][20]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][20]~q ))) ) ) ) # ( !\CPU|rf|rf[4][20]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][20]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][20]~q ))) ) ) ) # ( \CPU|rf|rf[4][20]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[5][20]~q ) ) ) ) # ( !\CPU|rf|rf[4][20]~q  & ( 
// !\im|Mux19~7_combout  & ( (\im|Mux20~2_combout  & \CPU|rf|rf[5][20]~q ) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[6][20]~q ),
	.datac(!\CPU|rf|rf[7][20]~q ),
	.datad(!\CPU|rf|rf[5][20]~q ),
	.datae(!\CPU|rf|rf[4][20]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[20]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[20]~116 .extended_lut = "off";
defparam \CPU|mux2|z[20]~116 .lut_mask = 64'h0055AAFF27272727;
defparam \CPU|mux2|z[20]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N11
dffeas \CPU|rf|rf[9][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N17
dffeas \CPU|rf|rf[10][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N29
dffeas \CPU|rf|rf[8][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N15
cyclonev_lcell_comb \CPU|mux2|z[20]~117 (
// Equation(s):
// \CPU|mux2|z[20]~117_combout  = ( \CPU|rf|rf[8][20]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[9][20]~q ))) # (\CPU|mux2|z[5]~2_combout  & ((!\CPU|mux2|z[5]~3_combout ) # ((\CPU|rf|rf[10][20]~q )))) ) ) # ( 
// !\CPU|rf|rf[8][20]~q  & ( (\CPU|mux2|z[5]~3_combout  & ((!\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[9][20]~q )) # (\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[10][20]~q ))))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[9][20]~q ),
	.datad(!\CPU|rf|rf[10][20]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[20]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[20]~117 .extended_lut = "off";
defparam \CPU|mux2|z[20]~117 .lut_mask = 64'h0213021346574657;
defparam \CPU|mux2|z[20]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N33
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0 (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout  = ( \CPU|adder1|generate_N_bit_Adder[18].f|s~combout  & ( (\CPU|adder1|generate_N_bit_Adder[17].f|s~combout  & \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datad(!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[18].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0 .lut_mask = 64'h00000000000F000F;
defparam \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N12
cyclonev_lcell_comb \CPU|mux2|z[20]~118 (
// Equation(s):
// \CPU|mux2|z[20]~118_combout  = ( \CPU|mux2|z[20]~117_combout  & ( \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout  & ( (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout ) # (!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout  $ 
// (!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout )))) ) ) ) # ( !\CPU|mux2|z[20]~117_combout  & ( \CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout  & ( (\im|Mux17~5_combout  & (\CPU|mux2|z[5]~1_combout  & 
// (!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout  $ (!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout )))) ) ) ) # ( \CPU|mux2|z[20]~117_combout  & ( !\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout  & ( (\im|Mux17~5_combout  & 
// ((!\CPU|mux2|z[5]~1_combout ) # (\CPU|adder1|generate_N_bit_Adder[20].f|s~combout ))) ) ) ) # ( !\CPU|mux2|z[20]~117_combout  & ( !\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout  & ( (\CPU|adder1|generate_N_bit_Adder[20].f|s~combout  & 
// (\im|Mux17~5_combout  & \CPU|mux2|z[5]~1_combout )) ) ) )

	.dataa(!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(!\CPU|mux2|z[20]~117_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[20]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[20]~118 .extended_lut = "off";
defparam \CPU|mux2|z[20]~118 .lut_mask = 64'h0011331100123312;
defparam \CPU|mux2|z[20]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N38
dffeas \CPU|rf|rf[3][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N17
dffeas \CPU|rf|rf[0][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N20
dffeas \CPU|rf|rf[1][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N44
dffeas \CPU|rf|rf[2][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N45
cyclonev_lcell_comb \CPU|mux2|z[20]~115 (
// Equation(s):
// \CPU|mux2|z[20]~115_combout  = ( \CPU|rf|rf[1][20]~q  & ( \CPU|rf|rf[2][20]~q  & ( (!\im|Mux20~2_combout  & (((\im|Mux19~7_combout ) # (\CPU|rf|rf[0][20]~q )))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )) # (\CPU|rf|rf[3][20]~q ))) ) ) ) # ( 
// !\CPU|rf|rf[1][20]~q  & ( \CPU|rf|rf[2][20]~q  & ( (!\im|Mux20~2_combout  & (((\im|Mux19~7_combout ) # (\CPU|rf|rf[0][20]~q )))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[3][20]~q  & ((\im|Mux19~7_combout )))) ) ) ) # ( \CPU|rf|rf[1][20]~q  & ( 
// !\CPU|rf|rf[2][20]~q  & ( (!\im|Mux20~2_combout  & (((\CPU|rf|rf[0][20]~q  & !\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )) # (\CPU|rf|rf[3][20]~q ))) ) ) ) # ( !\CPU|rf|rf[1][20]~q  & ( !\CPU|rf|rf[2][20]~q  & ( 
// (!\im|Mux20~2_combout  & (((\CPU|rf|rf[0][20]~q  & !\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[3][20]~q  & ((\im|Mux19~7_combout )))) ) ) )

	.dataa(!\CPU|rf|rf[3][20]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[0][20]~q ),
	.datad(!\im|Mux19~7_combout ),
	.datae(!\CPU|rf|rf[1][20]~q ),
	.dataf(!\CPU|rf|rf[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[20]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[20]~115 .extended_lut = "off";
defparam \CPU|mux2|z[20]~115 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \CPU|mux2|z[20]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \CPU|mux2|z[20]~148 (
// Equation(s):
// \CPU|mux2|z[20]~148_combout  = ( !\im|Mux18~3_combout  & ( ((!\CPU|decode|alu_src~0_combout  & ((!\im|Mux17~5_combout  & (\CPU|mux2|z[20]~115_combout )) # (\im|Mux17~5_combout  & ((\CPU|mux2|z[20]~118_combout )))))) # (\CPU|mux2|z[18]~99_combout ) ) ) # ( 
// \im|Mux18~3_combout  & ( ((!\CPU|decode|alu_src~0_combout  & (((!\im|Mux17~5_combout  & \CPU|mux2|z[20]~116_combout )) # (\CPU|mux2|z[20]~118_combout )))) # (\CPU|mux2|z[18]~99_combout ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|decode|alu_src~0_combout ),
	.datac(!\CPU|mux2|z[20]~116_combout ),
	.datad(!\CPU|mux2|z[18]~99_combout ),
	.datae(!\im|Mux18~3_combout ),
	.dataf(!\CPU|mux2|z[20]~118_combout ),
	.datag(!\CPU|mux2|z[20]~115_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[20]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[20]~148 .extended_lut = "on";
defparam \CPU|mux2|z[20]~148 .lut_mask = 64'h08FF08FF4CFFCCFF;
defparam \CPU|mux2|z[20]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N27
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[20]~16 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  = ( \CPU|mux2|z[20]~148_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[20]~148_combout  & ( \CPU|decode|mux1|z[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[20]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[20]~16 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[20]~16 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CPU|alu|arithmetic|adder|mux0|z[20]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[19]~17 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[19]~17_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux2|z[19]~123_combout  ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux2|z[19]~123_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux2|z[19]~123_combout ),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[19]~17 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[19]~17 .lut_mask = 64'h00FFFF0000FFFF00;
defparam \CPU|alu|arithmetic|adder|mux0|z[19]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[19]~17_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( 
// (!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & !\CPU|mux3|z[20]~110_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( (!\CPU|mux3|z[19]~115_combout  
// & ((!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout ) # (!\CPU|mux3|z[20]~110_combout ))) # (\CPU|mux3|z[19]~115_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & !\CPU|mux3|z[20]~110_combout )) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|mux0|z[19]~17_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & ((!\CPU|mux3|z[20]~110_combout ) # ((!\CPU|mux3|z[19]~115_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout )))) # (\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & (!\CPU|mux3|z[19]~115_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout  & 
// !\CPU|mux3|z[20]~110_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & 
// ((!\CPU|mux3|z[19]~115_combout ) # ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ) # (!\CPU|mux3|z[20]~110_combout )))) # (\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & (!\CPU|mux3|z[20]~110_combout  & 
// ((!\CPU|mux3|z[19]~115_combout ) # (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[19]~115_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout ),
	.datad(!\CPU|mux3|z[20]~110_combout ),
	.datae(!\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0 .lut_mask = 64'hFEE0F880FAA0F000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  $ (((!\CPU|mux3|z[21]~118_combout ) # 
// (!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ))) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  $ (((!\CPU|mux3|z[21]~118_combout  & 
// !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[21]~118_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s .lut_mask = 64'h3FC03FC003FC03FC;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[22]~41 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[22]~41_combout  = ( \CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout  & !\CPU|alu|mux0|mux2|z[13]~7_combout )) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[22]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[22]~41 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[22]~41 .lut_mask = 64'h2020202070707070;
defparam \CPU|alu|mux0|mux2|z[22]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N45
cyclonev_lcell_comb \CPU|rf|rf~24 (
// Equation(s):
// \CPU|rf|rf~24_combout  = ( \mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (\CPU|alu|mux0|mux2|z[22]~41_combout  & (!\mem_read~combout  & \reset~input_o )) ) ) ) # ( !\mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (\CPU|alu|mux0|mux2|z[22]~41_combout  & 
// (!\mem_read~combout  & \reset~input_o )) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( (\reset~input_o  & ((\mem_read~combout ) # (\CPU|alu|mux0|mux2|z[22]~41_combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( 
// (\CPU|alu|mux0|mux2|z[22]~41_combout  & (!\mem_read~combout  & \reset~input_o )) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[22]~41_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~24 .extended_lut = "off";
defparam \CPU|rf|rf~24 .lut_mask = 64'h0404070704040404;
defparam \CPU|rf|rf~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N32
dffeas \CPU|rf|rf[8][22] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][22] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N51
cyclonev_lcell_comb \CPU|mux3|z[22]~129 (
// Equation(s):
// \CPU|mux3|z[22]~129_combout  = ( \CPU|rf|rf[10][22]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[9][22]~q )))) # (\CPU|mux3|z[7]~5_combout  & (((\CPU|rf|rf[8][22]~q )) # (\CPU|mux3|z[7]~6_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][22]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[9][22]~q )))) # (\CPU|mux3|z[7]~5_combout  & (!\CPU|mux3|z[7]~6_combout  & (\CPU|rf|rf[8][22]~q ))) ) )

	.dataa(!\CPU|mux3|z[7]~5_combout ),
	.datab(!\CPU|mux3|z[7]~6_combout ),
	.datac(!\CPU|rf|rf[8][22]~q ),
	.datad(!\CPU|rf|rf[9][22]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[22]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[22]~129 .extended_lut = "off";
defparam \CPU|mux3|z[22]~129 .lut_mask = 64'h0426042615371537;
defparam \CPU|mux3|z[22]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \CPU|mux3|z[22]~119 (
// Equation(s):
// \CPU|mux3|z[22]~119_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[3][22]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[2][22]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[1][22]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[0][22]~q  ) ) )

	.dataa(!\CPU|rf|rf[3][22]~q ),
	.datab(!\CPU|rf|rf[2][22]~q ),
	.datac(!\CPU|rf|rf[0][22]~q ),
	.datad(!\CPU|rf|rf[1][22]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[22]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[22]~119 .extended_lut = "off";
defparam \CPU|mux3|z[22]~119 .lut_mask = 64'h0F0F00FF33335555;
defparam \CPU|mux3|z[22]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \CPU|mux3|z[22]~120 (
// Equation(s):
// \CPU|mux3|z[22]~120_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[7][22]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[5][22]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[6][22]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[4][22]~q  ) ) )

	.dataa(!\CPU|rf|rf[7][22]~q ),
	.datab(!\CPU|rf|rf[5][22]~q ),
	.datac(!\CPU|rf|rf[4][22]~q ),
	.datad(!\CPU|rf|rf[6][22]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[22]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[22]~120 .extended_lut = "off";
defparam \CPU|mux3|z[22]~120 .lut_mask = 64'h0F0F00FF33335555;
defparam \CPU|mux3|z[22]~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \CPU|mux3|z[22]~130 (
// Equation(s):
// \CPU|mux3|z[22]~130_combout  = ( \CPU|mux3|z[22]~119_combout  & ( \CPU|mux3|z[22]~120_combout  & ( (!\CPU|mux3|z[7]~1_combout ) # ((!\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[7]~3_combout )) ) ) ) # ( !\CPU|mux3|z[22]~119_combout  & ( 
// \CPU|mux3|z[22]~120_combout  & ( (!\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[7]~3_combout ) ) ) ) # ( \CPU|mux3|z[22]~119_combout  & ( !\CPU|mux3|z[22]~120_combout  & ( !\CPU|mux3|z[7]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[7]~1_combout ),
	.datae(!\CPU|mux3|z[22]~119_combout ),
	.dataf(!\CPU|mux3|z[22]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[22]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[22]~130 .extended_lut = "off";
defparam \CPU|mux3|z[22]~130 .lut_mask = 64'h0000FF000C0CFF0C;
defparam \CPU|mux3|z[22]~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \CPU|mux3|z[22]~121 (
// Equation(s):
// \CPU|mux3|z[22]~121_combout  = ( \CPU|mux3|z[22]~130_combout  & ( \CPU|adder2|generate_N_bit_Adder[22].f|s~combout  & ( !\CPU|decode|mov_src~2_combout  ) ) ) # ( !\CPU|mux3|z[22]~130_combout  & ( \CPU|adder2|generate_N_bit_Adder[22].f|s~combout  & ( 
// (!\CPU|decode|mov_src~2_combout  & (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[22]~129_combout )))) ) ) ) # ( \CPU|mux3|z[22]~130_combout  & ( !\CPU|adder2|generate_N_bit_Adder[22].f|s~combout  & ( 
// !\CPU|decode|mov_src~2_combout  ) ) ) # ( !\CPU|mux3|z[22]~130_combout  & ( !\CPU|adder2|generate_N_bit_Adder[22].f|s~combout  & ( (\CPU|mux3|z[7]~3_combout  & (!\CPU|decode|mov_src~2_combout  & (\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[22]~129_combout ))) 
// ) ) )

	.dataa(!\CPU|mux3|z[7]~3_combout ),
	.datab(!\CPU|decode|mov_src~2_combout ),
	.datac(!\CPU|mux3|z[7]~0_combout ),
	.datad(!\CPU|mux3|z[22]~129_combout ),
	.datae(!\CPU|mux3|z[22]~130_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[22].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[22]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[22]~121 .extended_lut = "off";
defparam \CPU|mux3|z[22]~121 .lut_mask = 64'h0004CCCC080CCCCC;
defparam \CPU|mux3|z[22]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N30
cyclonev_lcell_comb \CPU|mux2|z[0]~101 (
// Equation(s):
// \CPU|mux2|z[0]~101_combout  = ( \im|Mux19~7_combout  & ( !\im|Mux18~3_combout  & ( (\im|Mux17~5_combout  & \im|Mux20~2_combout ) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(gnd),
	.datac(!\im|Mux20~2_combout ),
	.datad(gnd),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\im|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~101 .extended_lut = "off";
defparam \CPU|mux2|z[0]~101 .lut_mask = 64'h0000050500000000;
defparam \CPU|mux2|z[0]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N27
cyclonev_lcell_comb \CPU|mux2|z[0]~102 (
// Equation(s):
// \CPU|mux2|z[0]~102_combout  = ( \CPU|mux2|z[0]~84_combout  & ( !\im|Mux17~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux17~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[0]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~102 .extended_lut = "off";
defparam \CPU|mux2|z[0]~102 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|mux2|z[0]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N18
cyclonev_lcell_comb \CPU|mux2|z[0]~103 (
// Equation(s):
// \CPU|mux2|z[0]~103_combout  = ( \im|Mux20~2_combout  & ( \im|Mux17~5_combout  & ( (!\im|Mux19~7_combout ) # (\im|Mux18~3_combout ) ) ) ) # ( !\im|Mux20~2_combout  & ( \im|Mux17~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux19~7_combout ),
	.datad(!\im|Mux18~3_combout ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\im|Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~103 .extended_lut = "off";
defparam \CPU|mux2|z[0]~103 .lut_mask = 64'h00000000FFFFF0FF;
defparam \CPU|mux2|z[0]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N12
cyclonev_lcell_comb \CPU|mux2|z[0]~104 (
// Equation(s):
// \CPU|mux2|z[0]~104_combout  = ( \CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[0]~103_combout  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[9][0]~q )) # (\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[10][0]~q ))) ) ) ) # ( !\CPU|mux2|z[5]~3_combout  & ( 
// \CPU|mux2|z[0]~103_combout  & ( (\CPU|mux2|z[5]~2_combout  & \CPU|rf|rf[8][0]~q ) ) ) )

	.dataa(!\CPU|rf|rf[9][0]~q ),
	.datab(!\CPU|mux2|z[5]~2_combout ),
	.datac(!\CPU|rf|rf[8][0]~q ),
	.datad(!\CPU|rf|rf[10][0]~q ),
	.datae(!\CPU|mux2|z[5]~3_combout ),
	.dataf(!\CPU|mux2|z[0]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~104 .extended_lut = "off";
defparam \CPU|mux2|z[0]~104 .lut_mask = 64'h0000000003034477;
defparam \CPU|mux2|z[0]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N30
cyclonev_lcell_comb \CPU|mux2|z[0]~105 (
// Equation(s):
// \CPU|mux2|z[0]~105_combout  = ( \CPU|mux2|z[0]~102_combout  & ( \CPU|mux2|z[0]~104_combout  & ( (\CPU|mux2|z[0]~88_combout ) # (\CPU|mux2|z[5]~52_combout ) ) ) ) # ( !\CPU|mux2|z[0]~102_combout  & ( \CPU|mux2|z[0]~104_combout  & ( 
// (\CPU|mux2|z[0]~88_combout ) # (\CPU|mux2|z[5]~52_combout ) ) ) ) # ( \CPU|mux2|z[0]~102_combout  & ( !\CPU|mux2|z[0]~104_combout  & ( (\CPU|mux2|z[0]~88_combout ) # (\CPU|mux2|z[5]~52_combout ) ) ) ) # ( !\CPU|mux2|z[0]~102_combout  & ( 
// !\CPU|mux2|z[0]~104_combout  & ( ((\CPU|mux2|z[5]~52_combout  & (\CPU|ff|q [0] & \CPU|mux2|z[0]~101_combout ))) # (\CPU|mux2|z[0]~88_combout ) ) ) )

	.dataa(!\CPU|mux2|z[5]~52_combout ),
	.datab(!\CPU|ff|q [0]),
	.datac(!\CPU|mux2|z[0]~88_combout ),
	.datad(!\CPU|mux2|z[0]~101_combout ),
	.datae(!\CPU|mux2|z[0]~102_combout ),
	.dataf(!\CPU|mux2|z[0]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[0]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[0]~105 .extended_lut = "off";
defparam \CPU|mux2|z[0]~105 .lut_mask = 64'h0F1F5F5F5F5F5F5F;
defparam \CPU|mux2|z[0]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N21
cyclonev_lcell_comb \CPU|mux2|z[1]~106 (
// Equation(s):
// \CPU|mux2|z[1]~106_combout  = ( !\im|Mux17~5_combout  & ( \CPU|mux2|z[1]~77_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux2|z[1]~77_combout ),
	.datae(gnd),
	.dataf(!\im|Mux17~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~106 .extended_lut = "off";
defparam \CPU|mux2|z[1]~106 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|mux2|z[1]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N0
cyclonev_lcell_comb \CPU|mux2|z[1]~152 (
// Equation(s):
// \CPU|mux2|z[1]~152_combout  = ( !\im|Mux19~7_combout  & ( (\im|Mux17~5_combout  & (!\im|Mux18~3_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[8][1]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[9][1]~q )))))) ) ) # ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & (\im|Mux17~5_combout  & (\CPU|rf|rf[10][1]~q  & (!\im|Mux18~3_combout )))) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|rf|rf[10][1]~q ),
	.datad(!\im|Mux18~3_combout ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[9][1]~q ),
	.datag(!\CPU|rf|rf[8][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~152 .extended_lut = "on";
defparam \CPU|mux2|z[1]~152 .lut_mask = 64'h0200020013000200;
defparam \CPU|mux2|z[1]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N39
cyclonev_lcell_comb \CPU|mux2|z[1]~107 (
// Equation(s):
// \CPU|mux2|z[1]~107_combout  = ( \CPU|mux2|z[1]~83_combout  & ( \CPU|mux2|z[0]~101_combout  ) ) # ( !\CPU|mux2|z[1]~83_combout  & ( \CPU|mux2|z[0]~101_combout  & ( (\CPU|mux2|z[5]~52_combout  & (((\CPU|mux2|z[1]~152_combout ) # (\CPU|mux2|z[1]~106_combout 
// )) # (\CPU|ff|q [1]))) ) ) ) # ( \CPU|mux2|z[1]~83_combout  & ( !\CPU|mux2|z[0]~101_combout  ) ) # ( !\CPU|mux2|z[1]~83_combout  & ( !\CPU|mux2|z[0]~101_combout  & ( (\CPU|mux2|z[5]~52_combout  & ((\CPU|mux2|z[1]~152_combout ) # 
// (\CPU|mux2|z[1]~106_combout ))) ) ) )

	.dataa(!\CPU|ff|q [1]),
	.datab(!\CPU|mux2|z[5]~52_combout ),
	.datac(!\CPU|mux2|z[1]~106_combout ),
	.datad(!\CPU|mux2|z[1]~152_combout ),
	.datae(!\CPU|mux2|z[1]~83_combout ),
	.dataf(!\CPU|mux2|z[0]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[1]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[1]~107 .extended_lut = "off";
defparam \CPU|mux2|z[1]~107 .lut_mask = 64'h0333FFFF1333FFFF;
defparam \CPU|mux2|z[1]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N50
dffeas \CPU|rf|rf[8][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N41
dffeas \CPU|rf|rf[9][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N3
cyclonev_lcell_comb \CPU|mux2|z[2]~73 (
// Equation(s):
// \CPU|mux2|z[2]~73_combout  = ( \CPU|rf|rf[9][2]~q  & ( \CPU|mux2|z[5]~3_combout  & ( (!\CPU|mux2|z[5]~2_combout ) # (\CPU|rf|rf[10][2]~q ) ) ) ) # ( !\CPU|rf|rf[9][2]~q  & ( \CPU|mux2|z[5]~3_combout  & ( (\CPU|mux2|z[5]~2_combout  & \CPU|rf|rf[10][2]~q ) 
// ) ) ) # ( \CPU|rf|rf[9][2]~q  & ( !\CPU|mux2|z[5]~3_combout  & ( (\CPU|mux2|z[5]~2_combout  & \CPU|rf|rf[8][2]~q ) ) ) ) # ( !\CPU|rf|rf[9][2]~q  & ( !\CPU|mux2|z[5]~3_combout  & ( (\CPU|mux2|z[5]~2_combout  & \CPU|rf|rf[8][2]~q ) ) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|rf|rf[10][2]~q ),
	.datac(gnd),
	.datad(!\CPU|rf|rf[8][2]~q ),
	.datae(!\CPU|rf|rf[9][2]~q ),
	.dataf(!\CPU|mux2|z[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[2]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[2]~73 .extended_lut = "off";
defparam \CPU|mux2|z[2]~73 .lut_mask = 64'h005500551111BBBB;
defparam \CPU|mux2|z[2]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N33
cyclonev_lcell_comb \CPU|rf|rf[7][2]~feeder (
// Equation(s):
// \CPU|rf|rf[7][2]~feeder_combout  = ( \CPU|rf|rf~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[7][2]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y26_N35
dffeas \CPU|rf|rf[7][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N47
dffeas \CPU|rf|rf[6][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N56
dffeas \CPU|rf|rf[4][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y26_N38
dffeas \CPU|rf|rf[5][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \CPU|mux2|z[2]~72 (
// Equation(s):
// \CPU|mux2|z[2]~72_combout  = ( \CPU|rf|rf[5][2]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][2]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][2]~q )) ) ) ) # ( !\CPU|rf|rf[5][2]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & ((\CPU|rf|rf[6][2]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[7][2]~q )) ) ) ) # ( \CPU|rf|rf[5][2]~q  & ( !\im|Mux19~7_combout  & ( (\CPU|rf|rf[4][2]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[5][2]~q  & ( 
// !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[4][2]~q ) ) ) )

	.dataa(!\CPU|rf|rf[7][2]~q ),
	.datab(!\CPU|rf|rf[6][2]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[4][2]~q ),
	.datae(!\CPU|rf|rf[5][2]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[2]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[2]~72 .extended_lut = "off";
defparam \CPU|mux2|z[2]~72 .lut_mask = 64'h00F00FFF35353535;
defparam \CPU|mux2|z[2]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N12
cyclonev_lcell_comb \CPU|mux2|z[2]~74 (
// Equation(s):
// \CPU|mux2|z[2]~74_combout  = ( \CPU|mux2|z[5]~1_combout  & ( \CPU|mux2|z[2]~72_combout  & ( (!\im|Mux17~5_combout ) # (\CPU|ff|q [2]) ) ) ) # ( !\CPU|mux2|z[5]~1_combout  & ( \CPU|mux2|z[2]~72_combout  & ( (!\im|Mux17~5_combout ) # 
// (\CPU|mux2|z[2]~73_combout ) ) ) ) # ( \CPU|mux2|z[5]~1_combout  & ( !\CPU|mux2|z[2]~72_combout  & ( (\im|Mux17~5_combout  & \CPU|ff|q [2]) ) ) ) # ( !\CPU|mux2|z[5]~1_combout  & ( !\CPU|mux2|z[2]~72_combout  & ( (\im|Mux17~5_combout  & 
// \CPU|mux2|z[2]~73_combout ) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[2]~73_combout ),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|mux2|z[5]~1_combout ),
	.dataf(!\CPU|mux2|z[2]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[2]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[2]~74 .extended_lut = "off";
defparam \CPU|mux2|z[2]~74 .lut_mask = 64'h05050055AFAFAAFF;
defparam \CPU|mux2|z[2]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N48
cyclonev_lcell_comb \CPU|mux2|z[2]~134 (
// Equation(s):
// \CPU|mux2|z[2]~134_combout  = ( \CPU|mux2|z[5]~51_combout  & ( \CPU|mux2|z[2]~74_combout  & ( (!\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[2]~75_combout ) ) ) ) # ( !\CPU|mux2|z[5]~51_combout  & ( \CPU|mux2|z[2]~74_combout  & ( (\CPU|mux2|z[5]~52_combout ) 
// # (\CPU|mux2|z[2]~76_combout ) ) ) ) # ( \CPU|mux2|z[5]~51_combout  & ( !\CPU|mux2|z[2]~74_combout  & ( (!\CPU|mux2|z[5]~52_combout  & \CPU|mux2|z[2]~75_combout ) ) ) ) # ( !\CPU|mux2|z[5]~51_combout  & ( !\CPU|mux2|z[2]~74_combout  & ( 
// (\CPU|mux2|z[2]~76_combout  & !\CPU|mux2|z[5]~52_combout ) ) ) )

	.dataa(!\CPU|mux2|z[2]~76_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~52_combout ),
	.datad(!\CPU|mux2|z[2]~75_combout ),
	.datae(!\CPU|mux2|z[5]~51_combout ),
	.dataf(!\CPU|mux2|z[2]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[2]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[2]~134 .extended_lut = "off";
defparam \CPU|mux2|z[2]~134 .lut_mask = 64'h505000F05F5F00F0;
defparam \CPU|mux2|z[2]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N27
cyclonev_lcell_comb \CPU|mux2|z[3]~135 (
// Equation(s):
// \CPU|mux2|z[3]~135_combout  = ( \CPU|mux2|z[3]~71_combout  ) # ( !\CPU|mux2|z[3]~71_combout  & ( \CPU|mux2|z[3]~69_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[3]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[3]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[3]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[3]~135 .extended_lut = "off";
defparam \CPU|mux2|z[3]~135 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CPU|mux2|z[3]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N42
cyclonev_lcell_comb \CPU|mux2|z[4]~136 (
// Equation(s):
// \CPU|mux2|z[4]~136_combout  = ( \CPU|mux2|z[4]~64_combout  ) # ( !\CPU|mux2|z[4]~64_combout  & ( \CPU|mux2|z[4]~66_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[4]~66_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[4]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[4]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[4]~136 .extended_lut = "off";
defparam \CPU|mux2|z[4]~136 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CPU|mux2|z[4]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N36
cyclonev_lcell_comb \CPU|mux2|z[5]~58 (
// Equation(s):
// \CPU|mux2|z[5]~58_combout  = ( \CPU|rf|rf[8][5]~q  & ( (!\CPU|mux2|z[5]~3_combout  & (((\CPU|mux2|z[5]~2_combout )))) # (\CPU|mux2|z[5]~3_combout  & ((!\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[9][5]~q ))) # (\CPU|mux2|z[5]~2_combout  & 
// (\CPU|rf|rf[10][5]~q )))) ) ) # ( !\CPU|rf|rf[8][5]~q  & ( (\CPU|mux2|z[5]~3_combout  & ((!\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[9][5]~q ))) # (\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[10][5]~q )))) ) )

	.dataa(!\CPU|rf|rf[10][5]~q ),
	.datab(!\CPU|rf|rf[9][5]~q ),
	.datac(!\CPU|mux2|z[5]~3_combout ),
	.datad(!\CPU|mux2|z[5]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~58 .extended_lut = "off";
defparam \CPU|mux2|z[5]~58 .lut_mask = 64'h0305030503F503F5;
defparam \CPU|mux2|z[5]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N39
cyclonev_lcell_comb \CPU|mux2|z[5]~57 (
// Equation(s):
// \CPU|mux2|z[5]~57_combout  = ( \CPU|rf|rf[4][5]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][5]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][5]~q ))) ) ) ) # ( !\CPU|rf|rf[4][5]~q  & ( \im|Mux19~7_combout  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][5]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][5]~q ))) ) ) ) # ( \CPU|rf|rf[4][5]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[5][5]~q ) ) ) ) # ( !\CPU|rf|rf[4][5]~q  & ( 
// !\im|Mux19~7_combout  & ( (\im|Mux20~2_combout  & \CPU|rf|rf[5][5]~q ) ) ) )

	.dataa(!\CPU|rf|rf[6][5]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[5][5]~q ),
	.datad(!\CPU|rf|rf[7][5]~q ),
	.datae(!\CPU|rf|rf[4][5]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~57 .extended_lut = "off";
defparam \CPU|mux2|z[5]~57 .lut_mask = 64'h0303CFCF44774477;
defparam \CPU|mux2|z[5]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N30
cyclonev_lcell_comb \CPU|mux2|z[5]~59 (
// Equation(s):
// \CPU|mux2|z[5]~59_combout  = ( !\CPU|decode|alu_src~0_combout  & ( \CPU|mux2|z[5]~57_combout  & ( (!\im|Mux17~5_combout  & (((!\CPU|mux2|z[5]~1_combout )))) # (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[5]~58_combout ))) # 
// (\CPU|mux2|z[5]~1_combout  & (\CPU|adder2|generate_N_bit_Adder[5].f|s~combout )))) ) ) ) # ( !\CPU|decode|alu_src~0_combout  & ( !\CPU|mux2|z[5]~57_combout  & ( (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[5]~58_combout ))) # 
// (\CPU|mux2|z[5]~1_combout  & (\CPU|adder2|generate_N_bit_Adder[5].f|s~combout )))) ) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[5].f|s~combout ),
	.datac(!\CPU|mux2|z[5]~58_combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(!\CPU|decode|alu_src~0_combout ),
	.dataf(!\CPU|mux2|z[5]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~59 .extended_lut = "off";
defparam \CPU|mux2|z[5]~59 .lut_mask = 64'h05110000AF110000;
defparam \CPU|mux2|z[5]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N9
cyclonev_lcell_comb \CPU|mux2|z[5]~137 (
// Equation(s):
// \CPU|mux2|z[5]~137_combout  = ( \CPU|mux2|z[5]~59_combout  ) # ( !\CPU|mux2|z[5]~59_combout  & ( \CPU|mux2|z[5]~61_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[5]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~137 .extended_lut = "off";
defparam \CPU|mux2|z[5]~137 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CPU|mux2|z[5]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \CPU|mux2|z[6]~138 (
// Equation(s):
// \CPU|mux2|z[6]~138_combout  = ( \CPU|mux2|z[6]~55_combout  & ( (!\CPU|mux2|z[5]~51_combout ) # ((\CPU|mux2|z[6]~56_combout  & !\CPU|mux2|z[5]~52_combout )) ) ) # ( !\CPU|mux2|z[6]~55_combout  & ( (\CPU|mux2|z[6]~56_combout  & (\CPU|mux2|z[5]~51_combout  & 
// !\CPU|mux2|z[5]~52_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[6]~56_combout ),
	.datac(!\CPU|mux2|z[5]~51_combout ),
	.datad(!\CPU|mux2|z[5]~52_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[6]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[6]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[6]~138 .extended_lut = "off";
defparam \CPU|mux2|z[6]~138 .lut_mask = 64'h03000300F3F0F3F0;
defparam \CPU|mux2|z[6]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \CPU|mux2|z[7]~139 (
// Equation(s):
// \CPU|mux2|z[7]~139_combout  = ( \CPU|mux2|z[7]~48_combout  ) # ( !\CPU|mux2|z[7]~48_combout  & ( \CPU|mux2|z[7]~50_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux2|z[7]~50_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[7]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[7]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[7]~139 .extended_lut = "off";
defparam \CPU|mux2|z[7]~139 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CPU|mux2|z[7]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \CPU|mux2|z[8]~140 (
// Equation(s):
// \CPU|mux2|z[8]~140_combout  = ( \CPU|mux2|z[8]~45_combout  ) # ( !\CPU|mux2|z[8]~45_combout  & ( \CPU|mux2|z[8]~43_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux2|z[8]~43_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[8]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[8]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[8]~140 .extended_lut = "off";
defparam \CPU|mux2|z[8]~140 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CPU|mux2|z[8]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N27
cyclonev_lcell_comb \CPU|mux2|z[9]~141 (
// Equation(s):
// \CPU|mux2|z[9]~141_combout  = ( \CPU|mux2|z[9]~40_combout  ) # ( !\CPU|mux2|z[9]~40_combout  & ( \CPU|mux2|z[9]~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux2|z[9]~38_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[9]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[9]~141 .extended_lut = "off";
defparam \CPU|mux2|z[9]~141 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CPU|mux2|z[9]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \CPU|mux2|z[10]~142 (
// Equation(s):
// \CPU|mux2|z[10]~142_combout  = ( \CPU|mux2|z[12]~7_combout  & ( \CPU|mux2|z[10]~34_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (\im|Mux13~2_combout )) # (\CPU|mux2|z[12]~6_combout  & ((\CPU|mux2|z[10]~35_combout ))) ) ) ) # ( !\CPU|mux2|z[12]~7_combout  & 
// ( \CPU|mux2|z[10]~34_combout  & ( !\CPU|mux2|z[12]~6_combout  ) ) ) # ( \CPU|mux2|z[12]~7_combout  & ( !\CPU|mux2|z[10]~34_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (\im|Mux13~2_combout )) # (\CPU|mux2|z[12]~6_combout  & ((\CPU|mux2|z[10]~35_combout ))) 
// ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[12]~6_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\CPU|mux2|z[10]~35_combout ),
	.datae(!\CPU|mux2|z[12]~7_combout ),
	.dataf(!\CPU|mux2|z[10]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[10]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[10]~142 .extended_lut = "off";
defparam \CPU|mux2|z[10]~142 .lut_mask = 64'h00000C3FCCCC0C3F;
defparam \CPU|mux2|z[10]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N54
cyclonev_lcell_comb \CPU|mux2|z[11]~143 (
// Equation(s):
// \CPU|mux2|z[11]~143_combout  = ( \CPU|mux2|z[11]~31_combout  & ( \CPU|mux2|z[11]~30_combout  & ( (!\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[12]~7_combout ) # (\im|Mux12~3_combout ))) # (\CPU|mux2|z[12]~6_combout  & (\CPU|mux2|z[12]~7_combout )) ) ) ) # 
// ( !\CPU|mux2|z[11]~31_combout  & ( \CPU|mux2|z[11]~30_combout  & ( (!\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[12]~7_combout ) # (\im|Mux12~3_combout ))) ) ) ) # ( \CPU|mux2|z[11]~31_combout  & ( !\CPU|mux2|z[11]~30_combout  & ( 
// (\CPU|mux2|z[12]~7_combout  & ((\im|Mux12~3_combout ) # (\CPU|mux2|z[12]~6_combout ))) ) ) ) # ( !\CPU|mux2|z[11]~31_combout  & ( !\CPU|mux2|z[11]~30_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (\CPU|mux2|z[12]~7_combout  & \im|Mux12~3_combout )) ) ) )

	.dataa(!\CPU|mux2|z[12]~6_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[12]~7_combout ),
	.datad(!\im|Mux12~3_combout ),
	.datae(!\CPU|mux2|z[11]~31_combout ),
	.dataf(!\CPU|mux2|z[11]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[11]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[11]~143 .extended_lut = "off";
defparam \CPU|mux2|z[11]~143 .lut_mask = 64'h000A050FA0AAA5AF;
defparam \CPU|mux2|z[11]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y20_N38
dffeas \CPU|rf|rf[1][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N27
cyclonev_lcell_comb \CPU|rf|rf[0][12]~feeder (
// Equation(s):
// \CPU|rf|rf[0][12]~feeder_combout  = ( \CPU|rf|rf~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][12]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \CPU|rf|rf[0][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N20
dffeas \CPU|rf|rf[2][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N59
dffeas \CPU|rf|rf[3][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \CPU|mux2|z[12]~27 (
// Equation(s):
// \CPU|mux2|z[12]~27_combout  = ( \CPU|rf|rf[3][12]~q  & ( \im|Mux19~7_combout  & ( (\CPU|rf|rf[2][12]~q ) # (\im|Mux20~2_combout ) ) ) ) # ( !\CPU|rf|rf[3][12]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & \CPU|rf|rf[2][12]~q ) ) ) ) # ( 
// \CPU|rf|rf[3][12]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[0][12]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[1][12]~q )) ) ) ) # ( !\CPU|rf|rf[3][12]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & 
// ((\CPU|rf|rf[0][12]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[1][12]~q )) ) ) )

	.dataa(!\CPU|rf|rf[1][12]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[0][12]~q ),
	.datad(!\CPU|rf|rf[2][12]~q ),
	.datae(!\CPU|rf|rf[3][12]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~27 .extended_lut = "off";
defparam \CPU|mux2|z[12]~27 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \CPU|mux2|z[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \CPU|mux2|z[12]~144 (
// Equation(s):
// \CPU|mux2|z[12]~144_combout  = ( \CPU|mux2|z[12]~27_combout  & ( (!\CPU|mux2|z[12]~7_combout  & (((!\CPU|mux2|z[12]~6_combout  & \CPU|mux2|z[12]~26_combout )))) # (\CPU|mux2|z[12]~7_combout  & (((\CPU|mux2|z[12]~6_combout )) # (\im|Mux11~3_combout ))) ) ) 
// # ( !\CPU|mux2|z[12]~27_combout  & ( (!\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[12]~7_combout  & ((\CPU|mux2|z[12]~26_combout ))) # (\CPU|mux2|z[12]~7_combout  & (\im|Mux11~3_combout )))) ) )

	.dataa(!\im|Mux11~3_combout ),
	.datab(!\CPU|mux2|z[12]~7_combout ),
	.datac(!\CPU|mux2|z[12]~6_combout ),
	.datad(!\CPU|mux2|z[12]~26_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[12]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~144 .extended_lut = "off";
defparam \CPU|mux2|z[12]~144 .lut_mask = 64'h10D010D013D313D3;
defparam \CPU|mux2|z[12]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N33
cyclonev_lcell_comb \CPU|mux2|z[14]~145 (
// Equation(s):
// \CPU|mux2|z[14]~145_combout  = ( \CPU|mux2|z[14]~17_combout  & ( (!\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[12]~7_combout ) # ((!\im|Mux9~5_combout )))) # (\CPU|mux2|z[12]~6_combout  & (\CPU|mux2|z[12]~7_combout  & ((\CPU|mux2|z[14]~18_combout )))) ) ) 
// # ( !\CPU|mux2|z[14]~17_combout  & ( (\CPU|mux2|z[12]~7_combout  & ((!\CPU|mux2|z[12]~6_combout  & (!\im|Mux9~5_combout )) # (\CPU|mux2|z[12]~6_combout  & ((\CPU|mux2|z[14]~18_combout ))))) ) )

	.dataa(!\CPU|mux2|z[12]~6_combout ),
	.datab(!\CPU|mux2|z[12]~7_combout ),
	.datac(!\im|Mux9~5_combout ),
	.datad(!\CPU|mux2|z[14]~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[14]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[14]~145 .extended_lut = "off";
defparam \CPU|mux2|z[14]~145 .lut_mask = 64'h20312031A8B9A8B9;
defparam \CPU|mux2|z[14]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N3
cyclonev_lcell_comb \CPU|mux2|z[15]~146 (
// Equation(s):
// \CPU|mux2|z[15]~146_combout  = ( \CPU|mux2|z[15]~12_combout  & ( \CPU|mux2|z[7]~9_combout  ) ) # ( !\CPU|mux2|z[15]~12_combout  & ( \CPU|mux2|z[7]~9_combout  & ( ((\CPU|mux2|z[15]~10_combout  & !\im|Mux17~5_combout )) # (\CPU|mux2|z[15]~14_combout ) ) ) ) 
// # ( \CPU|mux2|z[15]~12_combout  & ( !\CPU|mux2|z[7]~9_combout  & ( \CPU|mux2|z[15]~14_combout  ) ) ) # ( !\CPU|mux2|z[15]~12_combout  & ( !\CPU|mux2|z[7]~9_combout  & ( \CPU|mux2|z[15]~14_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[15]~10_combout ),
	.datac(!\CPU|mux2|z[15]~14_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(!\CPU|mux2|z[15]~12_combout ),
	.dataf(!\CPU|mux2|z[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[15]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[15]~146 .extended_lut = "off";
defparam \CPU|mux2|z[15]~146 .lut_mask = 64'h0F0F0F0F3F0FFFFF;
defparam \CPU|mux2|z[15]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N12
cyclonev_lcell_comb \CPU|mux2|z[16]~4 (
// Equation(s):
// \CPU|mux2|z[16]~4_combout  = ( \CPU|rf|rf[8][16]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (((\CPU|mux2|z[5]~3_combout  & \CPU|rf|rf[9][16]~q )))) # (\CPU|mux2|z[5]~2_combout  & (((!\CPU|mux2|z[5]~3_combout )) # (\CPU|rf|rf[10][16]~q ))) ) ) # ( 
// !\CPU|rf|rf[8][16]~q  & ( (\CPU|mux2|z[5]~3_combout  & ((!\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[9][16]~q ))) # (\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[10][16]~q )))) ) )

	.dataa(!\CPU|rf|rf[10][16]~q ),
	.datab(!\CPU|mux2|z[5]~2_combout ),
	.datac(!\CPU|mux2|z[5]~3_combout ),
	.datad(!\CPU|rf|rf[9][16]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[16]~4 .extended_lut = "off";
defparam \CPU|mux2|z[16]~4 .lut_mask = 64'h010D010D313D313D;
defparam \CPU|mux2|z[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N54
cyclonev_lcell_comb \CPU|mux2|z[16]~0 (
// Equation(s):
// \CPU|mux2|z[16]~0_combout  = ( \CPU|rf|rf[4][16]~q  & ( \CPU|rf|rf[5][16]~q  & ( (!\im|Mux19~7_combout ) # ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][16]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][16]~q )))) ) ) ) # ( !\CPU|rf|rf[4][16]~q  & ( 
// \CPU|rf|rf[5][16]~q  & ( (!\im|Mux19~7_combout  & (((\im|Mux20~2_combout )))) # (\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][16]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][16]~q ))))) ) ) ) # ( \CPU|rf|rf[4][16]~q  & ( 
// !\CPU|rf|rf[5][16]~q  & ( (!\im|Mux19~7_combout  & (((!\im|Mux20~2_combout )))) # (\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][16]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][16]~q ))))) ) ) ) # ( !\CPU|rf|rf[4][16]~q  & ( 
// !\CPU|rf|rf[5][16]~q  & ( (\im|Mux19~7_combout  & ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][16]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][16]~q ))))) ) ) )

	.dataa(!\im|Mux19~7_combout ),
	.datab(!\CPU|rf|rf[6][16]~q ),
	.datac(!\im|Mux20~2_combout ),
	.datad(!\CPU|rf|rf[7][16]~q ),
	.datae(!\CPU|rf|rf[4][16]~q ),
	.dataf(!\CPU|rf|rf[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[16]~0 .extended_lut = "off";
defparam \CPU|mux2|z[16]~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \CPU|mux2|z[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N51
cyclonev_lcell_comb \CPU|mux2|z[16]~5 (
// Equation(s):
// \CPU|mux2|z[16]~5_combout  = ( \CPU|mux2|z[16]~0_combout  & ( \CPU|adder2|generate_N_bit_Adder[16].f|s~combout  & ( ((!\im|Mux17~5_combout ) # (\CPU|mux2|z[16]~4_combout )) # (\CPU|mux2|z[5]~1_combout ) ) ) ) # ( !\CPU|mux2|z[16]~0_combout  & ( 
// \CPU|adder2|generate_N_bit_Adder[16].f|s~combout  & ( (\im|Mux17~5_combout  & ((\CPU|mux2|z[16]~4_combout ) # (\CPU|mux2|z[5]~1_combout ))) ) ) ) # ( \CPU|mux2|z[16]~0_combout  & ( !\CPU|adder2|generate_N_bit_Adder[16].f|s~combout  & ( 
// (!\im|Mux17~5_combout ) # ((!\CPU|mux2|z[5]~1_combout  & \CPU|mux2|z[16]~4_combout )) ) ) ) # ( !\CPU|mux2|z[16]~0_combout  & ( !\CPU|adder2|generate_N_bit_Adder[16].f|s~combout  & ( (!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[16]~4_combout  & 
// \im|Mux17~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[5]~1_combout ),
	.datac(!\CPU|mux2|z[16]~4_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(!\CPU|mux2|z[16]~0_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[16].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[16]~5 .extended_lut = "off";
defparam \CPU|mux2|z[16]~5 .lut_mask = 64'h000CFF0C003FFF3F;
defparam \CPU|mux2|z[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N42
cyclonev_lcell_comb \CPU|mux2|z[16]~147 (
// Equation(s):
// \CPU|mux2|z[16]~147_combout  = ( \CPU|mux2|z[12]~6_combout  & ( \CPU|mux2|z[16]~5_combout  & ( (\CPU|mux2|z[16]~8_combout  & \CPU|mux2|z[12]~7_combout ) ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( \CPU|mux2|z[16]~5_combout  & ( (!\CPU|mux2|z[12]~7_combout ) 
// # (\im|Mux7~2_combout ) ) ) ) # ( \CPU|mux2|z[12]~6_combout  & ( !\CPU|mux2|z[16]~5_combout  & ( (\CPU|mux2|z[16]~8_combout  & \CPU|mux2|z[12]~7_combout ) ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( !\CPU|mux2|z[16]~5_combout  & ( (\im|Mux7~2_combout  & 
// \CPU|mux2|z[12]~7_combout ) ) ) )

	.dataa(!\im|Mux7~2_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[16]~8_combout ),
	.datad(!\CPU|mux2|z[12]~7_combout ),
	.datae(!\CPU|mux2|z[12]~6_combout ),
	.dataf(!\CPU|mux2|z[16]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[16]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[16]~147 .extended_lut = "off";
defparam \CPU|mux2|z[16]~147 .lut_mask = 64'h0055000FFF55000F;
defparam \CPU|mux2|z[16]~147 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y22_N0
cyclonev_mac \CPU|alu|arithmetic|mul|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\CPU|mux3|z[23]~124_combout ,\CPU|mux3|z[22]~121_combout ,\CPU|mux3|z[21]~118_combout ,\CPU|mux3|z[20]~110_combout ,\CPU|mux3|z[19]~115_combout ,\CPU|mux3|z[18]~99_combout ,\CPU|mux3|z[17]~94_combout ,\CPU|mux3|z[16]~9_combout ,\CPU|mux3|z[15]~14_combout ,
\CPU|mux3|z[14]~19_combout ,\CPU|mux3|z[13]~105_combout ,\CPU|mux3|z[12]~29_combout ,\CPU|mux3|z[11]~34_combout ,\CPU|mux3|z[10]~39_combout ,\CPU|mux3|z[9]~44_combout ,\CPU|mux3|z[8]~126_combout ,\CPU|mux3|z[7]~53_combout ,\CPU|mux3|z[6]~58_combout ,
\CPU|mux3|z[5]~63_combout ,\CPU|mux3|z[4]~68_combout ,\CPU|mux3|z[3]~100_combout ,\CPU|mux3|z[2]~133_combout ,\CPU|mux3|z[1]~104_combout ,\CPU|mux3|z[0]~125_combout }),
	.ay({\CPU|mux2|z[23]~133_combout ,\CPU|mux2|z[22]~128_combout ,\CPU|mux2|z[21]~114_combout ,\CPU|mux2|z[20]~148_combout ,\CPU|mux2|z[19]~123_combout ,\CPU|mux2|z[18]~100_combout ,\CPU|mux2|z[17]~94_combout ,\CPU|mux2|z[16]~147_combout ,\CPU|mux2|z[15]~146_combout ,
\CPU|mux2|z[14]~145_combout ,\CPU|mux2|z[13]~108_combout ,\CPU|mux2|z[12]~144_combout ,\CPU|mux2|z[11]~143_combout ,\CPU|mux2|z[10]~142_combout ,\CPU|mux2|z[9]~141_combout ,\CPU|mux2|z[8]~140_combout ,\CPU|mux2|z[7]~139_combout ,\CPU|mux2|z[6]~138_combout ,
\CPU|mux2|z[5]~137_combout ,\CPU|mux2|z[4]~136_combout ,\CPU|mux2|z[3]~135_combout ,\CPU|mux2|z[2]~134_combout ,\CPU|mux2|z[1]~107_combout ,\CPU|mux2|z[0]~105_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\CPU|alu|arithmetic|mul|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|mul|Mult0~mac .accumulate_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .ax_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .ax_width = 24;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .ay_scan_in_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .ay_scan_in_width = 24;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .ay_use_scan_in = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .az_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .bx_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .by_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .by_use_scan_in = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .bz_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_0 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_1 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_2 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_3 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_4 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_5 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_6 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_a_7 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_0 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_1 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_2 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_3 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_4 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_5 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_6 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_b_7 = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_sel_a_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .coef_sel_b_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .delay_scan_out_ay = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .delay_scan_out_by = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .enable_double_accum = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .load_const_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .load_const_value = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .mode_sub_location = 0;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .negate_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .operand_source_max = "input";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .operand_source_may = "input";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .operand_source_mbx = "input";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .operand_source_mby = "input";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .operation_mode = "m27x27";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .output_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .preadder_subtract_a = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .preadder_subtract_b = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .result_a_width = 64;
defparam \CPU|alu|arithmetic|mul|Mult0~mac .signed_max = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .signed_may = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .signed_mbx = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .signed_mby = "false";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .sub_clock = "none";
defparam \CPU|alu|arithmetic|mul|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[19]~29 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[19]~29_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( \CPU|alu|arithmetic|mul|s [19] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( \CPU|alu|arithmetic|mul|s [19] & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( !\CPU|alu|arithmetic|mul|s [19] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout  & (!\CPU|decode|mux1|z[1]~1_combout  & 
// !\CPU|alu|mux0|mux2|z[13]~7_combout )) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & ( !\CPU|alu|arithmetic|mul|s [19] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout )))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[19]~29 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[19]~29 .lut_mask = 64'h6000A0006F00AF00;
defparam \CPU|alu|mux0|mux2|z[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N3
cyclonev_lcell_comb \CPU|rf|rf~23 (
// Equation(s):
// \CPU|rf|rf~23_combout  = ( \comb~12_combout  & ( (\reset~input_o  & (!\mem_read~combout  & \CPU|alu|mux0|mux2|z[19]~29_combout )) ) ) # ( !\comb~12_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[19]~29_combout )) # 
// (\mem_read~combout  & ((\mux1|z[9]~1_combout ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mem_read~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[19]~29_combout ),
	.datad(!\mux1|z[9]~1_combout ),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~23 .extended_lut = "off";
defparam \CPU|rf|rf~23 .lut_mask = 64'h0415041504040404;
defparam \CPU|rf|rf~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N50
dffeas \CPU|rf|rf[9][19] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][19] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N51
cyclonev_lcell_comb \CPU|mux3|z[19]~113 (
// Equation(s):
// \CPU|mux3|z[19]~113_combout  = ( \CPU|mux3|z[7]~6_combout  & ( \CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[10][19]~q  ) ) ) # ( !\CPU|mux3|z[7]~6_combout  & ( \CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[8][19]~q  ) ) ) # ( \CPU|mux3|z[7]~6_combout  & ( 
// !\CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[9][19]~q  ) ) )

	.dataa(!\CPU|rf|rf[9][19]~q ),
	.datab(!\CPU|rf|rf[10][19]~q ),
	.datac(!\CPU|rf|rf[8][19]~q ),
	.datad(gnd),
	.datae(!\CPU|mux3|z[7]~6_combout ),
	.dataf(!\CPU|mux3|z[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[19]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[19]~113 .extended_lut = "off";
defparam \CPU|mux3|z[19]~113 .lut_mask = 64'h000055550F0F3333;
defparam \CPU|mux3|z[19]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \CPU|mux3|z[19]~112 (
// Equation(s):
// \CPU|mux3|z[19]~112_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[7][19]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[6][19]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[5][19]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[4][19]~q  ) ) )

	.dataa(!\CPU|rf|rf[6][19]~q ),
	.datab(!\CPU|rf|rf[4][19]~q ),
	.datac(!\CPU|rf|rf[5][19]~q ),
	.datad(!\CPU|rf|rf[7][19]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[19]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[19]~112 .extended_lut = "off";
defparam \CPU|mux3|z[19]~112 .lut_mask = 64'h33330F0F555500FF;
defparam \CPU|mux3|z[19]~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \CPU|mux3|z[19]~114 (
// Equation(s):
// \CPU|mux3|z[19]~114_combout  = ( \CPU|mux3|z[19]~112_combout  & ( \CPU|adder2|generate_N_bit_Adder[19].f|s~combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[7]~3_combout ))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # 
// (\CPU|mux3|z[19]~113_combout ))) ) ) ) # ( !\CPU|mux3|z[19]~112_combout  & ( \CPU|adder2|generate_N_bit_Adder[19].f|s~combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[19]~113_combout ))) ) ) ) # ( 
// \CPU|mux3|z[19]~112_combout  & ( !\CPU|adder2|generate_N_bit_Adder[19].f|s~combout  & ( (\CPU|mux3|z[7]~3_combout  & ((!\CPU|mux3|z[7]~0_combout ) # (\CPU|mux3|z[19]~113_combout ))) ) ) ) # ( !\CPU|mux3|z[19]~112_combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[19].f|s~combout  & ( (\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[19]~113_combout  & \CPU|mux3|z[7]~3_combout )) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|mux3|z[19]~113_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[19]~112_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[19].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[19]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[19]~114 .extended_lut = "off";
defparam \CPU|mux3|z[19]~114 .lut_mask = 64'h000500AF550555AF;
defparam \CPU|mux3|z[19]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N27
cyclonev_lcell_comb \CPU|mux3|z[19]~111 (
// Equation(s):
// \CPU|mux3|z[19]~111_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[3][19]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[2][19]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[1][19]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[0][19]~q  ) ) )

	.dataa(!\CPU|rf|rf[2][19]~q ),
	.datab(!\CPU|rf|rf[3][19]~q ),
	.datac(!\CPU|rf|rf[0][19]~q ),
	.datad(!\CPU|rf|rf[1][19]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[19]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[19]~111 .extended_lut = "off";
defparam \CPU|mux3|z[19]~111 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU|mux3|z[19]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N9
cyclonev_lcell_comb \CPU|mux3|z[19]~115 (
// Equation(s):
// \CPU|mux3|z[19]~115_combout  = ( \CPU|mux3|z[19]~111_combout  & ( (!\CPU|decode|mov_src~2_combout  & ((!\CPU|mux3|z[7]~1_combout ) # (\CPU|mux3|z[19]~114_combout ))) ) ) # ( !\CPU|mux3|z[19]~111_combout  & ( (!\CPU|decode|mov_src~2_combout  & 
// \CPU|mux3|z[19]~114_combout ) ) )

	.dataa(!\CPU|mux3|z[7]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|decode|mov_src~2_combout ),
	.datad(!\CPU|mux3|z[19]~114_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[19]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[19]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[19]~115 .extended_lut = "off";
defparam \CPU|mux3|z[19]~115 .lut_mask = 64'h00F000F0A0F0A0F0;
defparam \CPU|mux3|z[19]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[18]~24 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[18]~24_combout  = ( !\CPU|alu|mux0|mux2|z[13]~7_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|mul|s 
// [18]))) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout ),
	.datac(gnd),
	.datad(!\CPU|alu|arithmetic|mul|s [18]),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[18]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[18]~24 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[18]~24 .lut_mask = 64'h2277227700000000;
defparam \CPU|alu|mux0|mux2|z[18]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \CPU|rf|rf~20 (
// Equation(s):
// \CPU|rf|rf~20_combout  = ( \comb~12_combout  & ( (\reset~input_o  & (!\mem_read~combout  & \CPU|alu|mux0|mux2|z[18]~24_combout )) ) ) # ( !\comb~12_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & ((\CPU|alu|mux0|mux2|z[18]~24_combout ))) # 
// (\mem_read~combout  & (\mux1|z[9]~1_combout )))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mem_read~combout ),
	.datac(!\mux1|z[9]~1_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[18]~24_combout ),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~20 .extended_lut = "off";
defparam \CPU|rf|rf~20 .lut_mask = 64'h0145014500440044;
defparam \CPU|rf|rf~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N20
dffeas \CPU|rf|rf[0][18] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][18] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N21
cyclonev_lcell_comb \CPU|mux3|z[18]~95 (
// Equation(s):
// \CPU|mux3|z[18]~95_combout  = ( \CPU|rf|rf[2][18]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[3][18]~q ) ) ) ) # ( !\CPU|rf|rf[2][18]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (\CPU|rf|rf[3][18]~q  & 
// \CPU|mux_reg1|z[0]~1_combout ) ) ) ) # ( \CPU|rf|rf[2][18]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][18]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[1][18]~q ))) ) ) ) # ( !\CPU|rf|rf[2][18]~q  & ( 
// !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][18]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[1][18]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[0][18]~q ),
	.datab(!\CPU|rf|rf[3][18]~q ),
	.datac(!\CPU|mux_reg1|z[0]~1_combout ),
	.datad(!\CPU|rf|rf[1][18]~q ),
	.datae(!\CPU|rf|rf[2][18]~q ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[18]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[18]~95 .extended_lut = "off";
defparam \CPU|mux3|z[18]~95 .lut_mask = 64'h505F505F0303F3F3;
defparam \CPU|mux3|z[18]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
cyclonev_lcell_comb \CPU|mux3|z[18]~97 (
// Equation(s):
// \CPU|mux3|z[18]~97_combout  = ( \CPU|rf|rf[9][18]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[7]~6_combout )) # (\CPU|mux3|z[7]~5_combout  & ((!\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[8][18]~q ))) # (\CPU|mux3|z[7]~6_combout  & 
// (\CPU|rf|rf[10][18]~q )))) ) ) # ( !\CPU|rf|rf[9][18]~q  & ( (\CPU|mux3|z[7]~5_combout  & ((!\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[8][18]~q ))) # (\CPU|mux3|z[7]~6_combout  & (\CPU|rf|rf[10][18]~q )))) ) )

	.dataa(!\CPU|mux3|z[7]~5_combout ),
	.datab(!\CPU|mux3|z[7]~6_combout ),
	.datac(!\CPU|rf|rf[10][18]~q ),
	.datad(!\CPU|rf|rf[8][18]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[18]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[18]~97 .extended_lut = "off";
defparam \CPU|mux3|z[18]~97 .lut_mask = 64'h0145014523672367;
defparam \CPU|mux3|z[18]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N36
cyclonev_lcell_comb \CPU|mux3|z[18]~96 (
// Equation(s):
// \CPU|mux3|z[18]~96_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[7][18]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[5][18]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[6][18]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[4][18]~q  ) ) )

	.dataa(!\CPU|rf|rf[6][18]~q ),
	.datab(!\CPU|rf|rf[7][18]~q ),
	.datac(!\CPU|rf|rf[4][18]~q ),
	.datad(!\CPU|rf|rf[5][18]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[18]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[18]~96 .extended_lut = "off";
defparam \CPU|mux3|z[18]~96 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|mux3|z[18]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \CPU|mux3|z[18]~98 (
// Equation(s):
// \CPU|mux3|z[18]~98_combout  = ( \CPU|mux3|z[18]~96_combout  & ( \CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( (!\CPU|mux3|z[7]~3_combout  & (((\CPU|mux3|z[7]~0_combout )) # (\CPU|mux3|z[18]~95_combout ))) # (\CPU|mux3|z[7]~3_combout  & 
// (((!\CPU|mux3|z[7]~0_combout ) # (\CPU|mux3|z[18]~97_combout )))) ) ) ) # ( !\CPU|mux3|z[18]~96_combout  & ( \CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( (!\CPU|mux3|z[7]~3_combout  & (((\CPU|mux3|z[7]~0_combout )) # (\CPU|mux3|z[18]~95_combout 
// ))) # (\CPU|mux3|z[7]~3_combout  & (((\CPU|mux3|z[18]~97_combout  & \CPU|mux3|z[7]~0_combout )))) ) ) ) # ( \CPU|mux3|z[18]~96_combout  & ( !\CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( (!\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[18]~95_combout  & 
// ((!\CPU|mux3|z[7]~0_combout )))) # (\CPU|mux3|z[7]~3_combout  & (((!\CPU|mux3|z[7]~0_combout ) # (\CPU|mux3|z[18]~97_combout )))) ) ) ) # ( !\CPU|mux3|z[18]~96_combout  & ( !\CPU|adder2|generate_N_bit_Adder[18].f|s~combout  & ( (!\CPU|mux3|z[7]~3_combout  
// & (\CPU|mux3|z[18]~95_combout  & ((!\CPU|mux3|z[7]~0_combout )))) # (\CPU|mux3|z[7]~3_combout  & (((\CPU|mux3|z[18]~97_combout  & \CPU|mux3|z[7]~0_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[18]~95_combout ),
	.datab(!\CPU|mux3|z[7]~3_combout ),
	.datac(!\CPU|mux3|z[18]~97_combout ),
	.datad(!\CPU|mux3|z[7]~0_combout ),
	.datae(!\CPU|mux3|z[18]~96_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[18].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[18]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[18]~98 .extended_lut = "off";
defparam \CPU|mux3|z[18]~98 .lut_mask = 64'h4403770344CF77CF;
defparam \CPU|mux3|z[18]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \CPU|mux3|z[18]~99 (
// Equation(s):
// \CPU|mux3|z[18]~99_combout  = ( \CPU|mux3|z[18]~98_combout  & ( !\CPU|decode|mov_src~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[18]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[18]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[18]~99 .extended_lut = "off";
defparam \CPU|mux3|z[18]~99 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|mux3|z[18]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[15]~26 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[15]~26_combout  = ( \CPU|alu|arithmetic|mul|s [15] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|decode|mux1|z[1]~1_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [15] & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & !\CPU|decode|mux1|z[1]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[15]~26 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[15]~26 .lut_mask = 64'h3000300030F030F0;
defparam \CPU|alu|mux0|mux2|z[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \CPU|rf|rf~2 (
// Equation(s):
// \CPU|rf|rf~2_combout  = ( \comb~12_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[15]~26_combout  & \reset~input_o )) ) ) # ( !\comb~12_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[15]~26_combout )) # 
// (\mem_read~combout  & ((\mux1|z[9]~1_combout ))))) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\CPU|alu|mux0|mux2|z[15]~26_combout ),
	.datac(!\reset~input_o ),
	.datad(!\mux1|z[9]~1_combout ),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~2 .extended_lut = "off";
defparam \CPU|rf|rf~2 .lut_mask = 64'h0207020702020202;
defparam \CPU|rf|rf~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N52
dffeas \CPU|rf|rf[0][15] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][15] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \CPU|mux3|z[15]~10 (
// Equation(s):
// \CPU|mux3|z[15]~10_combout  = ( \CPU|rf|rf[1][15]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[3][15]~q ) ) ) ) # ( !\CPU|rf|rf[1][15]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (\CPU|rf|rf[3][15]~q  & 
// \CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( \CPU|rf|rf[1][15]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[0][15]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[2][15]~q ))) ) ) ) # ( !\CPU|rf|rf[1][15]~q  & ( 
// !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[0][15]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[2][15]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[0][15]~q ),
	.datab(!\CPU|rf|rf[3][15]~q ),
	.datac(!\CPU|rf|rf[2][15]~q ),
	.datad(!\CPU|mux_reg1|z[1]~0_combout ),
	.datae(!\CPU|rf|rf[1][15]~q ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[15]~10 .extended_lut = "off";
defparam \CPU|mux3|z[15]~10 .lut_mask = 64'h550F550F0033FF33;
defparam \CPU|mux3|z[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N3
cyclonev_lcell_comb \CPU|mux3|z[15]~11 (
// Equation(s):
// \CPU|mux3|z[15]~11_combout  = ( \CPU|rf|rf[7][15]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (\CPU|rf|rf[6][15]~q ) # (\CPU|mux_reg1|z[0]~1_combout ) ) ) ) # ( !\CPU|rf|rf[7][15]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & 
// \CPU|rf|rf[6][15]~q ) ) ) ) # ( \CPU|rf|rf[7][15]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[4][15]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[5][15]~q )) ) ) ) # ( !\CPU|rf|rf[7][15]~q  & ( 
// !\CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[4][15]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[5][15]~q )) ) ) )

	.dataa(!\CPU|mux_reg1|z[0]~1_combout ),
	.datab(!\CPU|rf|rf[6][15]~q ),
	.datac(!\CPU|rf|rf[5][15]~q ),
	.datad(!\CPU|rf|rf[4][15]~q ),
	.datae(!\CPU|rf|rf[7][15]~q ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[15]~11 .extended_lut = "off";
defparam \CPU|mux3|z[15]~11 .lut_mask = 64'h05AF05AF22227777;
defparam \CPU|mux3|z[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \CPU|mux3|z[15]~12 (
// Equation(s):
// \CPU|mux3|z[15]~12_combout  = ( \mem_read~0_combout  & ( \im|Mux10~5_combout  & ( \CPU|rf|rf[8][15]~q  ) ) ) # ( !\mem_read~0_combout  & ( \im|Mux10~5_combout  & ( \CPU|rf|rf[8][15]~q  ) ) ) # ( \mem_read~0_combout  & ( !\im|Mux10~5_combout  & ( 
// \CPU|rf|rf[8][15]~q  ) ) ) # ( !\mem_read~0_combout  & ( !\im|Mux10~5_combout  & ( (!\im|Mux12~3_combout  & ((!\im|Mux11~3_combout  & ((\CPU|rf|rf[8][15]~q ))) # (\im|Mux11~3_combout  & (\CPU|rf|rf[10][15]~q )))) # (\im|Mux12~3_combout  & 
// ((!\im|Mux11~3_combout  & (\CPU|rf|rf[10][15]~q )) # (\im|Mux11~3_combout  & ((\CPU|rf|rf[8][15]~q ))))) ) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(!\CPU|rf|rf[10][15]~q ),
	.datac(!\CPU|rf|rf[8][15]~q ),
	.datad(!\im|Mux11~3_combout ),
	.datae(!\mem_read~0_combout ),
	.dataf(!\im|Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[15]~12 .extended_lut = "off";
defparam \CPU|mux3|z[15]~12 .lut_mask = 64'h1B270F0F0F0F0F0F;
defparam \CPU|mux3|z[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \CPU|mux3|z[15]~13 (
// Equation(s):
// \CPU|mux3|z[15]~13_combout  = ( \CPU|mux3|z[7]~3_combout  & ( \CPU|adder2|generate_N_bit_Adder[15].f|s~combout  & ( (!\CPU|mux3|z[7]~5_combout  & (((\CPU|rf|rf[9][15]~q  & \CPU|mux3|z[7]~6_combout )))) # (\CPU|mux3|z[7]~5_combout  & 
// (\CPU|mux3|z[15]~12_combout )) ) ) ) # ( !\CPU|mux3|z[7]~3_combout  & ( \CPU|adder2|generate_N_bit_Adder[15].f|s~combout  ) ) # ( \CPU|mux3|z[7]~3_combout  & ( !\CPU|adder2|generate_N_bit_Adder[15].f|s~combout  & ( (!\CPU|mux3|z[7]~5_combout  & 
// (((\CPU|rf|rf[9][15]~q  & \CPU|mux3|z[7]~6_combout )))) # (\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[15]~12_combout )) ) ) )

	.dataa(!\CPU|mux3|z[15]~12_combout ),
	.datab(!\CPU|rf|rf[9][15]~q ),
	.datac(!\CPU|mux3|z[7]~6_combout ),
	.datad(!\CPU|mux3|z[7]~5_combout ),
	.datae(!\CPU|mux3|z[7]~3_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[15].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[15]~13 .extended_lut = "off";
defparam \CPU|mux3|z[15]~13 .lut_mask = 64'h00000355FFFF0355;
defparam \CPU|mux3|z[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \CPU|mux3|z[15]~14 (
// Equation(s):
// \CPU|mux3|z[15]~14_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[15]~13_combout  & ( ((!\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[15]~10_combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[15]~11_combout )))) # (\CPU|mux3|z[7]~0_combout 
// ) ) ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[15]~13_combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[15]~10_combout )) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[15]~11_combout ))))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[7]~3_combout ),
	.datac(!\CPU|mux3|z[15]~10_combout ),
	.datad(!\CPU|mux3|z[15]~11_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux3|z[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[15]~14 .extended_lut = "off";
defparam \CPU|mux3|z[15]~14 .lut_mask = 64'h082A00005D7F0000;
defparam \CPU|mux3|z[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[14]~25 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[14]~25_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [14] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [14] & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [14] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// !\CPU|decode|mux1|z[1]~1_combout )) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [14] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout )))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[14]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[14]~25 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[14]~25 .lut_mask = 64'h6000C00060F0C0F0;
defparam \CPU|alu|mux0|mux2|z[14]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N51
cyclonev_lcell_comb \CPU|mux1|z[14]~24 (
// Equation(s):
// \CPU|mux1|z[14]~24_combout  = ( \deco|LessThan3~7_combout  & ( \deco|LessThan0~3_combout  & ( (\CPU|alu|mux0|mux2|z[14]~25_combout  & !\mem_read~combout ) ) ) ) # ( !\deco|LessThan3~7_combout  & ( \deco|LessThan0~3_combout  & ( 
// (\CPU|alu|mux0|mux2|z[14]~25_combout  & !\mem_read~combout ) ) ) ) # ( \deco|LessThan3~7_combout  & ( !\deco|LessThan0~3_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[14]~25_combout )) # (\mem_read~combout  & ((!\mux1|z[9]~0_combout ))) ) ) ) 
// # ( !\deco|LessThan3~7_combout  & ( !\deco|LessThan0~3_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[14]~25_combout )) # (\mem_read~combout  & (((!\mux1|z[9]~0_combout  & !\deco|LessThan1~4_combout )))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[14]~25_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\mux1|z[9]~0_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\deco|LessThan3~7_combout ),
	.dataf(!\deco|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[14]~24 .extended_lut = "off";
defparam \CPU|mux1|z[14]~24 .lut_mask = 64'h7444747444444444;
defparam \CPU|mux1|z[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N26
dffeas \CPU|ff|q[14] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[14]~feeder_combout ),
	.asdata(\CPU|mux1|z[14]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[14] .is_wysiwyg = "true";
defparam \CPU|ff|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N27
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1 (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1_combout  = ( \CPU|ff|q [10] & ( (\CPU|ff|q [9] & (\CPU|ff|q [8] & (\CPU|ff|q [7] & \CPU|ff|q [15]))) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [15]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[15].f|c_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1 .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1 .lut_mask = 64'h0000000000010001;
defparam \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0 (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  = ( \im|Mux1~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~1_combout  & ( (\CPU|ff|q [14] & (\CPU|ff|q [11] & (\CPU|ff|q [12] & \CPU|ff|q [13]))) ) ) )

	.dataa(!\CPU|ff|q [14]),
	.datab(!\CPU|ff|q [11]),
	.datac(!\CPU|ff|q [12]),
	.datad(!\CPU|ff|q [13]),
	.datae(!\im|Mux1~0_combout ),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0 .lut_mask = 64'h0000000000000001;
defparam \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N9
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[16].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[16].f|s~combout  = ( !\CPU|ff|q [16] & ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  ) ) # ( \CPU|ff|q [16] & ( !\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|ff|q [16]),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[16].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[16].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[16].f|s .lut_mask = 64'h0000FFFFFFFF0000;
defparam \CPU|adder1|generate_N_bit_Adder[16].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N54
cyclonev_lcell_comb \CPU|ff|q[16]~feeder (
// Equation(s):
// \CPU|ff|q[16]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[16].f|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[16].f|s~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[16]~feeder .extended_lut = "off";
defparam \CPU|ff|q[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|ff|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N33
cyclonev_lcell_comb \CPU|mux1|z[16]~26 (
// Equation(s):
// \CPU|mux1|z[16]~26_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[16]~27_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[16]~27_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[16]~27_combout  & ( (!\deco|LessThan0~3_combout  & (\mem_read~combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan1~4_combout ),
	.datab(!\deco|LessThan0~3_combout ),
	.datac(!\deco|LessThan3~7_combout ),
	.datad(!\mem_read~combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[16]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[16]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[16]~26 .extended_lut = "off";
defparam \CPU|mux1|z[16]~26 .lut_mask = 64'h008C0000FF8CFF00;
defparam \CPU|mux1|z[16]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N56
dffeas \CPU|ff|q[16] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[16]~feeder_combout ),
	.asdata(\CPU|mux1|z[16]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[16] .is_wysiwyg = "true";
defparam \CPU|ff|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N45
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[17].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[17].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( !\CPU|ff|q [16] $ (!\CPU|ff|q [17]) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( \CPU|ff|q [17] ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [16]),
	.datac(gnd),
	.datad(!\CPU|ff|q [17]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[17].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[17].f|s .lut_mask = 64'h00FF00FF33CC33CC;
defparam \CPU|adder1|generate_N_bit_Adder[17].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N39
cyclonev_lcell_comb \CPU|ff|q[17]~feeder (
// Equation(s):
// \CPU|ff|q[17]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[17].f|s~combout 

	.dataa(gnd),
	.datab(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[17]~feeder .extended_lut = "off";
defparam \CPU|ff|q[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \CPU|ff|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N42
cyclonev_lcell_comb \CPU|mux1|z[17]~32 (
// Equation(s):
// \CPU|mux1|z[17]~32_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[17]~28_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[17]~28_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[17]~28_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\deco|LessThan3~7_combout ),
	.datac(!\deco|LessThan1~4_combout ),
	.datad(!\deco|LessThan0~3_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[17]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[17]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[17]~32 .extended_lut = "off";
defparam \CPU|mux1|z[17]~32 .lut_mask = 64'h51000000FBAAAAAA;
defparam \CPU|mux1|z[17]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N41
dffeas \CPU|ff|q[17] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[17]~feeder_combout ),
	.asdata(\CPU|mux1|z[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[17] .is_wysiwyg = "true";
defparam \CPU|ff|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0 (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  = ( \CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (\CPU|ff|q [17] & (\CPU|ff|q [16] & (\CPU|ff|q [18] & \CPU|ff|q [19]))) ) )

	.dataa(!\CPU|ff|q [17]),
	.datab(!\CPU|ff|q [16]),
	.datac(!\CPU|ff|q [18]),
	.datad(!\CPU|ff|q [19]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0 .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0 .lut_mask = 64'h0000000000010001;
defparam \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N3
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[20].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[20].f|s~combout  = ( !\CPU|ff|q [20] & ( \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  ) ) # ( \CPU|ff|q [20] & ( !\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|ff|q [20]),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[20].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[20].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[20].f|s .lut_mask = 64'h0000FFFFFFFF0000;
defparam \CPU|adder1|generate_N_bit_Adder[20].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N15
cyclonev_lcell_comb \CPU|ff|q[20]~feeder (
// Equation(s):
// \CPU|ff|q[20]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[20].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[20]~feeder .extended_lut = "off";
defparam \CPU|ff|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N3
cyclonev_lcell_comb \CPU|mux1|z[20]~35 (
// Equation(s):
// \CPU|mux1|z[20]~35_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[20]~23_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[20]~23_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[20]~23_combout  & ( (!\deco|LessThan0~3_combout  & (\mem_read~combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan1~4_combout ),
	.datab(!\deco|LessThan0~3_combout ),
	.datac(!\deco|LessThan3~7_combout ),
	.datad(!\mem_read~combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[20]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[20]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[20]~35 .extended_lut = "off";
defparam \CPU|mux1|z[20]~35 .lut_mask = 64'h008C0000FF8CFF00;
defparam \CPU|mux1|z[20]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \CPU|ff|q[20] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[20]~feeder_combout ),
	.asdata(\CPU|mux1|z[20]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[20] .is_wysiwyg = "true";
defparam \CPU|ff|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N21
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[22].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[22].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  & ( !\CPU|ff|q [22] $ (((!\CPU|ff|q [20]) # (!\CPU|ff|q [21]))) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  & ( \CPU|ff|q 
// [22] ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [22]),
	.datac(!\CPU|ff|q [20]),
	.datad(!\CPU|ff|q [21]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[22].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[22].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[22].f|s .lut_mask = 64'h33333333333C333C;
defparam \CPU|adder1|generate_N_bit_Adder[22].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N27
cyclonev_lcell_comb \CPU|ff|q[22]~feeder (
// Equation(s):
// \CPU|ff|q[22]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[22].f|s~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[22].f|s~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[22]~feeder .extended_lut = "off";
defparam \CPU|ff|q[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \CPU|ff|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N57
cyclonev_lcell_comb \CPU|mux1|z[22]~37 (
// Equation(s):
// \CPU|mux1|z[22]~37_combout  = ( \mux1|z[9]~0_combout  & ( \deco|LessThan3~7_combout  & ( (\CPU|alu|mux0|mux2|z[22]~41_combout  & !\mem_read~combout ) ) ) ) # ( !\mux1|z[9]~0_combout  & ( \deco|LessThan3~7_combout  & ( (!\mem_read~combout  & 
// (\CPU|alu|mux0|mux2|z[22]~41_combout )) # (\mem_read~combout  & ((!\deco|LessThan0~3_combout ))) ) ) ) # ( \mux1|z[9]~0_combout  & ( !\deco|LessThan3~7_combout  & ( (\CPU|alu|mux0|mux2|z[22]~41_combout  & !\mem_read~combout ) ) ) ) # ( 
// !\mux1|z[9]~0_combout  & ( !\deco|LessThan3~7_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[22]~41_combout )) # (\mem_read~combout  & (((!\deco|LessThan0~3_combout  & !\deco|LessThan1~4_combout )))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[22]~41_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan0~3_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\deco|LessThan3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[22]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[22]~37 .extended_lut = "off";
defparam \CPU|mux1|z[22]~37 .lut_mask = 64'h7444444474744444;
defparam \CPU|mux1|z[22]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \CPU|ff|q[22] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[22]~feeder_combout ),
	.asdata(\CPU|mux1|z[22]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[22] .is_wysiwyg = "true";
defparam \CPU|ff|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N18
cyclonev_lcell_comb \CPU|ff|q[23]~feeder (
// Equation(s):
// \CPU|ff|q[23]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[23].f|s~combout 

	.dataa(gnd),
	.datab(!\CPU|adder1|generate_N_bit_Adder[23].f|s~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[23]~feeder .extended_lut = "off";
defparam \CPU|ff|q[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \CPU|ff|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N30
cyclonev_lcell_comb \CPU|mux1|z[23]~38 (
// Equation(s):
// \CPU|mux1|z[23]~38_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[23]~42_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[23]~42_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[23]~42_combout  & ( (!\deco|LessThan0~3_combout  & (\mem_read~combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan1~4_combout ),
	.datab(!\deco|LessThan0~3_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\deco|LessThan3~7_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[23]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[23]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[23]~38 .extended_lut = "off";
defparam \CPU|mux1|z[23]~38 .lut_mask = 64'h080C0000F8FCF0F0;
defparam \CPU|mux1|z[23]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y20_N20
dffeas \CPU|ff|q[23] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[23]~feeder_combout ),
	.asdata(\CPU|mux1|z[23]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[23] .is_wysiwyg = "true";
defparam \CPU|ff|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[23].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[23].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  & ( !\CPU|ff|q [23] $ (((!\CPU|ff|q [22]) # ((!\CPU|ff|q [20]) # (!\CPU|ff|q [21])))) ) ) # ( 
// !\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout  & ( \CPU|ff|q [23] ) )

	.dataa(!\CPU|ff|q [22]),
	.datab(!\CPU|ff|q [20]),
	.datac(!\CPU|ff|q [23]),
	.datad(!\CPU|ff|q [21]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[23].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[23].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[23].f|s .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \CPU|adder1|generate_N_bit_Adder[23].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N18
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[23].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[23].f|s~combout  = ( \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[23].f|s~combout  $ (((!\CPU|adder1|generate_N_bit_Adder[22].f|s~combout ) # 
// (!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ))) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[23].f|s~combout  ) )

	.dataa(!\CPU|adder1|generate_N_bit_Adder[23].f|s~combout ),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[22].f|s~combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[23].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[23].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[23].f|s .lut_mask = 64'h55555555555A555A;
defparam \CPU|adder2|generate_N_bit_Adder[23].f|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N26
dffeas \CPU|rf|rf[8][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N47
dffeas \CPU|rf|rf[9][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N53
dffeas \CPU|rf|rf[10][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \CPU|mux3|z[23]~131 (
// Equation(s):
// \CPU|mux3|z[23]~131_combout  = ( \CPU|rf|rf[10][23]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[9][23]~q )))) # (\CPU|mux3|z[7]~5_combout  & (((\CPU|rf|rf[8][23]~q )) # (\CPU|mux3|z[7]~6_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][23]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[9][23]~q )))) # (\CPU|mux3|z[7]~5_combout  & (!\CPU|mux3|z[7]~6_combout  & (\CPU|rf|rf[8][23]~q ))) ) )

	.dataa(!\CPU|mux3|z[7]~5_combout ),
	.datab(!\CPU|mux3|z[7]~6_combout ),
	.datac(!\CPU|rf|rf[8][23]~q ),
	.datad(!\CPU|rf|rf[9][23]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[23]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[23]~131 .extended_lut = "off";
defparam \CPU|mux3|z[23]~131 .lut_mask = 64'h0426042615371537;
defparam \CPU|mux3|z[23]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N56
dffeas \CPU|rf|rf[6][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \CPU|rf|rf[4][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N26
dffeas \CPU|rf|rf[7][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N37
dffeas \CPU|rf|rf[5][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N27
cyclonev_lcell_comb \CPU|mux3|z[23]~123 (
// Equation(s):
// \CPU|mux3|z[23]~123_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[5][23]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[7][23]~q ) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[5][23]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & 
// ((\CPU|rf|rf[4][23]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[6][23]~q )) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[5][23]~q  & ( (\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[7][23]~q ) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// !\CPU|rf|rf[5][23]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[4][23]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[6][23]~q )) ) ) )

	.dataa(!\CPU|rf|rf[6][23]~q ),
	.datab(!\CPU|rf|rf[4][23]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[7][23]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[5][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[23]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[23]~123 .extended_lut = "off";
defparam \CPU|mux3|z[23]~123 .lut_mask = 64'h3535000F3535F0FF;
defparam \CPU|mux3|z[23]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \CPU|rf|rf[2][23]~feeder (
// Equation(s):
// \CPU|rf|rf[2][23]~feeder_combout  = ( \CPU|rf|rf~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[2][23]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N20
dffeas \CPU|rf|rf[2][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N45
cyclonev_lcell_comb \CPU|rf|rf[1][23]~feeder (
// Equation(s):
// \CPU|rf|rf[1][23]~feeder_combout  = ( \CPU|rf|rf~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[1][23]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N47
dffeas \CPU|rf|rf[1][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N6
cyclonev_lcell_comb \CPU|rf|rf[0][23]~feeder (
// Equation(s):
// \CPU|rf|rf[0][23]~feeder_combout  = ( \CPU|rf|rf~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[0][23]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N8
dffeas \CPU|rf|rf[0][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \CPU|mux3|z[23]~122 (
// Equation(s):
// \CPU|mux3|z[23]~122_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[3][23]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[1][23]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[2][23]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[0][23]~q  ) ) )

	.dataa(!\CPU|rf|rf[2][23]~q ),
	.datab(!\CPU|rf|rf[1][23]~q ),
	.datac(!\CPU|rf|rf[3][23]~q ),
	.datad(!\CPU|rf|rf[0][23]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[23]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[23]~122 .extended_lut = "off";
defparam \CPU|mux3|z[23]~122 .lut_mask = 64'h00FF555533330F0F;
defparam \CPU|mux3|z[23]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \CPU|mux3|z[23]~132 (
// Equation(s):
// \CPU|mux3|z[23]~132_combout  = ( \CPU|mux3|z[23]~122_combout  & ( (!\CPU|mux3|z[7]~1_combout ) # ((\CPU|mux3|z[23]~123_combout  & (!\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[7]~3_combout ))) ) ) # ( !\CPU|mux3|z[23]~122_combout  & ( 
// (\CPU|mux3|z[23]~123_combout  & (!\CPU|mux3|z[7]~0_combout  & \CPU|mux3|z[7]~3_combout )) ) )

	.dataa(!\CPU|mux3|z[23]~123_combout ),
	.datab(!\CPU|mux3|z[7]~1_combout ),
	.datac(!\CPU|mux3|z[7]~0_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[23]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[23]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[23]~132 .extended_lut = "off";
defparam \CPU|mux3|z[23]~132 .lut_mask = 64'h00500050CCDCCCDC;
defparam \CPU|mux3|z[23]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \CPU|mux3|z[23]~124 (
// Equation(s):
// \CPU|mux3|z[23]~124_combout  = ( \CPU|mux3|z[23]~131_combout  & ( \CPU|mux3|z[23]~132_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) ) # ( !\CPU|mux3|z[23]~131_combout  & ( \CPU|mux3|z[23]~132_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) ) # ( 
// \CPU|mux3|z[23]~131_combout  & ( !\CPU|mux3|z[23]~132_combout  & ( (!\CPU|decode|mov_src~2_combout  & (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[7]~3_combout ) # (\CPU|adder2|generate_N_bit_Adder[23].f|s~combout )))) ) ) ) # ( !\CPU|mux3|z[23]~131_combout 
//  & ( !\CPU|mux3|z[23]~132_combout  & ( (!\CPU|decode|mov_src~2_combout  & (\CPU|mux3|z[7]~0_combout  & (\CPU|adder2|generate_N_bit_Adder[23].f|s~combout  & !\CPU|mux3|z[7]~3_combout ))) ) ) )

	.dataa(!\CPU|decode|mov_src~2_combout ),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|adder2|generate_N_bit_Adder[23].f|s~combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[23]~131_combout ),
	.dataf(!\CPU|mux3|z[23]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[23]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[23]~124 .extended_lut = "off";
defparam \CPU|mux3|z[23]~124 .lut_mask = 64'h02000222AAAAAAAA;
defparam \CPU|mux3|z[23]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N3
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[22]~18 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[22]~18_combout  = !\CPU|mux2|z[22]~128_combout  $ (!\CPU|decode|mux1|z[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[22]~128_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[22]~18 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[22]~18 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \CPU|alu|arithmetic|adder|mux0|z[22]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\CPU|mux3|z[22]~121_combout  & 
// (\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout  & \CPU|mux3|z[21]~118_combout )) # (\CPU|mux3|z[22]~121_combout  & ((\CPU|mux3|z[21]~118_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ))) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (\CPU|mux3|z[22]~121_combout  & \CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ) # (\CPU|mux3|z[22]~121_combout ) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\CPU|mux3|z[22]~121_combout  & (\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout  & \CPU|mux3|z[21]~118_combout )) # 
// (\CPU|mux3|z[22]~121_combout  & ((\CPU|mux3|z[21]~118_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[22]~121_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ),
	.datad(!\CPU|mux3|z[21]~118_combout ),
	.datae(!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0 .lut_mask = 64'h033F3F3F0303033F;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \CPU|alu|flag_mod|z[0] (
// Equation(s):
// \CPU|alu|flag_mod|z [0] = ( \CPU|decode|mux1|z[0]~2_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout  & ( (!\CPU|mux3|z[23]~124_combout  & \CPU|mux2|z[23]~133_combout ) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout  & ( (!\CPU|mux3|z[23]~124_combout  & !\CPU|mux2|z[23]~133_combout ) ) ) ) # ( \CPU|decode|mux1|z[0]~2_combout  & ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout  & ( (\CPU|mux3|z[23]~124_combout  & !\CPU|mux2|z[23]~133_combout ) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout  & ( (\CPU|mux3|z[23]~124_combout  & \CPU|mux2|z[23]~133_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[23]~124_combout ),
	.datac(!\CPU|mux2|z[23]~133_combout ),
	.datad(gnd),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|z [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|z[0] .extended_lut = "off";
defparam \CPU|alu|flag_mod|z[0] .lut_mask = 64'h03033030C0C00C0C;
defparam \CPU|alu|flag_mod|z[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N27
cyclonev_lcell_comb \im|Mux1~6 (
// Equation(s):
// \im|Mux1~6_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [8] & ( (\CPU|ff|q [4] & (\CPU|ff|q [2] & (\CPU|ff|q [6] & \CPU|ff|q [5]))) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [8] & ( (!\CPU|ff|q [2] & ((!\CPU|ff|q [6] & (\CPU|ff|q [4] & \CPU|ff|q [5])) # 
// (\CPU|ff|q [6] & ((!\CPU|ff|q [5]))))) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [8] & ( (!\CPU|ff|q [4] & (!\CPU|ff|q [5] & (!\CPU|ff|q [2] $ (!\CPU|ff|q [6])))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [2]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~6 .extended_lut = "off";
defparam \im|Mux1~6 .lut_mask = 64'h28000C4000000001;
defparam \im|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N51
cyclonev_lcell_comb \im|Mux5~5 (
// Equation(s):
// \im|Mux5~5_combout  = ( !\CPU|ff|q [9] & ( \CPU|ff|q [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ff|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~5 .extended_lut = "off";
defparam \im|Mux5~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \im|Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N24
cyclonev_lcell_comb \im|Mux2~1 (
// Equation(s):
// \im|Mux2~1_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [4] ) ) # ( !\CPU|ff|q [5] & ( (\CPU|ff|q [4] & ((!\CPU|ff|q [3]) # (!\CPU|ff|q [2]))) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [3]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [2]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~1 .extended_lut = "off";
defparam \im|Mux2~1 .lut_mask = 64'h0F0C0F0C0F0F0F0F;
defparam \im|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N6
cyclonev_lcell_comb \im|Mux2~0 (
// Equation(s):
// \im|Mux2~0_combout  = ( \CPU|ff|q [2] & ( !\CPU|ff|q [8] & ( (!\CPU|ff|q [4] & (!\CPU|ff|q [6] & (!\CPU|ff|q [5] & !\CPU|ff|q [3]))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [8] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [6] & (!\CPU|ff|q [5]))) # (\CPU|ff|q [4] & 
// (\CPU|ff|q [3] & (!\CPU|ff|q [6] $ (!\CPU|ff|q [5])))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [5]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~0 .extended_lut = "off";
defparam \im|Mux2~0 .lut_mask = 64'h2034800000000000;
defparam \im|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N27
cyclonev_lcell_comb \im|Mux2~2 (
// Equation(s):
// \im|Mux2~2_combout  = ( \im|Mux2~0_combout  & ( (!\im|Mux2~1_combout  & \im|Mux3~4_combout ) ) ) # ( !\im|Mux2~0_combout  & ( ((!\im|Mux2~1_combout  & \im|Mux3~4_combout )) # (\im|Mux5~5_combout ) ) )

	.dataa(!\im|Mux2~1_combout ),
	.datab(gnd),
	.datac(!\im|Mux3~4_combout ),
	.datad(!\im|Mux5~5_combout ),
	.datae(gnd),
	.dataf(!\im|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~2 .extended_lut = "off";
defparam \im|Mux2~2 .lut_mask = 64'h0AFF0AFF0A0A0A0A;
defparam \im|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \im|Mux1~1 (
// Equation(s):
// \im|Mux1~1_combout  = ( \CPU|ff|q [5] & ( (!\CPU|ff|q [8] & (!\CPU|ff|q [6] & !\CPU|ff|q [4])) ) ) # ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [8] & !\CPU|ff|q [6]) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [4]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~1 .extended_lut = "off";
defparam \im|Mux1~1 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \im|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N27
cyclonev_lcell_comb \im|Mux1~5 (
// Equation(s):
// \im|Mux1~5_combout  = ( \im|Mux1~1_combout  & ( (!\CPU|ff|q [7] & \CPU|ff|q [9]) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(gnd),
	.datac(!\CPU|ff|q [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~5 .extended_lut = "off";
defparam \im|Mux1~5 .lut_mask = 64'h000000000A0A0A0A;
defparam \im|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \im|Mux1~4 (
// Equation(s):
// \im|Mux1~4_combout  = ( !\im|Mux5~0_combout  & ( \im|Mux8~0_combout  & ( (!\CPU|ff|q [7] & !\CPU|ff|q [9]) ) ) ) # ( \im|Mux5~0_combout  & ( !\im|Mux8~0_combout  & ( (!\CPU|ff|q [7] & !\CPU|ff|q [9]) ) ) ) # ( !\im|Mux5~0_combout  & ( !\im|Mux8~0_combout  
// & ( (!\CPU|ff|q [7] & !\CPU|ff|q [9]) ) ) )

	.dataa(!\CPU|ff|q [7]),
	.datab(gnd),
	.datac(!\CPU|ff|q [9]),
	.datad(gnd),
	.datae(!\im|Mux5~0_combout ),
	.dataf(!\im|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~4 .extended_lut = "off";
defparam \im|Mux1~4 .lut_mask = 64'hA0A0A0A0A0A00000;
defparam \im|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \CPU|cl|cc|Mux0~1 (
// Equation(s):
// \CPU|cl|cc|Mux0~1_combout  = ( \CPU|cl|ff0|q [3] & ( !\im|Mux1~4_combout  & ( !\im|Mux2~2_combout  ) ) ) # ( !\CPU|cl|ff0|q [3] & ( !\im|Mux1~4_combout  & ( (!\im|Mux2~2_combout ) # ((!\im|Mux1~5_combout  & ((!\im|Mux5~5_combout ) # (\im|Mux1~6_combout 
// )))) ) ) )

	.dataa(!\im|Mux1~6_combout ),
	.datab(!\im|Mux5~5_combout ),
	.datac(!\im|Mux2~2_combout ),
	.datad(!\im|Mux1~5_combout ),
	.datae(!\CPU|cl|ff0|q [3]),
	.dataf(!\im|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|cc|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|cc|Mux0~1 .extended_lut = "off";
defparam \CPU|cl|cc|Mux0~1 .lut_mask = 64'hFDF0F0F000000000;
defparam \CPU|cl|cc|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( (!\CPU|mux3|z[12]~29_combout  & (\CPU|mux3|z[11]~34_combout  & 
// (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & \CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ))) # (\CPU|mux3|z[12]~29_combout  & (((\CPU|mux3|z[11]~34_combout  & \CPU|alu|arithmetic|adder|mux0|z[11]~4_combout )) # 
// (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ))) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( (!\CPU|mux3|z[12]~29_combout  & (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  & 
// ((\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ) # (\CPU|mux3|z[11]~34_combout )))) # (\CPU|mux3|z[12]~29_combout  & (((\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout )) # (\CPU|mux3|z[11]~34_combout 
// ))) ) )

	.dataa(!\CPU|mux3|z[11]~34_combout ),
	.datab(!\CPU|mux3|z[12]~29_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0 .lut_mask = 64'h173F173F03170317;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[13]~17 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[13]~17_combout  = ( \CPU|alu|arithmetic|mul|s [13] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout  $ (!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  $ (\CPU|mux3|z[13]~105_combout ))) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [13] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout  $ (!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  $ 
// (\CPU|mux3|z[13]~105_combout )))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout ),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout ),
	.datad(!\CPU|mux3|z[13]~105_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[13]~17 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[13]~17 .lut_mask = 64'h488448847BB77BB7;
defparam \CPU|alu|mux0|mux2|z[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[12]~13 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[12]~13_combout  = ( \CPU|mux3|z[11]~34_combout  & ( \CPU|alu|arithmetic|mul|s [12] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  $ (((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout 
//  & !\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|mux3|z[11]~34_combout  & ( \CPU|alu|arithmetic|mul|s [12] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  $ 
// (((!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( \CPU|mux3|z[11]~34_combout  & ( !\CPU|alu|arithmetic|mul|s [12] & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  $ (((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & !\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ))))) ) ) ) # ( 
// !\CPU|mux3|z[11]~34_combout  & ( !\CPU|alu|arithmetic|mul|s [12] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ))))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(!\CPU|mux3|z[11]~34_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[12]~13 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[12]~13 .lut_mask = 64'h39009C0039FF9CFF;
defparam \CPU|alu|mux0|mux2|z[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N39
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[0]~10 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[0]~10_combout  = ( \CPU|mux3|z[0]~102_combout  & ( \CPU|decode|mov_src~2_combout  & ( \CPU|mux2|z[0]~105_combout  ) ) ) # ( !\CPU|mux3|z[0]~102_combout  & ( \CPU|decode|mov_src~2_combout  & ( \CPU|mux2|z[0]~105_combout  ) ) ) # ( 
// \CPU|mux3|z[0]~102_combout  & ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux2|z[0]~105_combout  ) ) ) # ( !\CPU|mux3|z[0]~102_combout  & ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux2|z[0]~105_combout  ) ) )

	.dataa(!\CPU|mux2|z[0]~105_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|mux3|z[0]~102_combout ),
	.dataf(!\CPU|decode|mov_src~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[0]~10 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[0]~10 .lut_mask = 64'h5555AAAA55555555;
defparam \CPU|alu|mux0|mux2|z[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[0]~11 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[0]~11_combout  = ( \CPU|alu|arithmetic|mul|s [0] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|mux0|mux2|z[0]~10_combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|decode|mux1|z[0]~2_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [0] & ( (!\CPU|decode|mux1|z[1]~1_combout  & \CPU|alu|mux0|mux2|z[0]~10_combout ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|mux0|mux2|z[0]~10_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[0]~11 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[0]~11 .lut_mask = 64'h0A0A0A0A5F0A5F0A;
defparam \CPU|alu|mux0|mux2|z[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N27
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout  = !\CPU|mux3|z[1]~104_combout  $ (!\CPU|mux2|z[1]~107_combout  $ (!\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout )))

	.dataa(!\CPU|mux3|z[1]~104_combout ),
	.datab(!\CPU|mux2|z[1]~107_combout ),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s .lut_mask = 64'h6996699669966996;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[1]~12 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[1]~12_combout  = ( \CPU|alu|arithmetic|mul|s [1] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [1] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout )) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(gnd),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[1]~12 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[1]~12 .lut_mask = 64'h0088008844CC44CC;
defparam \CPU|alu|mux0|mux2|z[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N9
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[3]~13 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[3]~13_combout  = ( \CPU|mux2|z[3]~71_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[3]~71_combout  & ( !\CPU|mux2|z[3]~69_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[3]~69_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[3]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[3]~13 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[3]~13 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \CPU|alu|arithmetic|adder|mux0|z[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N42
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[2]~11_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  & (!\CPU|mux3|z[2]~133_combout  & 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout )))) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout  & ( (!\CPU|mux3|z[2]~133_combout ) # 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout )))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ),
	.datad(!\CPU|mux3|z[2]~133_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0 .lut_mask = 64'hFFA2FFA2A200A200;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[3]~8 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[3]~8_combout  = ( \CPU|decode|mux1|z[1]~1_combout  & ( \CPU|alu|arithmetic|mul|s [3] & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\CPU|decode|mux1|z[1]~1_combout  & ( \CPU|alu|arithmetic|mul|s [3] & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout  $ (!\CPU|mux3|z[3]~100_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout )))) ) ) ) # ( !\CPU|decode|mux1|z[1]~1_combout  & ( 
// !\CPU|alu|arithmetic|mul|s [3] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout  $ (!\CPU|mux3|z[3]~100_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout )))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout ),
	.datab(!\CPU|mux3|z[3]~100_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout ),
	.datae(!\CPU|decode|mux1|z[1]~1_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[3]~8 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[3]~8 .lut_mask = 64'h906000009060F0F0;
defparam \CPU|alu|mux0|mux2|z[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \CPU|alu|flag_mod|WideAnd0~0 (
// Equation(s):
// \CPU|alu|flag_mod|WideAnd0~0_combout  = ( !\CPU|alu|mux0|mux2|z[3]~8_combout  & ( !\CPU|alu|mux0|mux2|z[9]~18_combout  & ( (!\CPU|alu|mux0|mux2|z[0]~11_combout  & (!\CPU|alu|mux0|mux2|z[1]~12_combout  & (!\CPU|alu|mux0|mux2|z[8]~19_combout  & 
// !\CPU|alu|mux0|mux2|z[7]~30_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[8]~19_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[7]~30_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[9]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|WideAnd0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|WideAnd0~0 .extended_lut = "off";
defparam \CPU|alu|flag_mod|WideAnd0~0 .lut_mask = 64'h8000000000000000;
defparam \CPU|alu|flag_mod|WideAnd0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \CPU|alu|flag_mod|WideAnd0~1 (
// Equation(s):
// \CPU|alu|flag_mod|WideAnd0~1_combout  = ( \CPU|alu|mux0|mux2|z[10]~15_combout  & ( \CPU|alu|flag_mod|WideAnd0~0_combout  & ( \CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\CPU|alu|mux0|mux2|z[10]~15_combout  & ( \CPU|alu|flag_mod|WideAnd0~0_combout  & ( 
// ((!\CPU|alu|mux0|mux2|z[13]~17_combout  & (!\CPU|alu|mux0|mux2|z[11]~14_combout  & !\CPU|alu|mux0|mux2|z[12]~13_combout ))) # (\CPU|alu|mux0|mux2|z[13]~7_combout ) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.dataf(!\CPU|alu|flag_mod|WideAnd0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|WideAnd0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|WideAnd0~1 .extended_lut = "off";
defparam \CPU|alu|flag_mod|WideAnd0~1 .lut_mask = 64'h00000000D5555555;
defparam \CPU|alu|flag_mod|WideAnd0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \CPU|alu|flag_mod|WideAnd0~2 (
// Equation(s):
// \CPU|alu|flag_mod|WideAnd0~2_combout  = ( !\CPU|alu|mux0|mux2|z[15]~26_combout  & ( \CPU|alu|flag_mod|WideAnd0~1_combout  & ( (!\CPU|alu|mux0|mux2|z[19]~29_combout  & (!\CPU|alu|mux0|mux2|z[14]~25_combout  & (!\CPU|alu|mux0|mux2|z[16]~27_combout  & 
// !\CPU|alu|mux0|mux2|z[17]~28_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[19]~29_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[14]~25_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[16]~27_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[17]~28_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[15]~26_combout ),
	.dataf(!\CPU|alu|flag_mod|WideAnd0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|WideAnd0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|WideAnd0~2 .extended_lut = "off";
defparam \CPU|alu|flag_mod|WideAnd0~2 .lut_mask = 64'h0000000080000000;
defparam \CPU|alu|flag_mod|WideAnd0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \CPU|mux1|z[3]~0 (
// Equation(s):
// \CPU|mux1|z[3]~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout  & ( \CPU|alu|arithmetic|mul|s [22] & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout  & ( 
// \CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout  & ( !\CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|decode|mux1|z[1]~1_combout ) # (\CPU|alu|arithmetic|mul|s [23]))) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout  & ( !\CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout )) 
// # (\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|mul|s [23]))))) ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [23]),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~0 .extended_lut = "off";
defparam \CPU|mux1|z[3]~0 .lut_mask = 64'h084C88CC4C4CCCCC;
defparam \CPU|mux1|z[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N51
cyclonev_lcell_comb \CPU|alu|flag_mod|WideAnd0~4 (
// Equation(s):
// \CPU|alu|flag_mod|WideAnd0~4_combout  = ( !\CPU|alu|mux0|mux2|z[4]~34_combout  & ( (!\CPU|alu|mux0|mux2|z[5]~35_combout  & (!\CPU|alu|mux0|mux2|z[2]~21_combout  & !\CPU|alu|mux0|mux2|z[6]~38_combout )) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[5]~35_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|mux0|mux2|z[2]~21_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[6]~38_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|WideAnd0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|WideAnd0~4 .extended_lut = "off";
defparam \CPU|alu|flag_mod|WideAnd0~4 .lut_mask = 64'hA000A00000000000;
defparam \CPU|alu|flag_mod|WideAnd0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \CPU|alu|flag_mod|WideAnd0 (
// Equation(s):
// \CPU|alu|flag_mod|WideAnd0~combout  = ( !\CPU|mux1|z[3]~0_combout  & ( \CPU|alu|flag_mod|WideAnd0~4_combout  & ( (\CPU|alu|flag_mod|WideAnd0~2_combout  & (!\CPU|alu|mux0|mux2|z[21]~22_combout  & (!\CPU|alu|mux0|mux2|z[20]~23_combout  & 
// !\CPU|alu|mux0|mux2|z[18]~24_combout ))) ) ) )

	.dataa(!\CPU|alu|flag_mod|WideAnd0~2_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[21]~22_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[20]~23_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[18]~24_combout ),
	.datae(!\CPU|mux1|z[3]~0_combout ),
	.dataf(!\CPU|alu|flag_mod|WideAnd0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|WideAnd0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|WideAnd0 .extended_lut = "off";
defparam \CPU|alu|flag_mod|WideAnd0 .lut_mask = 64'h0000000040000000;
defparam \CPU|alu|flag_mod|WideAnd0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N38
dffeas \CPU|cl|ff0|q[2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|alu|flag_mod|WideAnd0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\CPU|cl|ff0|q[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cl|ff0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cl|ff0|q[2] .is_wysiwyg = "true";
defparam \CPU|cl|ff0|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \CPU|cl|cc|Mux0~3 (
// Equation(s):
// \CPU|cl|cc|Mux0~3_combout  = ( \im|Mux1~6_combout  & ( \CPU|cl|ff0|q [2] & ( (!\im|Mux1~4_combout  & (!\im|Mux2~2_combout  & !\im|Mux1~5_combout )) ) ) ) # ( !\im|Mux1~6_combout  & ( \CPU|cl|ff0|q [2] & ( (!\im|Mux1~4_combout  & (!\im|Mux5~5_combout  & 
// (!\im|Mux2~2_combout  & !\im|Mux1~5_combout ))) ) ) )

	.dataa(!\im|Mux1~4_combout ),
	.datab(!\im|Mux5~5_combout ),
	.datac(!\im|Mux2~2_combout ),
	.datad(!\im|Mux1~5_combout ),
	.datae(!\im|Mux1~6_combout ),
	.dataf(!\CPU|cl|ff0|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|cc|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|cc|Mux0~3 .extended_lut = "off";
defparam \CPU|cl|cc|Mux0~3 .lut_mask = 64'h000000008000A000;
defparam \CPU|cl|cc|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \im|Mux1~2 (
// Equation(s):
// \im|Mux1~2_combout  = ( !\CPU|ff|q [7] & ( \im|Mux5~0_combout  & ( (!\CPU|ff|q [9] & (!\im|Mux8~0_combout )) # (\CPU|ff|q [9] & ((\im|Mux1~1_combout ))) ) ) ) # ( !\CPU|ff|q [7] & ( !\im|Mux5~0_combout  & ( (!\CPU|ff|q [9]) # (\im|Mux1~1_combout ) ) ) )

	.dataa(!\im|Mux8~0_combout ),
	.datab(!\CPU|ff|q [9]),
	.datac(gnd),
	.datad(!\im|Mux1~1_combout ),
	.datae(!\CPU|ff|q [7]),
	.dataf(!\im|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~2 .extended_lut = "off";
defparam \im|Mux1~2 .lut_mask = 64'hCCFF000088BB0000;
defparam \im|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \CPU|cl|cc|Mux0~2 (
// Equation(s):
// \CPU|cl|cc|Mux0~2_combout  = ( !\CPU|cl|ff0|q [2] & ( \CPU|cl|ff0|q [0] & ( (\CPU|cl|ff0|q [3] & (((\im|Mux5~5_combout  & !\im|Mux1~6_combout )) # (\im|Mux1~2_combout ))) ) ) ) # ( !\CPU|cl|ff0|q [2] & ( !\CPU|cl|ff0|q [0] & ( (!\CPU|cl|ff0|q [3] & 
// (((\im|Mux5~5_combout  & !\im|Mux1~6_combout )) # (\im|Mux1~2_combout ))) ) ) )

	.dataa(!\CPU|cl|ff0|q [3]),
	.datab(!\im|Mux5~5_combout ),
	.datac(!\im|Mux1~6_combout ),
	.datad(!\im|Mux1~2_combout ),
	.datae(!\CPU|cl|ff0|q [2]),
	.dataf(!\CPU|cl|ff0|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|cc|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|cc|Mux0~2 .extended_lut = "off";
defparam \CPU|cl|cc|Mux0~2 .lut_mask = 64'h20AA000010550000;
defparam \CPU|cl|cc|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \CPU|cl|ff0|q[2]~1 (
// Equation(s):
// \CPU|cl|ff0|q[2]~1_combout  = ( \CPU|cl|cc|Mux0~3_combout  & ( \CPU|cl|cc|Mux0~2_combout  & ( (!\reset~input_o ) # ((\CPU|decode|mov_src~0_combout  & \im|Mux7~2_combout )) ) ) ) # ( !\CPU|cl|cc|Mux0~3_combout  & ( \CPU|cl|cc|Mux0~2_combout  & ( 
// (!\reset~input_o ) # ((\CPU|decode|mov_src~0_combout  & \im|Mux7~2_combout )) ) ) ) # ( \CPU|cl|cc|Mux0~3_combout  & ( !\CPU|cl|cc|Mux0~2_combout  & ( (!\reset~input_o ) # ((\CPU|decode|mov_src~0_combout  & \im|Mux7~2_combout )) ) ) ) # ( 
// !\CPU|cl|cc|Mux0~3_combout  & ( !\CPU|cl|cc|Mux0~2_combout  & ( (!\reset~input_o ) # ((\CPU|decode|mov_src~0_combout  & (!\CPU|cl|cc|Mux0~1_combout  & \im|Mux7~2_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|decode|mov_src~0_combout ),
	.datac(!\CPU|cl|cc|Mux0~1_combout ),
	.datad(!\im|Mux7~2_combout ),
	.datae(!\CPU|cl|cc|Mux0~3_combout ),
	.dataf(!\CPU|cl|cc|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|ff0|q[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|ff0|q[2]~1 .extended_lut = "off";
defparam \CPU|cl|ff0|q[2]~1 .lut_mask = 64'hAABAAABBAABBAABB;
defparam \CPU|cl|ff0|q[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N26
dffeas \CPU|cl|ff0|q[0] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|alu|flag_mod|z [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\CPU|cl|ff0|q[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cl|ff0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cl|ff0|q[0] .is_wysiwyg = "true";
defparam \CPU|cl|ff0|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N57
cyclonev_lcell_comb \im|Mux2~3 (
// Equation(s):
// \im|Mux2~3_combout  = ( !\im|Mux1~4_combout  & ( !\im|Mux2~2_combout  ) )

	.dataa(!\im|Mux2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~3 .extended_lut = "off";
defparam \im|Mux2~3 .lut_mask = 64'hAAAAAAAA00000000;
defparam \im|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \CPU|cl|pc_src_p~0 (
// Equation(s):
// \CPU|cl|pc_src_p~0_combout  = ( \im|Mux4~0_combout  & ( (!\im|Mux3~2_combout  & (\im|Mux7~2_combout  & \im|Mux15~3_combout )) ) ) # ( !\im|Mux4~0_combout  & ( (!\im|Mux3~2_combout  & \im|Mux15~3_combout ) ) )

	.dataa(!\im|Mux3~2_combout ),
	.datab(!\im|Mux7~2_combout ),
	.datac(gnd),
	.datad(!\im|Mux15~3_combout ),
	.datae(gnd),
	.dataf(!\im|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|pc_src_p~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|pc_src_p~0 .extended_lut = "off";
defparam \CPU|cl|pc_src_p~0 .lut_mask = 64'h00AA00AA00220022;
defparam \CPU|cl|pc_src_p~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \CPU|cl|pc_src_p~1 (
// Equation(s):
// \CPU|cl|pc_src_p~1_combout  = ( \im|Mux13~2_combout  & ( \CPU|cl|pc_src_p~0_combout  & ( (!\mem_read~0_combout  & ((!\im|Mux16~4_combout ) # (\im|Mux14~2_combout ))) ) ) ) # ( !\im|Mux13~2_combout  & ( \CPU|cl|pc_src_p~0_combout  & ( !\mem_read~0_combout  
// ) ) ) # ( \im|Mux13~2_combout  & ( !\CPU|cl|pc_src_p~0_combout  & ( !\mem_read~0_combout  ) ) ) # ( !\im|Mux13~2_combout  & ( !\CPU|cl|pc_src_p~0_combout  & ( !\mem_read~0_combout  ) ) )

	.dataa(!\im|Mux16~4_combout ),
	.datab(!\im|Mux14~2_combout ),
	.datac(gnd),
	.datad(!\mem_read~0_combout ),
	.datae(!\im|Mux13~2_combout ),
	.dataf(!\CPU|cl|pc_src_p~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|pc_src_p~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|pc_src_p~1 .extended_lut = "off";
defparam \CPU|cl|pc_src_p~1 .lut_mask = 64'hFF00FF00FF00BB00;
defparam \CPU|cl|pc_src_p~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \im|Mux1~3 (
// Equation(s):
// \im|Mux1~3_combout  = ( \im|Mux5~5_combout  & ( !\im|Mux1~2_combout  & ( \im|Mux1~6_combout  ) ) ) # ( !\im|Mux5~5_combout  & ( !\im|Mux1~2_combout  ) )

	.dataa(!\im|Mux1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\im|Mux5~5_combout ),
	.dataf(!\im|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~3 .extended_lut = "off";
defparam \im|Mux1~3 .lut_mask = 64'hFFFF555500000000;
defparam \im|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \CPU|cl|pc_src_p~2 (
// Equation(s):
// \CPU|cl|pc_src_p~2_combout  = ( !\CPU|cl|pc_src_p~1_combout  & ( \im|Mux1~3_combout  & ( (!\im|Mux2~3_combout  & ((\CPU|cl|ff0|q [3]))) # (\im|Mux2~3_combout  & (\CPU|cl|ff0|q [2])) ) ) ) # ( !\CPU|cl|pc_src_p~1_combout  & ( !\im|Mux1~3_combout  & ( 
// (!\im|Mux2~3_combout ) # ((!\CPU|cl|ff0|q [2] & (!\CPU|cl|ff0|q [0] $ (\CPU|cl|ff0|q [3])))) ) ) )

	.dataa(!\CPU|cl|ff0|q [0]),
	.datab(!\im|Mux2~3_combout ),
	.datac(!\CPU|cl|ff0|q [2]),
	.datad(!\CPU|cl|ff0|q [3]),
	.datae(!\CPU|cl|pc_src_p~1_combout ),
	.dataf(!\im|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|pc_src_p~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|pc_src_p~2 .extended_lut = "off";
defparam \CPU|cl|pc_src_p~2 .lut_mask = 64'hECDC000003CF0000;
defparam \CPU|cl|pc_src_p~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N26
dffeas \CPU|ff|q[13] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[13]~feeder_combout ),
	.asdata(\CPU|mux1|z[13]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[13] .is_wysiwyg = "true";
defparam \CPU|ff|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[14].f|s~0 (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[14].f|s~0_combout  = ( \CPU|ff|q [7] & ( (\CPU|ff|q [10] & (\CPU|ff|q [13] & \CPU|ff|q [9])) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [10]),
	.datac(!\CPU|ff|q [13]),
	.datad(!\CPU|ff|q [9]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[14].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[14].f|s~0 .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[14].f|s~0 .lut_mask = 64'h0000000000030003;
defparam \CPU|adder1|generate_N_bit_Adder[14].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[14].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[14].f|s~combout  = ( \CPU|ff|q [12] & ( \CPU|ff|q [14] & ( (!\CPU|ff|q [11]) # ((!\CPU|ff|q [8]) # ((!\im|Mux1~0_combout ) # (!\CPU|adder1|generate_N_bit_Adder[14].f|s~0_combout ))) ) ) ) # ( !\CPU|ff|q [12] & ( \CPU|ff|q 
// [14] ) ) # ( \CPU|ff|q [12] & ( !\CPU|ff|q [14] & ( (\CPU|ff|q [11] & (\CPU|ff|q [8] & (\im|Mux1~0_combout  & \CPU|adder1|generate_N_bit_Adder[14].f|s~0_combout ))) ) ) )

	.dataa(!\CPU|ff|q [11]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\im|Mux1~0_combout ),
	.datad(!\CPU|adder1|generate_N_bit_Adder[14].f|s~0_combout ),
	.datae(!\CPU|ff|q [12]),
	.dataf(!\CPU|ff|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[14].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[14].f|s .lut_mask = 64'h00000001FFFFFFFE;
defparam \CPU|adder1|generate_N_bit_Adder[14].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[14].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[14].f|s~combout  = ( !\CPU|adder1|generate_N_bit_Adder[14].f|s~combout  & ( \CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  ) ) # ( \CPU|adder1|generate_N_bit_Adder[14].f|s~combout  & ( 
// !\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|adder1|generate_N_bit_Adder[14].f|s~combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[14].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[14].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[14].f|s .lut_mask = 64'h0000FFFFFFFF0000;
defparam \CPU|adder2|generate_N_bit_Adder[14].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N57
cyclonev_lcell_comb \CPU|mux3|z[14]~15 (
// Equation(s):
// \CPU|mux3|z[14]~15_combout  = ( \CPU|rf|rf[2][14]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][14]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[3][14]~q ))) ) ) ) # ( !\CPU|rf|rf[2][14]~q  & ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][14]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[3][14]~q ))) ) ) ) # ( \CPU|rf|rf[2][14]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (\CPU|rf|rf[0][14]~q ) # 
// (\CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( !\CPU|rf|rf[2][14]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[0][14]~q ) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|rf|rf[0][14]~q ),
	.datac(!\CPU|rf|rf[1][14]~q ),
	.datad(!\CPU|rf|rf[3][14]~q ),
	.datae(!\CPU|rf|rf[2][14]~q ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[14]~15 .extended_lut = "off";
defparam \CPU|mux3|z[14]~15 .lut_mask = 64'h222277770A5F0A5F;
defparam \CPU|mux3|z[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N27
cyclonev_lcell_comb \CPU|mux3|z[14]~16 (
// Equation(s):
// \CPU|mux3|z[14]~16_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[6][14]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[5][14]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[7][14]~q )) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// \CPU|rf|rf[6][14]~q  & ( (\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[4][14]~q ) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[6][14]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[5][14]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & 
// (\CPU|rf|rf[7][14]~q )) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[6][14]~q  & ( (\CPU|rf|rf[4][14]~q  & !\CPU|mux_reg1|z[1]~0_combout ) ) ) )

	.dataa(!\CPU|rf|rf[4][14]~q ),
	.datab(!\CPU|rf|rf[7][14]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[5][14]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[6][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[14]~16 .extended_lut = "off";
defparam \CPU|mux3|z[14]~16 .lut_mask = 64'h505003F35F5F03F3;
defparam \CPU|mux3|z[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N51
cyclonev_lcell_comb \CPU|mux3|z[14]~17 (
// Equation(s):
// \CPU|mux3|z[14]~17_combout  = ( \CPU|mux3|z[7]~6_combout  & ( \CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[10][14]~q  ) ) ) # ( !\CPU|mux3|z[7]~6_combout  & ( \CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[8][14]~q  ) ) ) # ( \CPU|mux3|z[7]~6_combout  & ( 
// !\CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[9][14]~q  ) ) )

	.dataa(!\CPU|rf|rf[10][14]~q ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[9][14]~q ),
	.datad(!\CPU|rf|rf[8][14]~q ),
	.datae(!\CPU|mux3|z[7]~6_combout ),
	.dataf(!\CPU|mux3|z[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[14]~17 .extended_lut = "off";
defparam \CPU|mux3|z[14]~17 .lut_mask = 64'h00000F0F00FF5555;
defparam \CPU|mux3|z[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \CPU|mux3|z[14]~18 (
// Equation(s):
// \CPU|mux3|z[14]~18_combout  = ( \CPU|mux3|z[14]~16_combout  & ( \CPU|mux3|z[14]~17_combout  & ( ((!\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[14]~15_combout ))) # (\CPU|mux3|z[7]~0_combout  & (\CPU|adder2|generate_N_bit_Adder[14].f|s~combout ))) # 
// (\CPU|mux3|z[7]~3_combout ) ) ) ) # ( !\CPU|mux3|z[14]~16_combout  & ( \CPU|mux3|z[14]~17_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[7]~3_combout  & \CPU|mux3|z[14]~15_combout )))) # (\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[7]~3_combout 
// )) # (\CPU|adder2|generate_N_bit_Adder[14].f|s~combout ))) ) ) ) # ( \CPU|mux3|z[14]~16_combout  & ( !\CPU|mux3|z[14]~17_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[14]~15_combout ) # (\CPU|mux3|z[7]~3_combout )))) # 
// (\CPU|mux3|z[7]~0_combout  & (\CPU|adder2|generate_N_bit_Adder[14].f|s~combout  & (!\CPU|mux3|z[7]~3_combout ))) ) ) ) # ( !\CPU|mux3|z[14]~16_combout  & ( !\CPU|mux3|z[14]~17_combout  & ( (!\CPU|mux3|z[7]~3_combout  & ((!\CPU|mux3|z[7]~0_combout  & 
// ((\CPU|mux3|z[14]~15_combout ))) # (\CPU|mux3|z[7]~0_combout  & (\CPU|adder2|generate_N_bit_Adder[14].f|s~combout )))) ) ) )

	.dataa(!\CPU|adder2|generate_N_bit_Adder[14].f|s~combout ),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[14]~15_combout ),
	.datae(!\CPU|mux3|z[14]~16_combout ),
	.dataf(!\CPU|mux3|z[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[14]~18 .extended_lut = "off";
defparam \CPU|mux3|z[14]~18 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \CPU|mux3|z[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N12
cyclonev_lcell_comb \CPU|mux3|z[14]~19 (
// Equation(s):
// \CPU|mux3|z[14]~19_combout  = ( \CPU|mux3|z[14]~18_combout  & ( !\CPU|decode|mov_src~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[14]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[14]~19 .extended_lut = "off";
defparam \CPU|mux3|z[14]~19 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|mux3|z[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[7]~5 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[7]~5_combout  = ( \CPU|alu|arithmetic|mul|s [7] & ( \CPU|decode|mux1|z[1]~1_combout  ) ) # ( \CPU|alu|arithmetic|mul|s [7] & ( !\CPU|decode|mux1|z[1]~1_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout  
// $ (((!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & ((!\CPU|mux3|z[6]~58_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ))) # (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & (!\CPU|mux3|z[6]~58_combout  & 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout )))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [7] & ( !\CPU|decode|mux1|z[1]~1_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout  $ 
// (((!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & ((!\CPU|mux3|z[6]~58_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ))) # (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & (!\CPU|mux3|z[6]~58_combout  & 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout )))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout ),
	.datac(!\CPU|mux3|z[6]~58_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ),
	.datae(!\CPU|alu|arithmetic|mul|s [7]),
	.dataf(!\CPU|decode|mux1|z[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[7]~5 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[7]~5 .lut_mask = 64'h6C366C360000FFFF;
defparam \CPU|alu|mux0|mux2|z[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \deco|LessThan4~0 (
// Equation(s):
// \deco|LessThan4~0_combout  = ( \CPU|alu|mux0|mux2|z[2]~9_combout  & ( (!\CPU|alu|mux0|mux2|z[0]~11_combout  & !\CPU|alu|mux0|mux2|z[1]~12_combout ) ) ) # ( !\CPU|alu|mux0|mux2|z[2]~9_combout  & ( (\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// (!\CPU|alu|mux0|mux2|z[0]~11_combout  & !\CPU|alu|mux0|mux2|z[1]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan4~0 .extended_lut = "off";
defparam \deco|LessThan4~0 .lut_mask = 64'h30003000F000F000;
defparam \deco|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
cyclonev_lcell_comb \deco|LessThan0~2 (
// Equation(s):
// \deco|LessThan0~2_combout  = ( \deco|LessThan4~0_combout  & ( (\CPU|alu|mux0|mux2|z[5]~35_combout  & (\CPU|alu|mux0|mux2|z[6]~6_combout  & ((\CPU|alu|mux0|mux2|z[4]~34_combout ) # (\CPU|alu|mux0|mux2|z[3]~8_combout )))) ) ) # ( !\deco|LessThan4~0_combout  
// & ( (\CPU|alu|mux0|mux2|z[5]~35_combout  & \CPU|alu|mux0|mux2|z[6]~6_combout ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[5]~35_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.datae(gnd),
	.dataf(!\deco|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan0~2 .extended_lut = "off";
defparam \deco|LessThan0~2 .lut_mask = 64'h0303030301030103;
defparam \deco|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N48
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  = ( \CPU|mux3|z[16]~9_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  ) ) # ( !\CPU|mux3|z[16]~9_combout  & ( \CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.datad(gnd),
	.datae(!\CPU|mux3|z[16]~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N57
cyclonev_lcell_comb \deco|LessThan3~2 (
// Equation(s):
// \deco|LessThan3~2_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|alu|arithmetic|mul|s [15] & (\CPU|decode|mux1|z[1]~1_combout  & 
// !\CPU|alu|arithmetic|mul|s [16])) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|mul|s [15] & ((!\CPU|alu|arithmetic|mul|s [16])))) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|alu|arithmetic|mul|s [15] & (\CPU|decode|mux1|z[1]~1_combout  & !\CPU|alu|arithmetic|mul|s [16])) ) 
// ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|mul|s [15] & ((!\CPU|alu|arithmetic|mul|s [16])))) ) ) )

	.dataa(!\CPU|alu|arithmetic|mul|s [15]),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [16]),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~2 .extended_lut = "off";
defparam \deco|LessThan3~2 .lut_mask = 64'hCAC00A003A300A00;
defparam \deco|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  = ( \CPU|mux2|z[8]~43_combout  & ( \CPU|decode|mov_src~2_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) ) # ( !\CPU|mux2|z[8]~43_combout  & ( \CPU|decode|mov_src~2_combout  & ( 
// !\CPU|mux2|z[8]~45_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) ) ) # ( \CPU|mux2|z[8]~43_combout  & ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux3|z[8]~149_combout ) # (\CPU|mux3|z[8]~48_combout ))) ) ) ) # ( 
// !\CPU|mux2|z[8]~43_combout  & ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux2|z[8]~45_combout  $ (!\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux3|z[8]~149_combout ) # (\CPU|mux3|z[8]~48_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[8]~48_combout ),
	.datab(!\CPU|mux3|z[8]~149_combout ),
	.datac(!\CPU|mux2|z[8]~45_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(!\CPU|mux2|z[8]~43_combout ),
	.dataf(!\CPU|decode|mov_src~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0 .lut_mask = 64'h788788770FF0FF00;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N18
cyclonev_lcell_comb \CPU|mux3|z[9]~153 (
// Equation(s):
// \CPU|mux3|z[9]~153_combout  = ( !\CPU|mux_reg1|z[1]~0_combout  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][9]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][9]~q ))))) ) ) # ( \CPU|mux_reg1|z[1]~0_combout 
//  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[2][9]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[3][9]~q ))))) ) )

	.dataa(!\CPU|rf|rf[3][9]~q ),
	.datab(!\CPU|rf|rf[1][9]~q ),
	.datac(!\CPU|rf|rf[2][9]~q ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux3|z[7]~1_combout ),
	.datag(!\CPU|rf|rf[0][9]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[9]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[9]~153 .extended_lut = "on";
defparam \CPU|mux3|z[9]~153 .lut_mask = 64'h0F330F5500000000;
defparam \CPU|mux3|z[9]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N36
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout  = ( \CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[9]~153_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[9]~40_combout  & !\CPU|mux2|z[9]~38_combout ))) ) ) ) # ( 
// !\CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[9]~153_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((\CPU|mux2|z[9]~38_combout ) # (\CPU|mux2|z[9]~40_combout ))) ) ) ) # ( \CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[9]~153_combout  & ( 
// !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|mux2|z[9]~40_combout  & !\CPU|mux2|z[9]~38_combout ))) ) ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[9]~153_combout  & ( !\CPU|mux3|z[9]~43_combout  $ (!\CPU|decode|mux1|z[0]~2_combout  $ 
// (((\CPU|mux2|z[9]~38_combout ) # (\CPU|mux2|z[9]~40_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[9]~43_combout ),
	.datab(!\CPU|mux2|z[9]~40_combout ),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|mux2|z[9]~38_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux3|z[9]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0 .lut_mask = 64'h69A53CF0C30F3CF0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout  = !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout )))

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s .lut_mask = 64'h5AAA5AAA5AAA5AAA;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \deco|LessThan1~0 (
// Equation(s):
// \deco|LessThan1~0_combout  = ( \CPU|alu|arithmetic|mul|s [9] & ( \CPU|alu|arithmetic|mul|s [8] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout )))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [9] & ( \CPU|alu|arithmetic|mul|s [8] & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout )))) 
// ) ) ) # ( \CPU|alu|arithmetic|mul|s [9] & ( !\CPU|alu|arithmetic|mul|s [8] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  
// $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout )))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [9] & ( !\CPU|alu|arithmetic|mul|s [8] & ( ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~combout ),
	.datae(!\CPU|alu|arithmetic|mul|s [9]),
	.dataf(!\CPU|alu|arithmetic|mul|s [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan1~0 .extended_lut = "off";
defparam \deco|LessThan1~0 .lut_mask = 64'h9F0F900090009000;
defparam \deco|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[14]~16 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[14]~16_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [14] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [14] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  $ 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [14] & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [14] & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ),
	.datab(gnd),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[14]~16 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[14]~16 .lut_mask = 64'h50A0F0005FAFFF0F;
defparam \CPU|alu|mux0|mux2|z[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \deco|LessThan1~1 (
// Equation(s):
// \deco|LessThan1~1_combout  = ( !\CPU|alu|mux0|mux2|z[14]~16_combout  & ( !\CPU|alu|mux0|mux2|z[13]~17_combout  & ( (!\CPU|alu|mux0|mux2|z[11]~14_combout  & (\deco|LessThan1~0_combout  & (!\CPU|alu|mux0|mux2|z[10]~15_combout  & 
// !\CPU|alu|mux0|mux2|z[12]~13_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datab(!\deco|LessThan1~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[14]~16_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan1~1 .extended_lut = "off";
defparam \deco|LessThan1~1 .lut_mask = 64'h2000000000000000;
defparam \deco|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \deco|LessThan1~2 (
// Equation(s):
// \deco|LessThan1~2_combout  = ( \deco|LessThan1~1_combout  & ( !\CPU|alu|mux0|mux2|z[17]~1_combout  & ( (\deco|LessThan3~2_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout )) # 
// (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|alu|arithmetic|mul|s [18]))))) ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\deco|LessThan3~2_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [18]),
	.datae(!\deco|LessThan1~1_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan1~2 .extended_lut = "off";
defparam \deco|LessThan1~2 .lut_mask = 64'h0000312000000000;
defparam \deco|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \deco|LessThan0~1 (
// Equation(s):
// \deco|LessThan0~1_combout  = ( !\CPU|alu|mux0|mux2|z[20]~20_combout  & ( \deco|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.dataf(!\deco|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan0~1 .extended_lut = "off";
defparam \deco|LessThan0~1 .lut_mask = 64'h00000000FFFF0000;
defparam \deco|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N48
cyclonev_lcell_comb \deco|LessThan0~3 (
// Equation(s):
// \deco|LessThan0~3_combout  = ( \deco|LessThan0~1_combout  & ( \comb~4_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (((!\deco|LessThan1~2_combout ) # (\deco|LessThan0~2_combout )) # (\CPU|alu|mux0|mux2|z[7]~5_combout ))) ) ) ) # ( 
// !\deco|LessThan0~1_combout  & ( \comb~4_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( \deco|LessThan0~1_combout  & ( !\comb~4_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\deco|LessThan0~1_combout  & ( !\comb~4_combout  & ( 
// !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datac(!\deco|LessThan0~2_combout ),
	.datad(!\deco|LessThan1~2_combout ),
	.datae(!\deco|LessThan0~1_combout ),
	.dataf(!\comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan0~3 .extended_lut = "off";
defparam \deco|LessThan0~3 .lut_mask = 64'hAAAAAAAAAAAAAA2A;
defparam \deco|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N24
cyclonev_lcell_comb \CPU|mux1|z[12]~22 (
// Equation(s):
// \CPU|mux1|z[12]~22_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[12]~39_combout  & ( !\mem_read~combout  ) ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|alu|mux0|mux2|z[12]~39_combout  & ( (!\mem_read~combout ) # ((!\deco|LessThan0~3_combout  & 
// ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|alu|mux0|mux2|z[12]~39_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # 
// (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\deco|LessThan0~3_combout ),
	.datac(!\deco|LessThan1~4_combout ),
	.datad(!\deco|LessThan3~7_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[12]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[12]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[12]~22 .extended_lut = "off";
defparam \CPU|mux1|z[12]~22 .lut_mask = 64'h40440000EAEEAAAA;
defparam \CPU|mux1|z[12]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y21_N5
dffeas \CPU|ff|q[12] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[12]~feeder_combout ),
	.asdata(\CPU|mux1|z[12]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[12] .is_wysiwyg = "true";
defparam \CPU|ff|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[12].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[12].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  & ( !\CPU|ff|q [11] $ (!\CPU|ff|q [12]) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  & ( \CPU|ff|q [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [11]),
	.datad(!\CPU|ff|q [12]),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[12].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[12].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[12].f|s .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \CPU|adder1|generate_N_bit_Adder[12].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \CPU|mux2|z[12]~26 (
// Equation(s):
// \CPU|mux2|z[12]~26_combout  = ( \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[12].f|s~combout  & ( (!\im|Mux17~5_combout  & (((\CPU|mux2|z[12]~24_combout )))) # (\im|Mux17~5_combout  & 
// (!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[12]~25_combout ))) ) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( \CPU|adder1|generate_N_bit_Adder[12].f|s~combout  & ( (!\im|Mux17~5_combout  & (((\CPU|mux2|z[12]~24_combout )))) # 
// (\im|Mux17~5_combout  & (((\CPU|mux2|z[12]~25_combout )) # (\CPU|mux2|z[5]~1_combout ))) ) ) ) # ( \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[12].f|s~combout  & ( (!\im|Mux17~5_combout  & 
// (((\CPU|mux2|z[12]~24_combout )))) # (\im|Mux17~5_combout  & (((\CPU|mux2|z[12]~25_combout )) # (\CPU|mux2|z[5]~1_combout ))) ) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( !\CPU|adder1|generate_N_bit_Adder[12].f|s~combout  & ( 
// (!\im|Mux17~5_combout  & (((\CPU|mux2|z[12]~24_combout )))) # (\im|Mux17~5_combout  & (!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[12]~25_combout ))) ) ) )

	.dataa(!\CPU|mux2|z[5]~1_combout ),
	.datab(!\im|Mux17~5_combout ),
	.datac(!\CPU|mux2|z[12]~25_combout ),
	.datad(!\CPU|mux2|z[12]~24_combout ),
	.datae(!\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout ),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[12].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[12]~26 .extended_lut = "off";
defparam \CPU|mux2|z[12]~26 .lut_mask = 64'h02CE13DF13DF02CE;
defparam \CPU|mux2|z[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N33
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[12]~3 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  = ( \im|Mux11~3_combout  & ( \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout  & ((!\CPU|mux2|z[12]~26_combout ) # ((\CPU|mux2|z[12]~6_combout )))) # (\CPU|mux2|z[12]~7_combout  & 
// (((!\CPU|mux2|z[12]~27_combout  & \CPU|mux2|z[12]~6_combout )))) ) ) ) # ( !\im|Mux11~3_combout  & ( \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout  & ((!\CPU|mux2|z[12]~26_combout ) # ((\CPU|mux2|z[12]~6_combout )))) # 
// (\CPU|mux2|z[12]~7_combout  & (((!\CPU|mux2|z[12]~27_combout ) # (!\CPU|mux2|z[12]~6_combout )))) ) ) ) # ( \im|Mux11~3_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout  & (\CPU|mux2|z[12]~26_combout  & 
// ((!\CPU|mux2|z[12]~6_combout )))) # (\CPU|mux2|z[12]~7_combout  & (((!\CPU|mux2|z[12]~6_combout ) # (\CPU|mux2|z[12]~27_combout )))) ) ) ) # ( !\im|Mux11~3_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[12]~7_combout  & 
// (\CPU|mux2|z[12]~26_combout  & ((!\CPU|mux2|z[12]~6_combout )))) # (\CPU|mux2|z[12]~7_combout  & (((\CPU|mux2|z[12]~27_combout  & \CPU|mux2|z[12]~6_combout )))) ) ) )

	.dataa(!\CPU|mux2|z[12]~26_combout ),
	.datab(!\CPU|mux2|z[12]~7_combout ),
	.datac(!\CPU|mux2|z[12]~27_combout ),
	.datad(!\CPU|mux2|z[12]~6_combout ),
	.datae(!\im|Mux11~3_combout ),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[12]~3 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[12]~3 .lut_mask = 64'h44037703BBFC88FC;
defparam \CPU|alu|arithmetic|adder|mux0|z[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  = ( \CPU|mux3|z[12]~29_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  ) ) # ( !\CPU|mux3|z[12]~29_combout  & ( \CPU|alu|arithmetic|adder|mux0|z[12]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[12]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[12]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  $ 
// (((!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ) # (!\CPU|mux3|z[11]~34_combout ))) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout  $ 
// (((!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout  & !\CPU|mux3|z[11]~34_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~0_combout ),
	.datad(!\CPU|mux3|z[11]~34_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s .lut_mask = 64'h3CF03CF00F3C0F3C;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N24
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[12]~39 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[12]~39_combout  = ( \CPU|alu|arithmetic|mul|s [12] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [12] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|decode|mux1|z[1]~1_combout  & \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[12]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[12]~39 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[12]~39 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \CPU|alu|mux0|mux2|z[12]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \CPU|rf|rf~5 (
// Equation(s):
// \CPU|rf|rf~5_combout  = ( \mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[12]~39_combout  & \reset~input_o )) ) ) ) # ( !\mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (!\mem_read~combout  & 
// (\CPU|alu|mux0|mux2|z[12]~39_combout  & \reset~input_o )) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( (\reset~input_o  & ((\CPU|alu|mux0|mux2|z[12]~39_combout ) # (\mem_read~combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( !\comb~12_combout 
//  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[12]~39_combout  & \reset~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\mem_read~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[12]~39_combout ),
	.datad(!\reset~input_o ),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~5 .extended_lut = "off";
defparam \CPU|rf|rf~5 .lut_mask = 64'h000C003F000C000C;
defparam \CPU|rf|rf~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N38
dffeas \CPU|rf|rf[7][12] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][12] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \CPU|mux3|z[12]~25 (
// Equation(s):
// \CPU|mux3|z[12]~25_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[4][12]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[5][12]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[7][12]~q )) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( 
// \CPU|rf|rf[4][12]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[6][12]~q ) ) ) ) # ( \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[4][12]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[5][12]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & 
// (\CPU|rf|rf[7][12]~q )) ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|rf|rf[4][12]~q  & ( (\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[6][12]~q ) ) ) )

	.dataa(!\CPU|rf|rf[7][12]~q ),
	.datab(!\CPU|mux_reg1|z[1]~0_combout ),
	.datac(!\CPU|rf|rf[6][12]~q ),
	.datad(!\CPU|rf|rf[5][12]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|rf|rf[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[12]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[12]~25 .extended_lut = "off";
defparam \CPU|mux3|z[12]~25 .lut_mask = 64'h030311DDCFCF11DD;
defparam \CPU|mux3|z[12]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \CPU|mux3|z[12]~24 (
// Equation(s):
// \CPU|mux3|z[12]~24_combout  = ( \CPU|rf|rf[3][12]~q  & ( \CPU|rf|rf[2][12]~q  & ( ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][12]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[1][12]~q )))) # (\CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( 
// !\CPU|rf|rf[3][12]~q  & ( \CPU|rf|rf[2][12]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][12]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[1][12]~q ))))) # (\CPU|mux_reg1|z[1]~0_combout  & 
// (!\CPU|mux_reg1|z[0]~1_combout )) ) ) ) # ( \CPU|rf|rf[3][12]~q  & ( !\CPU|rf|rf[2][12]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][12]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[1][12]~q ))))) # 
// (\CPU|mux_reg1|z[1]~0_combout  & (\CPU|mux_reg1|z[0]~1_combout )) ) ) ) # ( !\CPU|rf|rf[3][12]~q  & ( !\CPU|rf|rf[2][12]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[0][12]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & 
// ((\CPU|rf|rf[1][12]~q ))))) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|mux_reg1|z[0]~1_combout ),
	.datac(!\CPU|rf|rf[0][12]~q ),
	.datad(!\CPU|rf|rf[1][12]~q ),
	.datae(!\CPU|rf|rf[3][12]~q ),
	.dataf(!\CPU|rf|rf[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[12]~24 .extended_lut = "off";
defparam \CPU|mux3|z[12]~24 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \CPU|mux3|z[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \CPU|mux3|z[12]~26 (
// Equation(s):
// \CPU|mux3|z[12]~26_combout  = ( !\mem_read~0_combout  & ( (\CPU|rf|rf[9][12]~q  & (!\im|Mux10~5_combout  & (!\im|Mux11~3_combout  & \im|Mux12~3_combout ))) ) )

	.dataa(!\CPU|rf|rf[9][12]~q ),
	.datab(!\im|Mux10~5_combout ),
	.datac(!\im|Mux11~3_combout ),
	.datad(!\im|Mux12~3_combout ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[12]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[12]~26 .extended_lut = "off";
defparam \CPU|mux3|z[12]~26 .lut_mask = 64'h0040004000000000;
defparam \CPU|mux3|z[12]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N15
cyclonev_lcell_comb \CPU|mux3|z[12]~27 (
// Equation(s):
// \CPU|mux3|z[12]~27_combout  = ( \CPU|rf|rf[8][12]~q  & ( \CPU|rf|rf[10][12]~q  & ( (!\im|Mux12~3_combout  & (!\mem_read~0_combout  & !\im|Mux10~5_combout )) ) ) ) # ( !\CPU|rf|rf[8][12]~q  & ( \CPU|rf|rf[10][12]~q  & ( (!\im|Mux12~3_combout  & 
// (\im|Mux11~3_combout  & (!\mem_read~0_combout  & !\im|Mux10~5_combout ))) ) ) ) # ( \CPU|rf|rf[8][12]~q  & ( !\CPU|rf|rf[10][12]~q  & ( (!\im|Mux12~3_combout  & (!\im|Mux11~3_combout  & (!\mem_read~0_combout  & !\im|Mux10~5_combout ))) ) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\mem_read~0_combout ),
	.datad(!\im|Mux10~5_combout ),
	.datae(!\CPU|rf|rf[8][12]~q ),
	.dataf(!\CPU|rf|rf[10][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[12]~27 .extended_lut = "off";
defparam \CPU|mux3|z[12]~27 .lut_mask = 64'h000080002000A000;
defparam \CPU|mux3|z[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \CPU|mux3|z[12]~28 (
// Equation(s):
// \CPU|mux3|z[12]~28_combout  = ( \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( \CPU|mux3|z[12]~27_combout  & ( (\CPU|adder1|generate_N_bit_Adder[12].f|s~combout  & !\CPU|mux3|z[7]~3_combout ) ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( \CPU|mux3|z[12]~27_combout  & ( (!\CPU|adder1|generate_N_bit_Adder[12].f|s~combout  & !\CPU|mux3|z[7]~3_combout ) ) ) ) # ( \CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( 
// !\CPU|mux3|z[12]~27_combout  & ( (!\CPU|mux3|z[7]~3_combout  & ((\CPU|adder1|generate_N_bit_Adder[12].f|s~combout ))) # (\CPU|mux3|z[7]~3_combout  & (!\CPU|mux3|z[12]~26_combout )) ) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout  & ( 
// !\CPU|mux3|z[12]~27_combout  & ( (!\CPU|mux3|z[7]~3_combout  & ((!\CPU|adder1|generate_N_bit_Adder[12].f|s~combout ))) # (\CPU|mux3|z[7]~3_combout  & (!\CPU|mux3|z[12]~26_combout )) ) ) )

	.dataa(!\CPU|mux3|z[12]~26_combout ),
	.datab(gnd),
	.datac(!\CPU|adder1|generate_N_bit_Adder[12].f|s~combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|adder2|generate_N_bit_Adder[11].f|c_out~0_combout ),
	.dataf(!\CPU|mux3|z[12]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[12]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[12]~28 .extended_lut = "off";
defparam \CPU|mux3|z[12]~28 .lut_mask = 64'hF0AA0FAAF0000F00;
defparam \CPU|mux3|z[12]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N45
cyclonev_lcell_comb \CPU|mux3|z[12]~29 (
// Equation(s):
// \CPU|mux3|z[12]~29_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[12]~28_combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[12]~24_combout ))) # (\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[12]~25_combout 
// )))) ) ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[12]~28_combout  & ( ((!\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[12]~24_combout ))) # (\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[12]~25_combout ))) # (\CPU|mux3|z[7]~0_combout ) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[7]~3_combout ),
	.datac(!\CPU|mux3|z[12]~25_combout ),
	.datad(!\CPU|mux3|z[12]~24_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux3|z[12]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[12]~29 .extended_lut = "off";
defparam \CPU|mux3|z[12]~29 .lut_mask = 64'h57DF0000028A0000;
defparam \CPU|mux3|z[12]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N51
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[11]~14 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[11]~14_combout  = ( \CPU|alu|arithmetic|mul|s [11] & ( (!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  $ (!\CPU|mux3|z[11]~34_combout ))) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [11] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout  $ 
// (!\CPU|mux3|z[11]~34_combout )))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[11]~4_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|mux3|z[11]~34_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[11]~14 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[11]~14 .lut_mask = 64'h906090609F6F9F6F;
defparam \CPU|alu|mux0|mux2|z[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N33
cyclonev_lcell_comb \CPU|mux1|z[11]~20 (
// Equation(s):
// \CPU|mux1|z[11]~20_combout  = ( \CPU|alu|mux0|mux2|z[11]~14_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & !\mem_read~combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\mem_read~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[11]~20 .extended_lut = "off";
defparam \CPU|mux1|z[11]~20 .lut_mask = 64'h00000000C0C0C0C0;
defparam \CPU|mux1|z[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N3
cyclonev_lcell_comb \CPU|rf|rf~6 (
// Equation(s):
// \CPU|rf|rf~6_combout  = ( \comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\CPU|mux1|z[11]~20_combout  & \reset~input_o ) ) ) ) # ( !\comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\reset~input_o  & ((\mem_read~combout ) # (\CPU|mux1|z[11]~20_combout ))) 
// ) ) ) # ( \comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( (\CPU|mux1|z[11]~20_combout  & \reset~input_o ) ) ) ) # ( !\comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( (\CPU|mux1|z[11]~20_combout  & \reset~input_o ) ) ) )

	.dataa(!\CPU|mux1|z[11]~20_combout ),
	.datab(gnd),
	.datac(!\mem_read~combout ),
	.datad(!\reset~input_o ),
	.datae(!\comb~12_combout ),
	.dataf(!\mux1|z[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~6 .extended_lut = "off";
defparam \CPU|rf|rf~6 .lut_mask = 64'h00550055005F0055;
defparam \CPU|rf|rf~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N56
dffeas \CPU|rf|rf[6][11] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][11] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \CPU|mux3|z[11]~31 (
// Equation(s):
// \CPU|mux3|z[11]~31_combout  = ( \CPU|rf|rf[4][11]~q  & ( \CPU|rf|rf[7][11]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[6][11]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[5][11]~q ) # 
// (\CPU|mux_reg1|z[1]~0_combout )))) ) ) ) # ( !\CPU|rf|rf[4][11]~q  & ( \CPU|rf|rf[7][11]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][11]~q  & (\CPU|mux_reg1|z[1]~0_combout ))) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[5][11]~q ) # 
// (\CPU|mux_reg1|z[1]~0_combout )))) ) ) ) # ( \CPU|rf|rf[4][11]~q  & ( !\CPU|rf|rf[7][11]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[6][11]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (((!\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[5][11]~q )))) ) ) ) # ( !\CPU|rf|rf[4][11]~q  & ( !\CPU|rf|rf[7][11]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][11]~q  & (\CPU|mux_reg1|z[1]~0_combout ))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (((!\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[5][11]~q )))) ) ) )

	.dataa(!\CPU|rf|rf[6][11]~q ),
	.datab(!\CPU|mux_reg1|z[0]~1_combout ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[5][11]~q ),
	.datae(!\CPU|rf|rf[4][11]~q ),
	.dataf(!\CPU|rf|rf[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[11]~31 .extended_lut = "off";
defparam \CPU|mux3|z[11]~31 .lut_mask = 64'h0434C4F40737C7F7;
defparam \CPU|mux3|z[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \CPU|mux3|z[11]~32 (
// Equation(s):
// \CPU|mux3|z[11]~32_combout  = ( !\im|Mux12~3_combout  & ( \CPU|rf|rf[8][11]~q  & ( (!\im|Mux10~5_combout  & (!\mem_read~0_combout  & ((!\im|Mux11~3_combout ) # (\CPU|rf|rf[10][11]~q )))) ) ) ) # ( !\im|Mux12~3_combout  & ( !\CPU|rf|rf[8][11]~q  & ( 
// (!\im|Mux10~5_combout  & (\CPU|rf|rf[10][11]~q  & (!\mem_read~0_combout  & \im|Mux11~3_combout ))) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\CPU|rf|rf[10][11]~q ),
	.datac(!\mem_read~0_combout ),
	.datad(!\im|Mux11~3_combout ),
	.datae(!\im|Mux12~3_combout ),
	.dataf(!\CPU|rf|rf[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[11]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[11]~32 .extended_lut = "off";
defparam \CPU|mux3|z[11]~32 .lut_mask = 64'h00200000A0200000;
defparam \CPU|mux3|z[11]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \CPU|mux3|z[11]~33 (
// Equation(s):
// \CPU|mux3|z[11]~33_combout  = ( \CPU|mux3|z[7]~6_combout  & ( \CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( (\CPU|mux3|z[7]~3_combout  & (!\CPU|mux3|z[11]~32_combout  & ((!\CPU|rf|rf[9][11]~q ) # (\CPU|mux3|z[7]~5_combout )))) ) ) ) # ( 
// !\CPU|mux3|z[7]~6_combout  & ( \CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( (\CPU|mux3|z[7]~3_combout  & !\CPU|mux3|z[11]~32_combout ) ) ) ) # ( \CPU|mux3|z[7]~6_combout  & ( !\CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( 
// (!\CPU|mux3|z[7]~3_combout ) # ((!\CPU|mux3|z[11]~32_combout  & ((!\CPU|rf|rf[9][11]~q ) # (\CPU|mux3|z[7]~5_combout )))) ) ) ) # ( !\CPU|mux3|z[7]~6_combout  & ( !\CPU|adder2|generate_N_bit_Adder[11].f|s~combout  & ( (!\CPU|mux3|z[7]~3_combout ) # 
// (!\CPU|mux3|z[11]~32_combout ) ) ) )

	.dataa(!\CPU|rf|rf[9][11]~q ),
	.datab(!\CPU|mux3|z[7]~3_combout ),
	.datac(!\CPU|mux3|z[11]~32_combout ),
	.datad(!\CPU|mux3|z[7]~5_combout ),
	.datae(!\CPU|mux3|z[7]~6_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[11].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[11]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[11]~33 .extended_lut = "off";
defparam \CPU|mux3|z[11]~33 .lut_mask = 64'hFCFCECFC30302030;
defparam \CPU|mux3|z[11]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N27
cyclonev_lcell_comb \CPU|mux3|z[11]~30 (
// Equation(s):
// \CPU|mux3|z[11]~30_combout  = ( \CPU|rf|rf[0][11]~q  & ( \CPU|rf|rf[2][11]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # ((!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][11]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[3][11]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[0][11]~q  & ( \CPU|rf|rf[2][11]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][11]~q  & (\CPU|mux_reg1|z[0]~1_combout ))) # (\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[3][11]~q )))) ) ) ) # ( 
// \CPU|rf|rf[0][11]~q  & ( !\CPU|rf|rf[2][11]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout )) # (\CPU|rf|rf[1][11]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|mux_reg1|z[0]~1_combout  & \CPU|rf|rf[3][11]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[0][11]~q  & ( !\CPU|rf|rf[2][11]~q  & ( (\CPU|mux_reg1|z[0]~1_combout  & ((!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][11]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[3][11]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[1][11]~q ),
	.datab(!\CPU|mux_reg1|z[1]~0_combout ),
	.datac(!\CPU|mux_reg1|z[0]~1_combout ),
	.datad(!\CPU|rf|rf[3][11]~q ),
	.datae(!\CPU|rf|rf[0][11]~q ),
	.dataf(!\CPU|rf|rf[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[11]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[11]~30 .extended_lut = "off";
defparam \CPU|mux3|z[11]~30 .lut_mask = 64'h0407C4C73437F4F7;
defparam \CPU|mux3|z[11]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \CPU|mux3|z[11]~34 (
// Equation(s):
// \CPU|mux3|z[11]~34_combout  = ( \CPU|mux3|z[11]~33_combout  & ( \CPU|mux3|z[11]~30_combout  & ( (!\CPU|decode|mov_src~2_combout  & (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[11]~31_combout )))) ) ) ) # ( 
// !\CPU|mux3|z[11]~33_combout  & ( \CPU|mux3|z[11]~30_combout  & ( (!\CPU|decode|mov_src~2_combout  & (((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[11]~31_combout )) # (\CPU|mux3|z[7]~0_combout ))) ) ) ) # ( \CPU|mux3|z[11]~33_combout  & ( 
// !\CPU|mux3|z[11]~30_combout  & ( (!\CPU|decode|mov_src~2_combout  & (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[11]~31_combout  & \CPU|mux3|z[7]~3_combout ))) ) ) ) # ( !\CPU|mux3|z[11]~33_combout  & ( !\CPU|mux3|z[11]~30_combout  & ( 
// (!\CPU|decode|mov_src~2_combout  & (((\CPU|mux3|z[11]~31_combout  & \CPU|mux3|z[7]~3_combout )) # (\CPU|mux3|z[7]~0_combout ))) ) ) )

	.dataa(!\CPU|decode|mov_src~2_combout ),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[11]~31_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[11]~33_combout ),
	.dataf(!\CPU|mux3|z[11]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[11]~34 .extended_lut = "off";
defparam \CPU|mux3|z[11]~34 .lut_mask = 64'h222A0008AA2A8808;
defparam \CPU|mux3|z[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[6]~6 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[6]~6_combout  = ( \CPU|alu|arithmetic|mul|s [6] & ( (!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  $ (!\CPU|mux3|z[6]~58_combout ))) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [6] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  $ 
// (!\CPU|mux3|z[6]~58_combout )))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ),
	.datac(!\CPU|mux3|z[6]~58_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[6]~6 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[6]~6 .lut_mask = 64'h9600960096FF96FF;
defparam \CPU|alu|mux0|mux2|z[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N18
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[6]~38 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[6]~38_combout  = ( !\CPU|alu|mux0|mux2|z[13]~7_combout  & ( \CPU|alu|mux0|mux2|z[6]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[6]~38 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[6]~38 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|alu|mux0|mux2|z[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \original~input (
	.i(original),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\original~input_o ));
// synopsys translate_off
defparam \original~input .bus_hold = "false";
defparam \original~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N33
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[15]~33 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[15]~33_combout  = ( \CPU|alu|arithmetic|mul|s [15] & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [15] & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[15]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[15]~33 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[15]~33 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|alu|mux0|mux2|z[15]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N6
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[9]~3 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[9]~3_combout  = ( \CPU|alu|arithmetic|mul|s [9] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [9] & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ))))) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[9]~3 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[9]~3 .lut_mask = 64'h28A028A07DF57DF5;
defparam \CPU|alu|mux0|mux2|z[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N33
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[8]~4 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[8]~4_combout  = ( \CPU|alu|arithmetic|mul|s [8] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout 
// ) ) ) # ( !\CPU|alu|arithmetic|mul|s [8] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout ))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[8]~4 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[8]~4 .lut_mask = 64'h5A005A005AFF5AFF;
defparam \CPU|alu|mux0|mux2|z[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[3]~43 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[3]~43_combout  = ( \CPU|alu|arithmetic|mul|s [3] & ( (!\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout  $ (!\CPU|mux3|z[3]~100_combout ))) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [3] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout  $ 
// (!\CPU|mux3|z[3]~100_combout )))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[3]~13_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|c_out~0_combout ),
	.datac(!\CPU|mux3|z[3]~100_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[3]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[3]~43 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[3]~43 .lut_mask = 64'h9600960096FF96FF;
defparam \CPU|alu|mux0|mux2|z[3]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N0
cyclonev_lcell_comb \offset|Add0~53 (
// Equation(s):
// \offset|Add0~53_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[3]~43_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( !VCC ))
// \offset|Add0~54  = CARRY(( (\CPU|alu|mux0|mux2|z[3]~43_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux5~4_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[3]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~53_sumout ),
	.cout(\offset|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~53 .extended_lut = "off";
defparam \offset|Add0~53 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N3
cyclonev_lcell_comb \offset|Add0~57 (
// Equation(s):
// \offset|Add0~57_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[4]~32_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( GND ) + ( \offset|Add0~54  ))
// \offset|Add0~58  = CARRY(( (\CPU|alu|mux0|mux2|z[4]~32_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( GND ) + ( \offset|Add0~54  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux5~4_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~57_sumout ),
	.cout(\offset|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~57 .extended_lut = "off";
defparam \offset|Add0~57 .lut_mask = 64'h0000FFFF000000FD;
defparam \offset|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N6
cyclonev_lcell_comb \offset|Add0~49 (
// Equation(s):
// \offset|Add0~49_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[5]~31_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add0~58  ))
// \offset|Add0~50  = CARRY(( (\CPU|alu|mux0|mux2|z[5]~31_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add0~58  ))

	.dataa(!\im|Mux6~3_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[5]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~49_sumout ),
	.cout(\offset|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~49 .extended_lut = "off";
defparam \offset|Add0~49 .lut_mask = 64'h0000FFFF000000FB;
defparam \offset|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N9
cyclonev_lcell_comb \offset|Add0~29 (
// Equation(s):
// \offset|Add0~29_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[6]~6_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add0~50  ))
// \offset|Add0~30  = CARRY(( (\CPU|alu|mux0|mux2|z[6]~6_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add0~50  ))

	.dataa(!\im|Mux6~3_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~29_sumout ),
	.cout(\offset|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~29 .extended_lut = "off";
defparam \offset|Add0~29 .lut_mask = 64'h0000FFFF000000FB;
defparam \offset|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N12
cyclonev_lcell_comb \offset|Add0~33 (
// Equation(s):
// \offset|Add0~33_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[7]~5_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~30  ))
// \offset|Add0~34  = CARRY(( (\CPU|alu|mux0|mux2|z[7]~5_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~30  ))

	.dataa(!\im|Mux6~3_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~33_sumout ),
	.cout(\offset|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~33 .extended_lut = "off";
defparam \offset|Add0~33 .lut_mask = 64'h00000000000000FB;
defparam \offset|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N15
cyclonev_lcell_comb \offset|Add0~17 (
// Equation(s):
// \offset|Add0~17_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[8]~4_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~34  ))
// \offset|Add0~18  = CARRY(( (\CPU|alu|mux0|mux2|z[8]~4_combout  & ((!\im|Mux6~3_combout ) # ((!\im|Mux5~4_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~34  ))

	.dataa(!\im|Mux6~3_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[8]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~17_sumout ),
	.cout(\offset|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~17 .extended_lut = "off";
defparam \offset|Add0~17 .lut_mask = 64'h00000000000000FB;
defparam \offset|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N18
cyclonev_lcell_comb \offset|Add0~21 (
// Equation(s):
// \offset|Add0~21_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[9]~3_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~18  ))
// \offset|Add0~22  = CARRY(( (\CPU|alu|mux0|mux2|z[9]~3_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~18  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[9]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~21_sumout ),
	.cout(\offset|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~21 .extended_lut = "off";
defparam \offset|Add0~21 .lut_mask = 64'h00000000000000EF;
defparam \offset|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N21
cyclonev_lcell_comb \offset|Add0~37 (
// Equation(s):
// \offset|Add0~37_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[10]~15_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~22  ))
// \offset|Add0~38  = CARRY(( (\CPU|alu|mux0|mux2|z[10]~15_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~22  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~37_sumout ),
	.cout(\offset|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~37 .extended_lut = "off";
defparam \offset|Add0~37 .lut_mask = 64'h00000000000000EF;
defparam \offset|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N24
cyclonev_lcell_comb \offset|Add0~13 (
// Equation(s):
// \offset|Add0~13_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[11]~14_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~38  ))
// \offset|Add0~14  = CARRY(( (\CPU|alu|mux0|mux2|z[11]~14_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~38  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~13_sumout ),
	.cout(\offset|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~13 .extended_lut = "off";
defparam \offset|Add0~13 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N27
cyclonev_lcell_comb \offset|Add0~41 (
// Equation(s):
// \offset|Add0~41_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[12]~13_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~14  ))
// \offset|Add0~42  = CARRY(( (\CPU|alu|mux0|mux2|z[12]~13_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~14  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~41_sumout ),
	.cout(\offset|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~41 .extended_lut = "off";
defparam \offset|Add0~41 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N30
cyclonev_lcell_comb \offset|Add0~25 (
// Equation(s):
// \offset|Add0~25_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[13]~17_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~42  ))
// \offset|Add0~26  = CARRY(( (\CPU|alu|mux0|mux2|z[13]~17_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~42  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux5~4_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~25_sumout ),
	.cout(\offset|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~25 .extended_lut = "off";
defparam \offset|Add0~25 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N33
cyclonev_lcell_comb \offset|Add0~9 (
// Equation(s):
// \offset|Add0~9_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[14]~16_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~26  ))
// \offset|Add0~10  = CARRY(( (\CPU|alu|mux0|mux2|z[14]~16_combout  & (((!\im|Mux5~4_combout ) # (!\im|Mux6~3_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add0~26  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux5~4_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[14]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~9_sumout ),
	.cout(\offset|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~9 .extended_lut = "off";
defparam \offset|Add0~9 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N36
cyclonev_lcell_comb \offset|Add0~5 (
// Equation(s):
// \offset|Add0~5_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[15]~33_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~10  ))
// \offset|Add0~6  = CARRY(( (\CPU|alu|mux0|mux2|z[15]~33_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~10  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[15]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~5_sumout ),
	.cout(\offset|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~5 .extended_lut = "off";
defparam \offset|Add0~5 .lut_mask = 64'h00000000000000EF;
defparam \offset|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N0
cyclonev_lcell_comb \image_controller|Add0~38 (
// Equation(s):
// \image_controller|Add0~38_cout  = CARRY(( (!\original~input_o  & (\vga|map|out [6])) # (\original~input_o  & ((\offset|Add0~29_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [6]),
	.datac(!\offset|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\image_controller|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~38 .extended_lut = "off";
defparam \image_controller|Add0~38 .lut_mask = 64'h0000000000002727;
defparam \image_controller|Add0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N3
cyclonev_lcell_comb \image_controller|Add0~13 (
// Equation(s):
// \image_controller|Add0~13_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [7])) # (\original~input_o  & ((\offset|Add0~33_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~38_cout  ))
// \image_controller|Add0~14  = CARRY(( (!\original~input_o  & (\vga|map|out [7])) # (\original~input_o  & ((\offset|Add0~33_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~38_cout  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [7]),
	.datad(!\offset|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~13_sumout ),
	.cout(\image_controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~13 .extended_lut = "off";
defparam \image_controller|Add0~13 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N6
cyclonev_lcell_comb \image_controller|Add0~17 (
// Equation(s):
// \image_controller|Add0~17_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [8])) # (\original~input_o  & ((\offset|Add0~17_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~14  ))
// \image_controller|Add0~18  = CARRY(( (!\original~input_o  & (\vga|map|out [8])) # (\original~input_o  & ((\offset|Add0~17_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~14  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [8]),
	.datac(gnd),
	.datad(!\offset|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~17_sumout ),
	.cout(\image_controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~17 .extended_lut = "off";
defparam \image_controller|Add0~17 .lut_mask = 64'h0000000000002277;
defparam \image_controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N9
cyclonev_lcell_comb \image_controller|Add0~21 (
// Equation(s):
// \image_controller|Add0~21_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [9])) # (\original~input_o  & ((\offset|Add0~21_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~18  ))
// \image_controller|Add0~22  = CARRY(( (!\original~input_o  & (\vga|map|out [9])) # (\original~input_o  & ((\offset|Add0~21_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~18  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [9]),
	.datad(!\offset|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~21_sumout ),
	.cout(\image_controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~21 .extended_lut = "off";
defparam \image_controller|Add0~21 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N12
cyclonev_lcell_comb \image_controller|Add0~25 (
// Equation(s):
// \image_controller|Add0~25_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) + ( GND ) + ( \image_controller|Add0~22  ))
// \image_controller|Add0~26  = CARRY(( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) + ( GND ) + ( \image_controller|Add0~22  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~25_sumout ),
	.cout(\image_controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~25 .extended_lut = "off";
defparam \image_controller|Add0~25 .lut_mask = 64'h0000FFFF00000A5F;
defparam \image_controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N15
cyclonev_lcell_comb \image_controller|Add0~29 (
// Equation(s):
// \image_controller|Add0~29_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [11])) # (\original~input_o  & ((\offset|Add0~13_sumout ))) ) + ( GND ) + ( \image_controller|Add0~26  ))
// \image_controller|Add0~30  = CARRY(( (!\original~input_o  & (\vga|map|out [11])) # (\original~input_o  & ((\offset|Add0~13_sumout ))) ) + ( GND ) + ( \image_controller|Add0~26  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [11]),
	.datac(gnd),
	.datad(!\offset|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~29_sumout ),
	.cout(\image_controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~29 .extended_lut = "off";
defparam \image_controller|Add0~29 .lut_mask = 64'h0000FFFF00002277;
defparam \image_controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N18
cyclonev_lcell_comb \image_controller|Add0~33 (
// Equation(s):
// \image_controller|Add0~33_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [12])) # (\original~input_o  & ((\offset|Add0~41_sumout ))) ) + ( GND ) + ( \image_controller|Add0~30  ))
// \image_controller|Add0~34  = CARRY(( (!\original~input_o  & (\vga|map|out [12])) # (\original~input_o  & ((\offset|Add0~41_sumout ))) ) + ( GND ) + ( \image_controller|Add0~30  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [12]),
	.datac(!\offset|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~33_sumout ),
	.cout(\image_controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~33 .extended_lut = "off";
defparam \image_controller|Add0~33 .lut_mask = 64'h0000FFFF00002727;
defparam \image_controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N21
cyclonev_lcell_comb \image_controller|Add0~1 (
// Equation(s):
// \image_controller|Add0~1_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [13])) # (\original~input_o  & ((\offset|Add0~25_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~34  ))
// \image_controller|Add0~2  = CARRY(( (!\original~input_o  & (\vga|map|out [13])) # (\original~input_o  & ((\offset|Add0~25_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~34  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [13]),
	.datad(!\offset|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~1_sumout ),
	.cout(\image_controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~1 .extended_lut = "off";
defparam \image_controller|Add0~1 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N24
cyclonev_lcell_comb \image_controller|Add0~5 (
// Equation(s):
// \image_controller|Add0~5_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~2  ))
// \image_controller|Add0~6  = CARRY(( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) + ( VCC ) + ( \image_controller|Add0~2  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~5_sumout ),
	.cout(\image_controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~5 .extended_lut = "off";
defparam \image_controller|Add0~5 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N27
cyclonev_lcell_comb \image_controller|Add0~9 (
// Equation(s):
// \image_controller|Add0~9_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [15])) # (\original~input_o  & ((\offset|Add0~5_sumout ))) ) + ( GND ) + ( \image_controller|Add0~6  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [15]),
	.datad(!\offset|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add0~9 .extended_lut = "off";
defparam \image_controller|Add0~9 .lut_mask = 64'h0000FFFF00000A5F;
defparam \image_controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N32
dffeas \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\image_controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y37_N35
dffeas \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\image_controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N48
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = ( \image_controller|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_controller|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y37_N50
dffeas \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N39
cyclonev_lcell_comb \image_controller|mux3|z[0]~15 (
// Equation(s):
// \image_controller|mux3|z[0]~15_combout  = ( !\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a 
// [2]) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~15 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~15 .lut_mask = 64'h0A0A0A0A00000000;
defparam \image_controller|mux3|z[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N54
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( \image_controller|Add0~9_sumout  & ( !\image_controller|Add0~5_sumout  & ( !\image_controller|Add0~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\image_controller|Add0~9_sumout ),
	.dataf(!\image_controller|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \mux4|z[0]~9 (
// Equation(s):
// \mux4|z[0]~9_combout  = ( \CPU|alu|arithmetic|mul|s [0] & ( \vga|map|out [0] & ( (!\original~input_o ) # ((!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|mux0|mux2|z[0]~10_combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|decode|mux1|z[0]~2_combout 
// )))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [0] & ( \vga|map|out [0] & ( (!\original~input_o ) # ((\CPU|alu|mux0|mux2|z[0]~10_combout  & !\CPU|decode|mux1|z[1]~1_combout )) ) ) ) # ( \CPU|alu|arithmetic|mul|s [0] & ( !\vga|map|out [0] & ( (\original~input_o 
//  & ((!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|mux0|mux2|z[0]~10_combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|decode|mux1|z[0]~2_combout ))))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [0] & ( !\vga|map|out [0] & ( 
// (\CPU|alu|mux0|mux2|z[0]~10_combout  & (!\CPU|decode|mux1|z[1]~1_combout  & \original~input_o )) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[0]~10_combout ),
	.datab(!\CPU|decode|mux1|z[0]~2_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\original~input_o ),
	.datae(!\CPU|alu|arithmetic|mul|s [0]),
	.dataf(!\vga|map|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[0]~9 .extended_lut = "off";
defparam \mux4|z[0]~9 .lut_mask = 64'h0050005CFF50FF5C;
defparam \mux4|z[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N0
cyclonev_lcell_comb \mux4|z[1]~10 (
// Equation(s):
// \mux4|z[1]~10_combout  = ( \vga|map|out [1] & ( \original~input_o  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ))) # (\CPU|decode|mux1|z[1]~1_combout  
// & (\CPU|alu|arithmetic|mul|s [1])))) ) ) ) # ( !\vga|map|out [1] & ( \original~input_o  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ))) # 
// (\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|mul|s [1])))) ) ) ) # ( \vga|map|out [1] & ( !\original~input_o  ) )

	.dataa(!\CPU|alu|arithmetic|mul|s [1]),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(!\vga|map|out [1]),
	.dataf(!\original~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[1]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[1]~10 .extended_lut = "off";
defparam \mux4|z[1]~10 .lut_mask = 64'h0000FFFF30503050;
defparam \mux4|z[1]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N45
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  & 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout  ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~0_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[0].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2 .lut_mask = 64'hAAAAAAAA0A0A0A0A;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout  ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s .lut_mask = 64'hFF00FF0000FF00FF;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \mux4|z[2]~11 (
// Equation(s):
// \mux4|z[2]~11_combout  = ( \CPU|alu|arithmetic|mul|s [2] & ( \vga|map|out [2] & ( (!\original~input_o ) # ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|decode|mux1|z[1]~1_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout )))) 
// ) ) ) # ( !\CPU|alu|arithmetic|mul|s [2] & ( \vga|map|out [2] & ( (!\original~input_o ) # ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout  & !\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( 
// \CPU|alu|arithmetic|mul|s [2] & ( !\vga|map|out [2] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\original~input_o  & ((\CPU|decode|mux1|z[1]~1_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout )))) ) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [2] & ( !\vga|map|out [2] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout  & (!\CPU|decode|mux1|z[1]~1_combout  & \original~input_o ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\original~input_o ),
	.datae(!\CPU|alu|arithmetic|mul|s [2]),
	.dataf(!\vga|map|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[2]~11 .extended_lut = "off";
defparam \mux4|z[2]~11 .lut_mask = 64'h0020002AFF20FF2A;
defparam \mux4|z[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \mux4|z[3]~12 (
// Equation(s):
// \mux4|z[3]~12_combout  = ( \offset|Add0~53_sumout  & ( \original~input_o  ) ) # ( \offset|Add0~53_sumout  & ( !\original~input_o  & ( \vga|map|out [3] ) ) ) # ( !\offset|Add0~53_sumout  & ( !\original~input_o  & ( \vga|map|out [3] ) ) )

	.dataa(gnd),
	.datab(!\vga|map|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\offset|Add0~53_sumout ),
	.dataf(!\original~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[3]~12 .extended_lut = "off";
defparam \mux4|z[3]~12 .lut_mask = 64'h333333330000FFFF;
defparam \mux4|z[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N39
cyclonev_lcell_comb \mux4|z[4]~13 (
// Equation(s):
// \mux4|z[4]~13_combout  = ( \offset|Add0~57_sumout  & ( (\original~input_o ) # (\vga|map|out [4]) ) ) # ( !\offset|Add0~57_sumout  & ( (\vga|map|out [4] & !\original~input_o ) ) )

	.dataa(!\vga|map|out [4]),
	.datab(gnd),
	.datac(!\original~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[4]~13 .extended_lut = "off";
defparam \mux4|z[4]~13 .lut_mask = 64'h505050505F5F5F5F;
defparam \mux4|z[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N39
cyclonev_lcell_comb \mux4|z[5]~14 (
// Equation(s):
// \mux4|z[5]~14_combout  = ( \vga|map|out [5] & ( (!\original~input_o ) # (\offset|Add0~49_sumout ) ) ) # ( !\vga|map|out [5] & ( (\original~input_o  & \offset|Add0~49_sumout ) ) )

	.dataa(gnd),
	.datab(!\original~input_o ),
	.datac(gnd),
	.datad(!\offset|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\vga|map|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[5]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[5]~14 .extended_lut = "off";
defparam \mux4|z[5]~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mux4|z[5]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N12
cyclonev_lcell_comb \mux4|z[6]~15 (
// Equation(s):
// \mux4|z[6]~15_combout  = ( \offset|Add0~29_sumout  & ( (\original~input_o ) # (\vga|map|out [6]) ) ) # ( !\offset|Add0~29_sumout  & ( (\vga|map|out [6] & !\original~input_o ) ) )

	.dataa(gnd),
	.datab(!\vga|map|out [6]),
	.datac(gnd),
	.datad(!\original~input_o ),
	.datae(gnd),
	.dataf(!\offset|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[6]~15 .extended_lut = "off";
defparam \mux4|z[6]~15 .lut_mask = 64'h3300330033FF33FF;
defparam \mux4|z[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N57
cyclonev_lcell_comb \mux4|z[6]~15_wirecell (
// Equation(s):
// \mux4|z[6]~15_wirecell_combout  = ( !\mux4|z[6]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux4|z[6]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[6]~15_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[6]~15_wirecell .extended_lut = "off";
defparam \mux4|z[6]~15_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \mux4|z[6]~15_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFF8000001FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000001FFFFFE7FFFFFFFFFFF80000003FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FFFFFE7FFFFFFFFFFF8000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "0001FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FBFFF2007FF7FFFFFF00000000FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000065FE00003FFFFFFFFE800100007FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000007FFE001F7FFFFFFFFE004F80003FFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000005FFE000BFFFFFFFFFE007FC0001FFFFFFFFFEFF00000000000000000000000000000000000000000000000000000000000003FFF0007FFFFFFFFFE00FFE0001FFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "FFEFF00000000000000000000000000000000000000000000000000000000000003FFF8007FFFFFFFFFE00FFF0000FFFFFFFFFEFF80000000000000000000000000000000000000000000000000000000000001FFFE007FFFFFFFFFE01FFF00007FFFFFFFFEFF80000000000000000000000000000000000000000000000000000000000001FFFF003FF9FFFFFFE01FFF00007FFFFFFFFEFF80000000000000000000000000000000000000000000000000000000000000FFFFFF7801FFFFFFE03FFF00003FFFFFFFFEFF80000000000000000000000000000000000000000000000000000000000000FFFFFFF003FFFFFFE03FFF00003FFFFFFFFEFF8000000";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N36
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\image_controller|Add0~5_sumout  & ( (!\image_controller|Add0~1_sumout  & !\image_controller|Add0~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add0~1_sumout ),
	.datad(!\image_controller|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\image_controller|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'hF000F00000000000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000003FFFF800000000000000000007FFFFFFFFFFFFFF8800000000000000000000000000000000000000000000000000000000003FFFF800000000000000000007FFFFFFFFFFFFFFC400000000000000000000000000000000000000000000000000000000003FFFF800000000000000000007FFFFFFFFFFFFFFC400000000000000000000000000000000000000000000000000000000007FFFE000000000000000000007FFFFFFFFFFFFFFE200000000000000000000000000000000000000000000000000000000007FFFE000000000000000000007FFFBFFFFFFFFFFE3000000000000000000000000000000000000000000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "07FFFF000000000000000000007FFFFFFFFFFFFFFE100000000000000000000000000000000000000000000000000000000007FFFE000000000000000000007FFF7FFFFFFFFFFF080000000000000000000000000000000000000000000000000000000007FFFC000000000000000000007FFFFFFFFFFFFFFF080000000000000000000000000000000000000000000000000000000007FFFE000000000000000000007FFEFFFFFFFFFFFF840000000000000000000000000000000000000000000000000000000007FFFE00000000000000000000FFFFFFFFFFFFFFFF82000000000000000000000000000000000000000000000000000000000FFFFC000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000FFFDFFFFFFFFFFFFC2000000000000000000000000000000000000000000000000000000000FFFF800000000000000000000FFFFFFFFFFFFFFFFE1000000000000000000000000000000000000000000000000000000000FFFF000000000000000000000FFFBFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000FFFF200000000000000000000FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFF000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFF0000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "01FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFF000000000000000000003FFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFF9000000000000000000003FFDFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000003FFF8000000000000000000007FFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000003FFF0000000000000000000007FFBFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000003FFE000000000000000000000FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N45
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( !\image_controller|Add0~9_sumout  & ( \image_controller|Add0~5_sumout  & ( !\image_controller|Add0~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add0~1_sumout ),
	.datae(!\image_controller|Add0~9_sumout ),
	.dataf(!\image_controller|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h00000000FF000000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "000000001FFFFFFFDFFFFFFFFFFFF00001E7FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF9FFFFFFFFFE00001E7FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF9FFFFFFFFFF00001F7FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF0FFFFFFFFFE00001F7FFFFFEFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFF7F0FFFFFFFFFC00000E3FFFFFEFFFFC00000000000000000000000000000000000000000000000000000000000000FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "FFFFFF07FFFFFFFFC00000E7FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFEFF07FFFFFFFFC00000E7FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000FFFFFFFCF07FFFFFFFFC00000E7FFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000FFFFFFFFF03FFFFFFFFC00000E7FFFFFDFFFFE000000000000000000000000000000000000000000000000000000000000007FFFFFFFF03FFFFFFFFC00000E7FFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000007FFFFFFFF01FFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FFFFC00000E7FFFFFFFFFFD000000000000000000000000000000000000000000000000000000000000007FFFFFFFF03FFFFFFFFC00000E7FFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000007FFFFFFFF03FFFFFFFF800000E7FFFFFBFFFFF000000000000000000000000000000000000000000000000000000000000007FFFFFFFF01FFFFFFFF000000E3FFFFFFFFFFE800000000000000000000000000000000000000000000000000000000000003FFFFFFFF03FFFFFFFF00000063FFFFFFFFFFE800000000000000000000000000000000000000000000000000000000000003FFFFFFFF03FFFFFFFE000000E3";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "FFFFF7FFFFF800000000000000000000000000000000000000000000000000000000000003FFFFFFFF03FFFFFFFC000000E3FFFFF7FFFFF400000000000000000000000000000000000000000000000000000000000003FFFFFFFF83FFFFFFF800000063FFFFFFFFFFF400000000000000000000000000000000000000000000000000000000000003FFFFFFFF81FFFBFFF000000067FFFFFFFFFFF400000000000000000000000000000000000000000000000000000000000003FFFFFFFF81FFF83FE000000067FFFFEFFFFFFA00000000000000000000000000000000000000000000000000000000000003FFFFFFFF81FFF83FC000000067FFFFFFFFFFFA";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N33
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( \image_controller|Add0~1_sumout  & ( !\image_controller|Add0~9_sumout  & ( \image_controller|Add0~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add0~5_sumout ),
	.datae(!\image_controller|Add0~1_sumout ),
	.dataf(!\image_controller|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h000000FF00000000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "0000000000000000000000000000000000000000000000000000000FFFFFFF803FFFFFFC03FFF80001FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000007FFFFFFE00FFFFFF803FFF80001FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000007FFFFFDF807FFFFF803FFF80001FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000003FFFFF9F807FFFFF007FFF80003FFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000003FFFFFFFF03FFFFF00FFFF80003FFFFFFFFFFFC000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000003FFFFFFFF807FBFF87FFFFC0003FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000003FFFFFFFFC03FBBFFFFFFFC0003FFFFFFFFDFFC00000000000000000000000000000000000000000000000000000000000001FFFFFFFFF00FF3FFFFFFFC0007FFFFFFFFDFFC00000000000000000000000000000000000000000000000000000000000001FFFFFFFFF801C3FFFFFFF80007FFFFFFFFDFFC00000000000000000000000000000000000000000000000000000000000000FFFFFEFFF60387FFFFFFF80007FFFFFFFFFFFC000000000000000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000FFFFFFFFFF000FFFFFFFF80003FFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC03FFFFFFFF80003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000007FFFFFDFFFFDFFFFFFFFF80003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF80003FFFFFFFFBFFE000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF80003FFFFFFFFBFFE000000000000000000000000000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "000000000000000000003FFFFFFF9FFFFFFFFFFFF80003FFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000003FFFFFFF9FFFFFFFFFFFF80001EFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF80001EFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000003FFFFFFFCFFFFFFFFFFFF80001E7FFFFFF7FFF000000000000000000000000000000000000000000000000000000000000003FFFFFFFCFFFFFFFFFFFF00001E7FFFFFF7FFF000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N15
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( !\image_controller|Add0~9_sumout  & ( !\image_controller|Add0~5_sumout  & ( \image_controller|Add0~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add0~1_sumout ),
	.datae(!\image_controller|Add0~9_sumout ),
	.dataf(!\image_controller|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h00FF000000000000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000003FFFFFFFF80CFF802000000006FFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000003FFFFFFFF800FFC00000000006FFFFFDFFFFFFD00000000000000000000000000000000000000000000000000000000000003FFFFFFFF80037000000000004FFFFFFFFFFFFD00000000000000000000000000000000000000000000000000000000000003FFFFFFFF80000000000000004FFFFFFFFFFFFC80000000000000000000000000000000000000000000000000000000000003FFFFFFFF8000000000000000EFFFFFBFFFFFFE800000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000001FFFFFFFF8000000000000000CFFFFFFFFFFFFE40000000000000000000000000000000000000000000000000000000000003FFFFFFFF0000000000000000DFFFFFFFFFFFFF40000000000000000000000000000000000000000000000000000000000003FFFFFFFF0000000000000000DFFFFF7FFFFFFF20000000000000000000000000000000000000000000000000000000000003FFFFFFFE0000000000000000DFFFFFFFFFFFFF20000000000000000000000000000000000000000000000000000000000001FFFFFFFC0000000000000001DFFFFFFFFFFFFFB00000000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000001FFFFFFFC00000000000000019FFFFEFFFFFFFF90000000000000000000000000000000000000000000000000000000000001FFFFFFF000000000000000019FFFFFFFFFFFFF98000000000000000000000000000000000000000000000000000000000003FFFFFFE000000000000000009FFFFDFFFFFFFFC8000000000000000000000000000000000000000000000000000000000001FFFFFFC000000000000000003FFFFFFFFFFFFFCC000000000000000000000000000000000000000000000000000000000003FFFFFF8000000000000000003FFFFFFFFFFFFFE40000000000000000000000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000003FFFFFF0000000000000000003FFFFBFFFFFFFFE6000000000000000000000000000000000000000000000000000000000003FFFFFE0000000000000000003FFFFFFFFFFFFFE2000000000000000000000000000000000000000000000000000000000003FFFFFC0000000000000000003FFFF7FFFFFFFFF2000000000000000000000000000000000000000000000000000000000003FFFFF80000000000000000007FFFFFFFFFFFFFF1000000000000000000000000000000000000000000000000000000000003FFFFF00000000000000000007FFFEFFFFFFFFFF88000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N12
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  & ( 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ))))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ))))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ))))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h440C443F770C773F;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \image_controller|mux3|z[6]~53 (
// Equation(s):
// \image_controller|mux3|z[6]~53_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # ((\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[0]~15_combout ),
	.datac(gnd),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~53 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~53 .lut_mask = 64'h00330033AABBAABB;
defparam \image_controller|mux3|z[6]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N57
cyclonev_lcell_comb \mux4|z[15]~1 (
// Equation(s):
// \mux4|z[15]~1_combout  = ( \offset|Add0~5_sumout  & ( (\vga|map|out [15]) # (\original~input_o ) ) ) # ( !\offset|Add0~5_sumout  & ( (!\original~input_o  & \vga|map|out [15]) ) )

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[15]~1 .extended_lut = "off";
defparam \mux4|z[15]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mux4|z[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N47
dffeas \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mux4|z[15]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[16]~2 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[16]~2_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [16] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [16] & ( (\CPU|decode|mux1|z[1]~1_combout ) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ) ) ) ) # ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [16] & ( 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  & !\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [16] & ( 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  & !\CPU|decode|mux1|z[1]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(gnd),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[16]~2 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[16]~2 .lut_mask = 64'h3030C0C03F3FCFCF;
defparam \CPU|alu|mux0|mux2|z[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N39
cyclonev_lcell_comb \offset|Add0~1 (
// Equation(s):
// \offset|Add0~1_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[16]~2_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~6  ))
// \offset|Add0~2  = CARRY(( (\CPU|alu|mux0|mux2|z[16]~2_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add0~6  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[16]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~1_sumout ),
	.cout(\offset|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~1 .extended_lut = "off";
defparam \offset|Add0~1 .lut_mask = 64'h00000000000000EF;
defparam \offset|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N42
cyclonev_lcell_comb \offset|Add0~45 (
// Equation(s):
// \offset|Add0~45_sumout  = SUM(( VCC ) + ( (\CPU|alu|mux0|mux2|z[17]~1_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( \offset|Add0~2  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datag(gnd),
	.cin(\offset|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \offset|Add0~45 .extended_lut = "off";
defparam \offset|Add0~45 .lut_mask = 64'h0000FF100000FFFF;
defparam \offset|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \mux4|z[17]~4 (
// Equation(s):
// \mux4|z[17]~4_combout  = ( \vga|map|out [17] & ( \offset|Add0~45_sumout  ) ) # ( !\vga|map|out [17] & ( \offset|Add0~45_sumout  & ( \original~input_o  ) ) ) # ( \vga|map|out [17] & ( !\offset|Add0~45_sumout  & ( !\original~input_o  ) ) )

	.dataa(gnd),
	.datab(!\original~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|map|out [17]),
	.dataf(!\offset|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[17]~4 .extended_lut = "off";
defparam \mux4|z[17]~4 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \mux4|z[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N36
cyclonev_lcell_comb \mux4|z[13]~7 (
// Equation(s):
// \mux4|z[13]~7_combout  = ( \offset|Add0~25_sumout  & ( (\original~input_o ) # (\vga|map|out [13]) ) ) # ( !\offset|Add0~25_sumout  & ( (\vga|map|out [13] & !\original~input_o ) ) )

	.dataa(!\vga|map|out [13]),
	.datab(!\original~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[13]~7 .extended_lut = "off";
defparam \mux4|z[13]~7 .lut_mask = 64'h4444444477777777;
defparam \mux4|z[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N38
dffeas \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux4|z[13]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N35
dffeas \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux4|z[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout  = ( !\mux4|z[13]~7_combout  & ( \offset|Add0~9_sumout  & ( (\vga|map|out [15] & (!\original~input_o  & !\vga|map|out [14])) ) ) ) # ( !\mux4|z[13]~7_combout  & ( 
// !\offset|Add0~9_sumout  & ( (!\original~input_o  & (((\vga|map|out [15] & !\vga|map|out [14])))) # (\original~input_o  & (\offset|Add0~5_sumout )) ) ) )

	.dataa(!\offset|Add0~5_sumout ),
	.datab(!\vga|map|out [15]),
	.datac(!\original~input_o ),
	.datad(!\vga|map|out [14]),
	.datae(!\mux4|z[13]~7_combout ),
	.dataf(!\offset|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1 .lut_mask = 64'h3505000030000000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N45
cyclonev_lcell_comb \mux4|z[7]~8 (
// Equation(s):
// \mux4|z[7]~8_combout  = ( \vga|map|out [7] & ( \offset|Add0~33_sumout  ) ) # ( !\vga|map|out [7] & ( \offset|Add0~33_sumout  & ( \original~input_o  ) ) ) # ( \vga|map|out [7] & ( !\offset|Add0~33_sumout  & ( !\original~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\original~input_o ),
	.datad(gnd),
	.datae(!\vga|map|out [7]),
	.dataf(!\offset|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[7]~8 .extended_lut = "off";
defparam \mux4|z[7]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \mux4|z[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N57
cyclonev_lcell_comb \mux4|z[8]~16 (
// Equation(s):
// \mux4|z[8]~16_combout  = ( \offset|Add0~17_sumout  & ( \original~input_o  ) ) # ( \offset|Add0~17_sumout  & ( !\original~input_o  & ( \vga|map|out [8] ) ) ) # ( !\offset|Add0~17_sumout  & ( !\original~input_o  & ( \vga|map|out [8] ) ) )

	.dataa(!\vga|map|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\offset|Add0~17_sumout ),
	.dataf(!\original~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[8]~16 .extended_lut = "off";
defparam \mux4|z[8]~16 .lut_mask = 64'h555555550000FFFF;
defparam \mux4|z[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N57
cyclonev_lcell_comb \mux4|z[9]~17 (
// Equation(s):
// \mux4|z[9]~17_combout  = ( \original~input_o  & ( \offset|Add0~21_sumout  ) ) # ( !\original~input_o  & ( \offset|Add0~21_sumout  & ( \vga|map|out [9] ) ) ) # ( !\original~input_o  & ( !\offset|Add0~21_sumout  & ( \vga|map|out [9] ) ) )

	.dataa(!\vga|map|out [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\original~input_o ),
	.dataf(!\offset|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[9]~17 .extended_lut = "off";
defparam \mux4|z[9]~17 .lut_mask = 64'h555500005555FFFF;
defparam \mux4|z[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N3
cyclonev_lcell_comb \mux4|z[10]~5 (
// Equation(s):
// \mux4|z[10]~5_combout  = ( \vga|map|out [10] & ( (!\original~input_o ) # (\offset|Add0~37_sumout ) ) ) # ( !\vga|map|out [10] & ( (\original~input_o  & \offset|Add0~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\original~input_o ),
	.datac(gnd),
	.datad(!\offset|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\vga|map|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[10]~5 .extended_lut = "off";
defparam \mux4|z[10]~5 .lut_mask = 64'h00330033CCFFCCFF;
defparam \mux4|z[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N48
cyclonev_lcell_comb \mux4|z[11]~3 (
// Equation(s):
// \mux4|z[11]~3_combout  = ( \offset|Add0~13_sumout  & ( (\vga|map|out [11]) # (\original~input_o ) ) ) # ( !\offset|Add0~13_sumout  & ( (!\original~input_o  & \vga|map|out [11]) ) )

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[11]~3 .extended_lut = "off";
defparam \mux4|z[11]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \mux4|z[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N6
cyclonev_lcell_comb \mux4|z[12]~6 (
// Equation(s):
// \mux4|z[12]~6_combout  = ( \offset|Add0~41_sumout  & ( (\vga|map|out [12]) # (\original~input_o ) ) ) # ( !\offset|Add0~41_sumout  & ( (!\original~input_o  & \vga|map|out [12]) ) )

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|map|out [12]),
	.datae(gnd),
	.dataf(!\offset|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[12]~6 .extended_lut = "off";
defparam \mux4|z[12]~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \mux4|z[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF000000000000000000000000000000000000000000000000000000003FFE000000000000000000000FFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000007FFE000000000000000000000FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000007FE00000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000001FFFFFFFFFFFFFFFFFFFC01000000000000000000000000000000000000000000000000000007FC0000000000000000000001FFDFFFFFFFFFFFFFFFFC0100000000000000000000000000000000000000000000000000000F980000000000000000000003FFFFFFFFFFFFFFFFFFFE0780000000000000000000000000000000000000000000000000000F8000000E0000000000000003FFFFFFFFFFFFFFFFFFFE0780000000000000000000000000000000000000000000000000000F8000003E0300000000000007FF7FFFFFFFFFFFFFFFFF03C0000000000000000000000000000000000000000000000000001FC00000F007000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "0000FFFFFFFFFFFFFFFFFFFFF81C0000000000000000000000000000000000000000000000000001FC00001C00E0000000000000FFFFFFFFFFFFFFFFFFFFF81F0000000000000000000000000000000000000000000000000001FC00006000E0000000000001FFDFFFFFFFFFFFFFFFFFFC0F0000000000000000000000000000000000000000000000000003FC00000001C0000000000001FFFFFFFFFFFFFFFFFFFFFE078000000000000000000000000000000000000000000000000003F800000001C0000000000003FFFFFFFFFFFFFFFFFFFFFE078000000000000000000000000000000000000000000000000007F0000F820180000000000007FF7FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFF07E00000000000000000000000000000000000000000000000000FE00028020380000000000007FFFFFFFFFFFFFFFFFFFFFF83E00000000000000000000000000000000000000000000000000FC0002007830000000000000FFFFFFFFFFFFFFFFFFFFFFFC3F00000000000000000000000000000000000000000000000001C0000000F020000000000001FFDFFFFFFFFFFFFFFFFFFFFC1F8000000000000000000000000000000000000000000000000100000004E060000000000001FFBFFFFFFFFFFFFFFFFFFFFE0DC00000000000000000000000000000000000000000000000000000000DE0E0000000000003FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N9
cyclonev_lcell_comb \image_controller|mux3|z[6]~81 (
// Equation(s):
// \image_controller|mux3|z[6]~81_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~81 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~81 .lut_mask = 64'h000000000000A0A0;
defparam \image_controller|mux3|z[6]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N54
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( \mux4|z[13]~7_combout  & ( \vga|map|out [14] & ( (!\offset|Add0~5_sumout  & (!\offset|Add0~9_sumout  & \original~input_o )) ) ) ) # ( \mux4|z[13]~7_combout  & ( 
// !\vga|map|out [14] & ( (!\original~input_o  & (!\vga|map|out [15])) # (\original~input_o  & (((!\offset|Add0~5_sumout  & !\offset|Add0~9_sumout )))) ) ) )

	.dataa(!\vga|map|out [15]),
	.datab(!\offset|Add0~5_sumout ),
	.datac(!\offset|Add0~9_sumout ),
	.datad(!\original~input_o ),
	.datae(!\mux4|z[13]~7_combout ),
	.dataf(!\vga|map|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h0000AAC0000000C0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFC00000000000000000000000000000007FFFFF8F8007FFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000FFFFFF8F800FFFFF00000001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000001FFFFFF9F001FFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFFFF001FFFF800000007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000030FFFFFFFF803FFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFF8000000000000000000000000000701FFFFFBFC03FFFE00000003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000100000000000000000003F00FFFFFCFC04FFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000018000000000000000000FF007FFFFC3EFF9FE00003000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001E000000000000000007FE003FFFF60FFF7FC00018001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003F80000000000000003FFF001FFFE00FDF9F000010003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "000F8100000000000000FFFF001FFFE00FF01C000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003801800000000000FFFFE000FFFE0007840000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000C01C1C00000007FFFFFE0007FFF000F88000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000400003F30027FFFFFFFE0007FF300FFC0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000360001FBFFFFFFFFFFFE0007FE101FF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00003F00007F";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFF80FFFFE0003FC027F80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000780001FFFFFF803FFF00003FC00DF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001E00007FFFFF002FFE00003FE019C000000C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001F80007FFFFF000FFC00007FF81F8433100001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001838003FFFFF804FFC00007FF80F185F780007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000C0E001FFFFFF3FFF80";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N18
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( \mux4|z[13]~7_combout  & ( \offset|Add0~9_sumout  & ( (!\original~input_o  & (\vga|map|out [14] & (!\vga|map|out [15]))) # (\original~input_o  & (((!\offset|Add0~5_sumout 
// )))) ) ) ) # ( \mux4|z[13]~7_combout  & ( !\offset|Add0~9_sumout  & ( (\vga|map|out [14] & (!\original~input_o  & !\vga|map|out [15])) ) ) )

	.dataa(!\vga|map|out [14]),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [15]),
	.datad(!\offset|Add0~5_sumout ),
	.datae(!\mux4|z[13]~7_combout ),
	.dataf(!\offset|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h0000404000007340;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "FFF07C000000000000000000000000000000000000000000000000000000007E3C0000000000007FFFFFFFFFFFFFFFFFFFFFFFF83E000000000000000000000000000000000000000000000000000000006E380000000000007FFFFFFFFFFFFFFFFFFFFFFFF81E0000000000000000000000000000000000000000000000000000000047E0000000000000FFDFFFFFFFFFFFFFFFFFFFFFFC08000000000000000000000000000000000000000000000000000000000400000000000001FFFFFFFFFFFFFFFFFFFFFFFFFE08000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF04000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "000000000000000000000000000000000000000000000000000120000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000001F9E00000000007FEFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000003F7C0000000000FFDFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000003FF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000001FC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000C0000000001F800000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000100000000001E00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000100000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000302000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000018C000000000000000000003FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000070000000000000000000007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFF8004000000000000000000000000000000000000000001C6000000000000000000003FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000005FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000003FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0030000000000000000000000000000000000000000000000000000000020000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80180000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( \offset|Add0~5_sumout  & ( \offset|Add0~9_sumout  & ( (!\vga|map|out [15] & (!\original~input_o  & (!\mux4|z[13]~7_combout  & \vga|map|out [14]))) ) ) ) # ( 
// !\offset|Add0~5_sumout  & ( \offset|Add0~9_sumout  & ( (!\mux4|z[13]~7_combout  & (((!\vga|map|out [15] & \vga|map|out [14])) # (\original~input_o ))) ) ) ) # ( \offset|Add0~5_sumout  & ( !\offset|Add0~9_sumout  & ( (!\vga|map|out [15] & 
// (!\original~input_o  & (!\mux4|z[13]~7_combout  & \vga|map|out [14]))) ) ) ) # ( !\offset|Add0~5_sumout  & ( !\offset|Add0~9_sumout  & ( (!\vga|map|out [15] & (!\original~input_o  & (!\mux4|z[13]~7_combout  & \vga|map|out [14]))) ) ) )

	.dataa(!\vga|map|out [15]),
	.datab(!\original~input_o ),
	.datac(!\mux4|z[13]~7_combout ),
	.datad(!\vga|map|out [14]),
	.datae(!\offset|Add0~5_sumout ),
	.dataf(!\offset|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h0080008030B00080;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "000000000001000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01E000000000000000000000000000000000000000000000000700000000000000FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE19F000000000000000000000000000000000000000000000000780000080000000FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF000000000000000000000000000000000000000000000000F80000080000005FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF800000000000000000000000000000000000000000000000E00000180000007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FC00000000000000000000000000000000000000000000001E";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000100000007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FE00000000000000000000000000000000000000000000001F0000030000000FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF00000000000000000000000000000000000000000000001E0000020000001FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F80000000000000000000000000000000000000000000001E0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1DC0000000000000000000000000000000000008000000001C0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0660000000000000000000000000000000000038000000007C000000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF811000000000000000000000000000000000003C00000001FF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01800000000000000000000000000000000007FC0000007FFC00000000003FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0400000000000000000000000000000000001FFC000000E7FE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8300000000000000000000000000000000001FFE000001FFFE0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC100000000000000000000000000000000007FFE000001FFFF0000000001FBFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000FFFE000003FFFFE000000003F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000003FFFE000003FFFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000007FFFE000001FFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFF010001FFFF800000001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFF030003FFFF800000003FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\mux4|z[13]~7_combout  & ( \vga|map|out [14] & ( (!\offset|Add0~5_sumout  & (!\offset|Add0~9_sumout  & \original~input_o )) ) ) ) # ( !\mux4|z[13]~7_combout  & ( 
// !\vga|map|out [14] & ( (!\original~input_o  & (!\vga|map|out [15])) # (\original~input_o  & (((!\offset|Add0~5_sumout  & !\offset|Add0~9_sumout )))) ) ) )

	.dataa(!\vga|map|out [15]),
	.datab(!\offset|Add0~5_sumout ),
	.datac(!\offset|Add0~9_sumout ),
	.datad(!\original~input_o ),
	.datae(!\mux4|z[13]~7_combout ),
	.dataf(!\vga|map|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'hAAC0000000C00000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "001FFF00F789220001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003801FFFFFFFFFE000013FF00071C040007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000600FFFFFFFFFC000007FF8006780C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003003FFFFFFFF800000BFFC00DE07C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000C01FFFFFFFF8000003FFC03981FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003003FFFFFFFC000007FF800201";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFFFFFF000003FFFE5F07F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFC00003FF03FC7FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00E0000FFFFFFFC00003FFD23FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0080003FFFFFFE0000071FEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFC00008FFFFF9FFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00008FFFFFFFF00001FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFE003FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFF7FE5FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N42
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout )) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout )))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & 
// ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ))))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( \vga|map|out [13] & ( (!\offset|Add0~25_sumout  & (\original~input_o  & !\offset|Add0~9_sumout )) ) ) # ( !\vga|map|out [13] & ( (!\original~input_o  & 
// (((!\vga|map|out [14])))) # (\original~input_o  & (!\offset|Add0~25_sumout  & (!\offset|Add0~9_sumout ))) ) )

	.dataa(!\offset|Add0~25_sumout ),
	.datab(!\original~input_o ),
	.datac(!\offset|Add0~9_sumout ),
	.datad(!\vga|map|out [14]),
	.datae(gnd),
	.dataf(!\vga|map|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'hEC20EC2020202020;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N9
cyclonev_lcell_comb \image_controller|mux3|z[2]~0 (
// Equation(s):
// \image_controller|mux3|z[2]~0_combout  = ( \vga|map|out [6] & ( (\original~input_o  & (!\offset|Add0~33_sumout  & !\offset|Add0~29_sumout )) ) ) # ( !\vga|map|out [6] & ( (!\original~input_o  & (!\vga|map|out [7])) # (\original~input_o  & 
// (((!\offset|Add0~33_sumout  & !\offset|Add0~29_sumout )))) ) )

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [7]),
	.datac(!\offset|Add0~33_sumout ),
	.datad(!\offset|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\vga|map|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~0 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~0 .lut_mask = 64'hD888D88850005000;
defparam \image_controller|mux3|z[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N30
cyclonev_lcell_comb \image_controller|mux3|z[2]~62 (
// Equation(s):
// \image_controller|mux3|z[2]~62_combout  = ( \offset|Add0~17_sumout  & ( \image_controller|mux3|z[2]~0_combout  & ( (!\vga|map|out [8] & (!\original~input_o  & !\vga|map|out [9])) ) ) ) # ( !\offset|Add0~17_sumout  & ( \image_controller|mux3|z[2]~0_combout 
//  & ( (!\original~input_o  & (!\vga|map|out [8] & (!\vga|map|out [9]))) # (\original~input_o  & (((!\offset|Add0~21_sumout )))) ) ) )

	.dataa(!\vga|map|out [8]),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [9]),
	.datad(!\offset|Add0~21_sumout ),
	.datae(!\offset|Add0~17_sumout ),
	.dataf(!\image_controller|mux3|z[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~62 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~62 .lut_mask = 64'h00000000B3808080;
defparam \image_controller|mux3|z[2]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \image_controller|mux3|z[2]~1 (
// Equation(s):
// \image_controller|mux3|z[2]~1_combout  = ( \offset|Add0~41_sumout  & ( \vga|map|out [10] & ( (!\original~input_o  & ((\vga|map|out [12]))) # (\original~input_o  & (\offset|Add0~37_sumout )) ) ) ) # ( !\offset|Add0~41_sumout  & ( \vga|map|out [10] & ( 
// (!\original~input_o  & \vga|map|out [12]) ) ) ) # ( \offset|Add0~41_sumout  & ( !\vga|map|out [10] & ( (\offset|Add0~37_sumout  & \original~input_o ) ) ) )

	.dataa(!\offset|Add0~37_sumout ),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [12]),
	.datad(gnd),
	.datae(!\offset|Add0~41_sumout ),
	.dataf(!\vga|map|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~1 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~1 .lut_mask = 64'h000011110C0C1D1D;
defparam \image_controller|mux3|z[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N57
cyclonev_lcell_comb \mux4|z[16]~0 (
// Equation(s):
// \mux4|z[16]~0_combout  = ( \offset|Add0~1_sumout  & ( (\vga|map|out [16]) # (\original~input_o ) ) ) # ( !\offset|Add0~1_sumout  & ( (!\original~input_o  & \vga|map|out [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\original~input_o ),
	.datad(!\vga|map|out [16]),
	.datae(gnd),
	.dataf(!\offset|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[16]~0 .extended_lut = "off";
defparam \mux4|z[16]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mux4|z[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
cyclonev_lcell_comb \image_controller|mux3|z[2]~63 (
// Equation(s):
// \image_controller|mux3|z[2]~63_combout  = ( !\mux4|z[16]~0_combout  & ( \mux4|z[15]~1_combout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  & ((!\mux4|z[11]~3_combout ) # 
// ((!\image_controller|mux3|z[2]~1_combout ) # (\image_controller|mux3|z[2]~62_combout )))) ) ) ) # ( !\mux4|z[16]~0_combout  & ( !\mux4|z[15]~1_combout  ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.datab(!\mux4|z[11]~3_combout ),
	.datac(!\image_controller|mux3|z[2]~62_combout ),
	.datad(!\image_controller|mux3|z[2]~1_combout ),
	.datae(!\mux4|z[16]~0_combout ),
	.dataf(!\mux4|z[15]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~63 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~63 .lut_mask = 64'hFFFF000055450000;
defparam \image_controller|mux3|z[2]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N51
cyclonev_lcell_comb \image_controller|mux3|z[2]~3 (
// Equation(s):
// \image_controller|mux3|z[2]~3_combout  = ( \vga|map|out [7] & ( (!\original~input_o  & (((\vga|map|out [6])))) # (\original~input_o  & (\offset|Add0~29_sumout  & (\offset|Add0~33_sumout ))) ) ) # ( !\vga|map|out [7] & ( (\original~input_o  & 
// (\offset|Add0~29_sumout  & \offset|Add0~33_sumout )) ) )

	.dataa(!\original~input_o ),
	.datab(!\offset|Add0~29_sumout ),
	.datac(!\offset|Add0~33_sumout ),
	.datad(!\vga|map|out [6]),
	.datae(gnd),
	.dataf(!\vga|map|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~3 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~3 .lut_mask = 64'h0101010101AB01AB;
defparam \image_controller|mux3|z[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N54
cyclonev_lcell_comb \image_controller|LessThan7~0 (
// Equation(s):
// \image_controller|LessThan7~0_combout  = ( \vga|map|out [8] & ( (\original~input_o  & (!\offset|Add0~17_sumout  & !\offset|Add0~21_sumout )) ) ) # ( !\vga|map|out [8] & ( (!\original~input_o  & (((!\vga|map|out [9])))) # (\original~input_o  & 
// (!\offset|Add0~17_sumout  & (!\offset|Add0~21_sumout ))) ) )

	.dataa(!\original~input_o ),
	.datab(!\offset|Add0~17_sumout ),
	.datac(!\offset|Add0~21_sumout ),
	.datad(!\vga|map|out [9]),
	.datae(gnd),
	.dataf(!\vga|map|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|LessThan7~0 .extended_lut = "off";
defparam \image_controller|LessThan7~0 .lut_mask = 64'hEA40EA4040404040;
defparam \image_controller|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
cyclonev_lcell_comb \image_controller|mux3|z[2]~64 (
// Equation(s):
// \image_controller|mux3|z[2]~64_combout  = ( \image_controller|mux3|z[2]~3_combout  & ( \image_controller|LessThan7~0_combout  & ( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) ) ) # ( 
// \image_controller|mux3|z[2]~3_combout  & ( !\image_controller|LessThan7~0_combout  & ( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) ) ) # ( !\image_controller|mux3|z[2]~3_combout  & ( 
// !\image_controller|LessThan7~0_combout  & ( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) ) )

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add0~37_sumout ),
	.datae(!\image_controller|mux3|z[2]~3_combout ),
	.dataf(!\image_controller|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~64 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~64 .lut_mask = 64'h0A5F0A5F00000A5F;
defparam \image_controller|mux3|z[2]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \image_controller|mux3|z[2]~65 (
// Equation(s):
// \image_controller|mux3|z[2]~65_combout  = ( \offset|Add0~1_sumout  & ( (!\original~input_o  & (\vga|map|out [16] & (\vga|map|out [14]))) # (\original~input_o  & (((\offset|Add0~9_sumout )))) ) ) # ( !\offset|Add0~1_sumout  & ( (!\original~input_o  & 
// (\vga|map|out [16] & \vga|map|out [14])) ) )

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [16]),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\offset|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~65 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~65 .lut_mask = 64'h0202020202570257;
defparam \image_controller|mux3|z[2]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N54
cyclonev_lcell_comb \image_controller|mux3|z[2]~66 (
// Equation(s):
// \image_controller|mux3|z[2]~66_combout  = ( \mux4|z[15]~1_combout  & ( \image_controller|mux3|z[2]~65_combout  & ( ((\mux4|z[12]~6_combout  & ((\image_controller|mux3|z[2]~64_combout ) # (\mux4|z[11]~3_combout )))) # (\mux4|z[13]~7_combout ) ) ) )

	.dataa(!\mux4|z[12]~6_combout ),
	.datab(!\mux4|z[11]~3_combout ),
	.datac(!\image_controller|mux3|z[2]~64_combout ),
	.datad(!\mux4|z[13]~7_combout ),
	.datae(!\mux4|z[15]~1_combout ),
	.dataf(!\image_controller|mux3|z[2]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~66 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~66 .lut_mask = 64'h00000000000015FF;
defparam \image_controller|mux3|z[2]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \image_controller|mux3|z[6]~82 (
// Equation(s):
// \image_controller|mux3|z[6]~82_combout  = ( \image_controller|mux3|z[2]~63_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[6]~81_combout  & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\image_controller|mux3|z[2]~63_combout  & ( 
// \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[6]~81_combout  & ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) 
// ) ) # ( \image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[6]~81_combout  & ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout ) # ((!\image_controller|mux3|z[6]~81_combout  & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\mux4|z[17]~4_combout ),
	.datac(!\image_controller|mux3|z[6]~81_combout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datae(!\image_controller|mux3|z[2]~63_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~82 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~82 .lut_mask = 64'hFCDCF050F050F050;
defparam \image_controller|mux3|z[6]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \image_controller|Add2~13 (
// Equation(s):
// \image_controller|Add2~13_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [7])) # (\original~input_o  & ((\offset|Add0~33_sumout ))) ) + ( (!\original~input_o  & (\vga|map|out [6])) # (\original~input_o  & ((\offset|Add0~29_sumout ))) ) + ( !VCC ))
// \image_controller|Add2~14  = CARRY(( (!\original~input_o  & (\vga|map|out [7])) # (\original~input_o  & ((\offset|Add0~33_sumout ))) ) + ( (!\original~input_o  & (\vga|map|out [6])) # (\original~input_o  & ((\offset|Add0~29_sumout ))) ) + ( !VCC ))

	.dataa(!\vga|map|out [6]),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [7]),
	.datad(!\offset|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\offset|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~13_sumout ),
	.cout(\image_controller|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~13 .extended_lut = "off";
defparam \image_controller|Add2~13 .lut_mask = 64'h0000BB8800000C3F;
defparam \image_controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N3
cyclonev_lcell_comb \image_controller|Add2~17 (
// Equation(s):
// \image_controller|Add2~17_sumout  = SUM(( VCC ) + ( (!\original~input_o  & (\vga|map|out [8])) # (\original~input_o  & ((\offset|Add0~17_sumout ))) ) + ( \image_controller|Add2~14  ))
// \image_controller|Add2~18  = CARRY(( VCC ) + ( (!\original~input_o  & (\vga|map|out [8])) # (\original~input_o  & ((\offset|Add0~17_sumout ))) ) + ( \image_controller|Add2~14  ))

	.dataa(gnd),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add0~17_sumout ),
	.datag(gnd),
	.cin(\image_controller|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~17_sumout ),
	.cout(\image_controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~17 .extended_lut = "off";
defparam \image_controller|Add2~17 .lut_mask = 64'h0000F3C00000FFFF;
defparam \image_controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \image_controller|Add2~21 (
// Equation(s):
// \image_controller|Add2~21_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [9])) # (\original~input_o  & ((\offset|Add0~21_sumout ))) ) + ( VCC ) + ( \image_controller|Add2~18  ))
// \image_controller|Add2~22  = CARRY(( (!\original~input_o  & (\vga|map|out [9])) # (\original~input_o  & ((\offset|Add0~21_sumout ))) ) + ( VCC ) + ( \image_controller|Add2~18  ))

	.dataa(gnd),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [9]),
	.datad(!\offset|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~21_sumout ),
	.cout(\image_controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~21 .extended_lut = "off";
defparam \image_controller|Add2~21 .lut_mask = 64'h0000000000000C3F;
defparam \image_controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N9
cyclonev_lcell_comb \image_controller|Add2~25 (
// Equation(s):
// \image_controller|Add2~25_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) + ( GND ) + ( \image_controller|Add2~22  ))
// \image_controller|Add2~26  = CARRY(( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) + ( GND ) + ( \image_controller|Add2~22  ))

	.dataa(!\vga|map|out [10]),
	.datab(gnd),
	.datac(!\original~input_o ),
	.datad(!\offset|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~25_sumout ),
	.cout(\image_controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~25 .extended_lut = "off";
defparam \image_controller|Add2~25 .lut_mask = 64'h0000FFFF0000505F;
defparam \image_controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb \image_controller|Add2~29 (
// Equation(s):
// \image_controller|Add2~29_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [11])) # (\original~input_o  & ((\offset|Add0~13_sumout ))) ) + ( VCC ) + ( \image_controller|Add2~26  ))
// \image_controller|Add2~30  = CARRY(( (!\original~input_o  & (\vga|map|out [11])) # (\original~input_o  & ((\offset|Add0~13_sumout ))) ) + ( VCC ) + ( \image_controller|Add2~26  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [11]),
	.datad(!\offset|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~29_sumout ),
	.cout(\image_controller|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~29 .extended_lut = "off";
defparam \image_controller|Add2~29 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N15
cyclonev_lcell_comb \image_controller|Add2~33 (
// Equation(s):
// \image_controller|Add2~33_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [12])) # (\original~input_o  & ((\offset|Add0~41_sumout ))) ) + ( GND ) + ( \image_controller|Add2~30  ))
// \image_controller|Add2~34  = CARRY(( (!\original~input_o  & (\vga|map|out [12])) # (\original~input_o  & ((\offset|Add0~41_sumout ))) ) + ( GND ) + ( \image_controller|Add2~30  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [12]),
	.datac(gnd),
	.datad(!\offset|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~33_sumout ),
	.cout(\image_controller|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~33 .extended_lut = "off";
defparam \image_controller|Add2~33 .lut_mask = 64'h0000FFFF00002277;
defparam \image_controller|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \image_controller|Add2~1 (
// Equation(s):
// \image_controller|Add2~1_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [13])) # (\original~input_o  & ((\offset|Add0~25_sumout ))) ) + ( VCC ) + ( \image_controller|Add2~34  ))
// \image_controller|Add2~2  = CARRY(( (!\original~input_o  & (\vga|map|out [13])) # (\original~input_o  & ((\offset|Add0~25_sumout ))) ) + ( VCC ) + ( \image_controller|Add2~34  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [13]),
	.datac(!\offset|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~1_sumout ),
	.cout(\image_controller|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~1 .extended_lut = "off";
defparam \image_controller|Add2~1 .lut_mask = 64'h0000000000002727;
defparam \image_controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N21
cyclonev_lcell_comb \image_controller|Add2~5 (
// Equation(s):
// \image_controller|Add2~5_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) + ( GND ) + ( \image_controller|Add2~2  ))
// \image_controller|Add2~6  = CARRY(( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) + ( GND ) + ( \image_controller|Add2~2  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~5_sumout ),
	.cout(\image_controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~5 .extended_lut = "off";
defparam \image_controller|Add2~5 .lut_mask = 64'h0000FFFF00000A5F;
defparam \image_controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N41
dffeas \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\image_controller|Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N20
dffeas \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_controller|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \image_controller|Add2~9 (
// Equation(s):
// \image_controller|Add2~9_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [15])) # (\original~input_o  & ((\offset|Add0~5_sumout ))) ) + ( GND ) + ( \image_controller|Add2~6  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [15]),
	.datac(!\offset|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add2~9 .extended_lut = "off";
defparam \image_controller|Add2~9 .lut_mask = 64'h0000FFFF00002727;
defparam \image_controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N33
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\image_controller|Add2~9_sumout  & ( (!\image_controller|Add2~1_sumout  & !\image_controller|Add2~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add2~1_sumout ),
	.datad(!\image_controller|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\image_controller|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'hF000F00000000000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "0000000000000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000007FFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000FFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( !\image_controller|Add2~9_sumout  & ( (\image_controller|Add2~1_sumout  & !\image_controller|Add2~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add2~1_sumout ),
	.datad(!\image_controller|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\image_controller|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h0F000F0000000000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "3FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000003000FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000018003FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000C000FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "C00000000000000000000000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N57
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( !\image_controller|Add2~9_sumout  & ( (!\image_controller|Add2~1_sumout  & \image_controller|Add2~5_sumout ) ) )

	.dataa(!\image_controller|Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\image_controller|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h00AA00AA00000000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( !\image_controller|Add2~9_sumout  & ( (\image_controller|Add2~1_sumout  & \image_controller|Add2~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add2~1_sumout ),
	.datad(!\image_controller|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\image_controller|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h000F000F00000000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE1C000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFDFFFFFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFE0000000000FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFF40000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE000000000007FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "FFC000000000007FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000003FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000001FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF8000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N39
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout )))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ))))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ))))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ))))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N26
dffeas \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_controller|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \image_controller|LessThan7~2 (
// Equation(s):
// \image_controller|LessThan7~2_combout  = ( \offset|Add0~25_sumout  & ( (!\original~input_o  & (\vga|map|out [12] & ((\vga|map|out [13])))) # (\original~input_o  & (((\offset|Add0~41_sumout )))) ) ) # ( !\offset|Add0~25_sumout  & ( (\vga|map|out [12] & 
// (!\original~input_o  & \vga|map|out [13])) ) )

	.dataa(!\vga|map|out [12]),
	.datab(!\original~input_o ),
	.datac(!\offset|Add0~41_sumout ),
	.datad(!\vga|map|out [13]),
	.datae(gnd),
	.dataf(!\offset|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|LessThan7~2 .extended_lut = "off";
defparam \image_controller|LessThan7~2 .lut_mask = 64'h0044004403470347;
defparam \image_controller|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \image_controller|LessThan7~4 (
// Equation(s):
// \image_controller|LessThan7~4_combout  = ( \mux4|z[10]~5_combout  & ( \mux4|z[11]~3_combout  & ( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) ) ) # ( !\mux4|z[10]~5_combout  & ( \mux4|z[11]~3_combout  & 
// ( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) ) ) # ( \mux4|z[10]~5_combout  & ( !\mux4|z[11]~3_combout  & ( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout 
// ))) ) ) ) # ( !\mux4|z[10]~5_combout  & ( !\mux4|z[11]~3_combout  & ( (!\image_controller|LessThan7~0_combout  & ((!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))))) ) ) )

	.dataa(!\vga|map|out [14]),
	.datab(!\original~input_o ),
	.datac(!\offset|Add0~9_sumout ),
	.datad(!\image_controller|LessThan7~0_combout ),
	.datae(!\mux4|z[10]~5_combout ),
	.dataf(!\mux4|z[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|LessThan7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|LessThan7~4 .extended_lut = "off";
defparam \image_controller|LessThan7~4 .lut_mask = 64'h4700474747474747;
defparam \image_controller|LessThan7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N24
cyclonev_lcell_comb \image_controller|mux3|z[2]~75 (
// Equation(s):
// \image_controller|mux3|z[2]~75_combout  = ( !\mux4|z[15]~1_combout  & ( \image_controller|LessThan7~4_combout  & ( (!\image_controller|LessThan7~2_combout  & ((!\original~input_o  & ((!\vga|map|out [16]))) # (\original~input_o  & (!\offset|Add0~1_sumout 
// )))) ) ) ) # ( !\mux4|z[15]~1_combout  & ( !\image_controller|LessThan7~4_combout  & ( (!\original~input_o  & ((!\vga|map|out [16]))) # (\original~input_o  & (!\offset|Add0~1_sumout )) ) ) )

	.dataa(!\offset|Add0~1_sumout ),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [16]),
	.datad(!\image_controller|LessThan7~2_combout ),
	.datae(!\mux4|z[15]~1_combout ),
	.dataf(!\image_controller|LessThan7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~75 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~75 .lut_mask = 64'hE2E20000E2000000;
defparam \image_controller|mux3|z[2]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N30
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( !\image_controller|Add2~5_sumout  & ( (!\image_controller|Add2~1_sumout  & \image_controller|Add2~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add2~1_sumout ),
	.datad(!\image_controller|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\image_controller|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h00F000F000000000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE1FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFF00FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFE03FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE01FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE007FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFE001FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFC003FFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFE0001FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFF00007FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF00003FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFF800001FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFC000000FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFC0000007FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N54
cyclonev_lcell_comb \image_controller|mux3|z[6]~83 (
// Equation(s):
// \image_controller|mux3|z[6]~83_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~83 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~83 .lut_mask = 64'h0000000020202020;
defparam \image_controller|mux3|z[6]~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N54
cyclonev_lcell_comb \image_controller|mux3|z[6]~84 (
// Equation(s):
// \image_controller|mux3|z[6]~84_combout  = ( \image_controller|mux3|z[6]~83_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout ) # (\image_controller|mux3|z[2]~75_combout ) ) ) ) # ( !\image_controller|mux3|z[6]~83_combout  & 
// ( \image_controller|mux3|z[2]~66_combout  & ( (\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & ((!\mux4|z[17]~4_combout ) # 
// (\image_controller|mux3|z[2]~75_combout )))) ) ) ) # ( \image_controller|mux3|z[6]~83_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (\mux4|z[17]~4_combout  & \image_controller|mux3|z[2]~75_combout ) ) ) ) # ( 
// !\image_controller|mux3|z[6]~83_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & (\mux4|z[17]~4_combout  & 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & \image_controller|mux3|z[2]~75_combout ))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datab(!\mux4|z[17]~4_combout ),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|mux3|z[2]~75_combout ),
	.datae(!\image_controller|mux3|z[6]~83_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~84 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~84 .lut_mask = 64'h001000334050CCFF;
defparam \image_controller|mux3|z[6]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N30
cyclonev_lcell_comb \image_controller|Add1~34 (
// Equation(s):
// \image_controller|Add1~34_cout  = CARRY(( (!\original~input_o  & (\vga|map|out [7])) # (\original~input_o  & ((\offset|Add0~33_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\original~input_o ),
	.datac(!\vga|map|out [7]),
	.datad(!\offset|Add0~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\image_controller|Add1~34_cout ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~34 .extended_lut = "off";
defparam \image_controller|Add1~34 .lut_mask = 64'h0000000000000C3F;
defparam \image_controller|Add1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N33
cyclonev_lcell_comb \image_controller|Add1~13 (
// Equation(s):
// \image_controller|Add1~13_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [8])) # (\original~input_o  & ((\offset|Add0~17_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~34_cout  ))
// \image_controller|Add1~14  = CARRY(( (!\original~input_o  & (\vga|map|out [8])) # (\original~input_o  & ((\offset|Add0~17_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~34_cout  ))

	.dataa(!\vga|map|out [8]),
	.datab(!\original~input_o ),
	.datac(gnd),
	.datad(!\offset|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~13_sumout ),
	.cout(\image_controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~13 .extended_lut = "off";
defparam \image_controller|Add1~13 .lut_mask = 64'h0000000000004477;
defparam \image_controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N36
cyclonev_lcell_comb \image_controller|Add1~17 (
// Equation(s):
// \image_controller|Add1~17_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [9])) # (\original~input_o  & ((\offset|Add0~21_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~14  ))
// \image_controller|Add1~18  = CARRY(( (!\original~input_o  & (\vga|map|out [9])) # (\original~input_o  & ((\offset|Add0~21_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~14  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [9]),
	.datac(gnd),
	.datad(!\offset|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~17_sumout ),
	.cout(\image_controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~17 .extended_lut = "off";
defparam \image_controller|Add1~17 .lut_mask = 64'h0000000000002277;
defparam \image_controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N39
cyclonev_lcell_comb \image_controller|Add1~21 (
// Equation(s):
// \image_controller|Add1~21_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~18  ))
// \image_controller|Add1~22  = CARRY(( (!\original~input_o  & (\vga|map|out [10])) # (\original~input_o  & ((\offset|Add0~37_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~18  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~21_sumout ),
	.cout(\image_controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~21 .extended_lut = "off";
defparam \image_controller|Add1~21 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N42
cyclonev_lcell_comb \image_controller|Add1~25 (
// Equation(s):
// \image_controller|Add1~25_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [11])) # (\original~input_o  & ((\offset|Add0~13_sumout ))) ) + ( GND ) + ( \image_controller|Add1~22  ))
// \image_controller|Add1~26  = CARRY(( (!\original~input_o  & (\vga|map|out [11])) # (\original~input_o  & ((\offset|Add0~13_sumout ))) ) + ( GND ) + ( \image_controller|Add1~22  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [11]),
	.datad(!\offset|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~25_sumout ),
	.cout(\image_controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~25 .extended_lut = "off";
defparam \image_controller|Add1~25 .lut_mask = 64'h0000FFFF00000A5F;
defparam \image_controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N45
cyclonev_lcell_comb \image_controller|Add1~29 (
// Equation(s):
// \image_controller|Add1~29_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [12])) # (\original~input_o  & ((\offset|Add0~41_sumout ))) ) + ( GND ) + ( \image_controller|Add1~26  ))
// \image_controller|Add1~30  = CARRY(( (!\original~input_o  & (\vga|map|out [12])) # (\original~input_o  & ((\offset|Add0~41_sumout ))) ) + ( GND ) + ( \image_controller|Add1~26  ))

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [12]),
	.datac(gnd),
	.datad(!\offset|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~29_sumout ),
	.cout(\image_controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~29 .extended_lut = "off";
defparam \image_controller|Add1~29 .lut_mask = 64'h0000FFFF00002277;
defparam \image_controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N48
cyclonev_lcell_comb \image_controller|Add1~1 (
// Equation(s):
// \image_controller|Add1~1_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [13])) # (\original~input_o  & ((\offset|Add0~25_sumout ))) ) + ( GND ) + ( \image_controller|Add1~30  ))
// \image_controller|Add1~2  = CARRY(( (!\original~input_o  & (\vga|map|out [13])) # (\original~input_o  & ((\offset|Add0~25_sumout ))) ) + ( GND ) + ( \image_controller|Add1~30  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [13]),
	.datad(!\offset|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~1_sumout ),
	.cout(\image_controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~1 .extended_lut = "off";
defparam \image_controller|Add1~1 .lut_mask = 64'h0000FFFF00000A5F;
defparam \image_controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N51
cyclonev_lcell_comb \image_controller|Add1~5 (
// Equation(s):
// \image_controller|Add1~5_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~2  ))
// \image_controller|Add1~6  = CARRY(( (!\original~input_o  & (\vga|map|out [14])) # (\original~input_o  & ((\offset|Add0~9_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~2  ))

	.dataa(!\original~input_o ),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~5_sumout ),
	.cout(\image_controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~5 .extended_lut = "off";
defparam \image_controller|Add1~5 .lut_mask = 64'h0000000000000A5F;
defparam \image_controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N54
cyclonev_lcell_comb \image_controller|Add1~9 (
// Equation(s):
// \image_controller|Add1~9_sumout  = SUM(( (!\original~input_o  & (\vga|map|out [15])) # (\original~input_o  & ((\offset|Add0~5_sumout ))) ) + ( VCC ) + ( \image_controller|Add1~6  ))

	.dataa(!\vga|map|out [15]),
	.datab(!\original~input_o ),
	.datac(!\offset|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_controller|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|Add1~9 .extended_lut = "off";
defparam \image_controller|Add1~9 .lut_mask = 64'h0000000000004747;
defparam \image_controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N18
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3] = ( !\image_controller|Add1~9_sumout  & ( !\image_controller|Add1~1_sumout  & ( \image_controller|Add1~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\image_controller|Add1~9_sumout ),
	.dataf(!\image_controller|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .lut_mask = 64'h0F0F000000000000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y35_N51
cyclonev_lcell_comb \mux4|z[7]~8_wirecell (
// Equation(s):
// \mux4|z[7]~8_wirecell_combout  = ( !\mux4|z[7]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux4|z[7]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[7]~8_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[7]~8_wirecell .extended_lut = "off";
defparam \mux4|z[7]~8_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \mux4|z[7]~8_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFF00000000000000000000000000007FFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF8000007FFFFFFFC00000000000000000000000000003FFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFF800000000000000000000000000000FFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFF0000000000000000000000000000003FF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF0000003FFFFFFC0000000000000000000000000000001FF800000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "0007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFF0000003FFFFFF00000000000000000000000000000000FFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFE000000000000000000000000000000003FC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFC000000000000000000000000000000001FC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE0000001FFFFF80000000000000000000000000000000007E000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFE00000000000000000000000000000000003E000000000000000000003FFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE0000001FFFFC00000000000000000000000000000000001F000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC0000001FFFFC000000000000000000000000000000000007C00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFF0000000000000000000000000000000000003E00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFE0000000000000000000000000000000000001F00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFFC0000000000000000000000000000000000000780000000000000000001FFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "FFFFFDFFFF80000001FFFC00000000000000000000000000000000000007E0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FFF000000000000000000000000000000000000001FC7E0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003DFE000000000000000000000000000000000000000FFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFE0000000000000000000000000000000000000007FFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEFFFF00000003FF80000000000000000000000000000000000000003FFFC0000000000000003F3FFFFFFFFFFFFFFFFFFFFFFEFFFF00";
// synopsys translate_on

// Location: FF_X25_Y36_N26
dffeas \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\image_controller|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y36_N11
dffeas \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\image_controller|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N3
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3] = ( !\image_controller|Add1~9_sumout  & ( !\image_controller|Add1~5_sumout  & ( \image_controller|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add1~1_sumout ),
	.datae(!\image_controller|Add1~9_sumout ),
	.dataf(!\image_controller|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .lut_mask = 64'h00FF000000000000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "000003FF80000000000000000000000000000000000000000FFFE0000000000000003E3FFFFFFFFFFFFFFFFFFFFFFFFFFF20000007FF000000000000000000000000000000000000000007FFF0000000000000001F0FFFFFFFFFFFFFFFFFFFFFFFFFFF20000007FE000000000000000000000000000000000000000003FFF0000000000000001F87FFFFFFFFFFFFFFFFFFFFFFFFFF000000037E000000000000000000000000000000000000000001FFF8000000000000003F817FFFFFFFFFFFFFFFFFFFFF7FFE40000007FC000000000000000000000000000000000000000001FFF8000000000000021F003FFFFFFFFFFFFFFFFFFFFF7FFE40000007F80000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "000000000000000000000000000000000000007FFE000000000000030E001FFFFFFFFFFFFFFFFFFFFFFFFE40000007F00000000000000000000000000000000000000000003FFF0000000000000386181FFFFFFFFFFFFFFFFFFFFFFFFE40000007E00000000000000000000000000000000000000000003FFFF0000000000007C07E1FFFFFFFFFFFFFFFFFFFFFFFFE80000007E00000000000000000000000000000000000000000000FFFF000000006000FE0FE0FFFFFFFFFFFFFFFFFFFFFFFFC80000007C000000000000000000000000000000000000000000007FFF000000006001FFDFF03FFFFFFFFFFFFFFFFFFFFBFFC80000007C00000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "0000000000000000000000000007FFF000000007001FFFFF82FFFFFFFFFFFFFFFFFFFFFFFC800000058000000000000000000000000000000000000000000003FFF000000007001FFFFF807FFFFFFFFFFFFFFFFFFFFFFC000000010000000000000000000000000000000000000000000001FFFC00000002001FFFFFC07FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000FFFFC0200002001FFFFFE03FFFFFFFFFFFFFFFFFFFFFFC0000000200000000000000000000000000000000000000000000007FFFC0F80000001FFFFFE07FFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000007FFFC0FCF000003FFFFFE03FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000003FFF83FFF802003FFFFFF03FFFFFFFFFFFFFFFFFFFDFF80000000000000000000000000000000000000000000000000000000FFFFCFFF80701FFFFFFF1BFFFFFFFFFFFFFFFFFFFDFF80000000000000000000000000000000000000000000000000000000FF7FFFFFC0F0FFFFFFFF0DFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000007F7FFFFFF9E1FFFFFFFF0CFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N27
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3] = ( !\image_controller|Add1~9_sumout  & ( !\image_controller|Add1~1_sumout  & ( !\image_controller|Add1~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add1~5_sumout ),
	.datae(!\image_controller|Add1~9_sumout ),
	.dataf(!\image_controller|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .lut_mask = 64'hFF00000000000000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "000007FFFFFFFFDC3FFFFFFFF04FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000001FFFFFFFFDC3FFFFFFFF007FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000001FFFFFFFFFC7FFFFFFFF007FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFEFF8000000000000000000000000000000000000000000000000000000003FFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFEFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF0017FFFFFFFFFFFFFFFFFEFF0000000000000000000000000000000000000000000000000000000001CFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFEFF0000000000000000000000000000000000000000000000000000000001CFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000005FFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "E000007FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFF0000007FFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFC0C8003FFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFE001F3FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFC000C0FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N6
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3] = ( !\image_controller|Add1~9_sumout  & ( \image_controller|Add1~5_sumout  & ( \image_controller|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\image_controller|Add1~9_sumout ),
	.dataf(!\image_controller|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .lut_mask = 64'h000000000F0F0000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000001FFFFFFEFFFFFFFFFFFFFFF7FFFFFFFFE00007FFFFFFFFFFFFFFFFFFFF3FBFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFC00000007FFFFFFFFF8008000000000000000000000001FFFFFFF7FFFFFFFFFFFFFFBFFFFFFFFC00007FFFFFFFFFFFFFFFF80000000001FFFFFFFFE008000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFF80000000000007FFFFFFFC10000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFF00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000007FFFFFFF30000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF800007FFFFFFFFFFFFFC0000000000000000FFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFC000000000000000000FFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFF00000000000000000001FFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF000007FFFFFFFFFFF8000000000000000000003FFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFE0000000000000000000000F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "FFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFE000007FFFFFFFFFF800000000000000000000003FFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFE0000000000000000000000007FFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFF00000000000000000000000001FFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFC00000FFFFFFFFFE000000000000000000000000007FFFC0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFC000000000000000000000000001FFFE000000";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N3
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])) # (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout )))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout  & 
// ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout  & (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout )))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N23
dffeas \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\image_controller|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y36_N15
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  = ( \image_controller|Add1~9_sumout  & ( !\image_controller|Add1~5_sumout  & ( !\image_controller|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\image_controller|Add1~1_sumout ),
	.datae(!\image_controller|Add1~9_sumout ),
	.dataf(!\image_controller|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .lut_mask = 64'h0000FF0000000000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000003FFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFEFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N54
cyclonev_lcell_comb \image_controller|mux3|z[6]~79 (
// Equation(s):
// \image_controller|mux3|z[6]~79_combout  = ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(gnd),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~79 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~79 .lut_mask = 64'h0000000000CC0000;
defparam \image_controller|mux3|z[6]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N42
cyclonev_lcell_comb \image_controller|mux3|z[6]~80 (
// Equation(s):
// \image_controller|mux3|z[6]~80_combout  = ( !\image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout  & (((\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & 
// !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2])) # (\image_controller|mux3|z[6]~79_combout ))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|mux3|z[6]~79_combout ),
	.datad(!\mux4|z[17]~4_combout ),
	.datae(!\image_controller|mux3|z[2]~63_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~80 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~80 .lut_mask = 64'h4F00000000000000;
defparam \image_controller|mux3|z[6]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N33
cyclonev_lcell_comb \image_controller|mux3|z[2]~100 (
// Equation(s):
// \image_controller|mux3|z[2]~100_combout  = ( !\vga|map|out [10] & ( (!\vga|map|out [8] & (!\vga|map|out [9] & !\vga|map|out [7])) ) )

	.dataa(!\vga|map|out [8]),
	.datab(gnd),
	.datac(!\vga|map|out [9]),
	.datad(!\vga|map|out [7]),
	.datae(gnd),
	.dataf(!\vga|map|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~100 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~100 .lut_mask = 64'hA000A00000000000;
defparam \image_controller|mux3|z[2]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N42
cyclonev_lcell_comb \image_controller|mux3|z[2]~67 (
// Equation(s):
// \image_controller|mux3|z[2]~67_combout  = ( \offset|Add0~37_sumout  & ( \image_controller|mux3|z[2]~100_combout  & ( !\original~input_o  ) ) ) # ( !\offset|Add0~37_sumout  & ( \image_controller|mux3|z[2]~100_combout  & ( (!\original~input_o ) # 
// ((!\offset|Add0~21_sumout  & (!\offset|Add0~33_sumout  & !\offset|Add0~17_sumout ))) ) ) ) # ( !\offset|Add0~37_sumout  & ( !\image_controller|mux3|z[2]~100_combout  & ( (\original~input_o  & (!\offset|Add0~21_sumout  & (!\offset|Add0~33_sumout  & 
// !\offset|Add0~17_sumout ))) ) ) )

	.dataa(!\original~input_o ),
	.datab(!\offset|Add0~21_sumout ),
	.datac(!\offset|Add0~33_sumout ),
	.datad(!\offset|Add0~17_sumout ),
	.datae(!\offset|Add0~37_sumout ),
	.dataf(!\image_controller|mux3|z[2]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~67 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~67 .lut_mask = 64'h40000000EAAAAAAA;
defparam \image_controller|mux3|z[2]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N12
cyclonev_lcell_comb \image_controller|mux3|z[2]~68 (
// Equation(s):
// \image_controller|mux3|z[2]~68_combout  = ( \mux4|z[14]~2_combout  & ( \image_controller|mux3|z[2]~67_combout  & ( \mux4|z[16]~0_combout  ) ) ) # ( !\mux4|z[14]~2_combout  & ( \image_controller|mux3|z[2]~67_combout  & ( (\mux4|z[15]~1_combout  & 
// \mux4|z[16]~0_combout ) ) ) ) # ( \mux4|z[14]~2_combout  & ( !\image_controller|mux3|z[2]~67_combout  & ( \mux4|z[16]~0_combout  ) ) ) # ( !\mux4|z[14]~2_combout  & ( !\image_controller|mux3|z[2]~67_combout  & ( (\mux4|z[16]~0_combout  & 
// (((\mux4|z[11]~3_combout  & \image_controller|LessThan7~2_combout )) # (\mux4|z[15]~1_combout ))) ) ) )

	.dataa(!\mux4|z[11]~3_combout ),
	.datab(!\image_controller|LessThan7~2_combout ),
	.datac(!\mux4|z[15]~1_combout ),
	.datad(!\mux4|z[16]~0_combout ),
	.datae(!\mux4|z[14]~2_combout ),
	.dataf(!\image_controller|mux3|z[2]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~68 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~68 .lut_mask = 64'h001F00FF000F00FF;
defparam \image_controller|mux3|z[2]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
cyclonev_lcell_comb \image_controller|mux3|z[0]~70 (
// Equation(s):
// \image_controller|mux3|z[0]~70_combout  = ( !\image_controller|mux3|z[2]~68_combout  & ( (!\mux4|z[17]~4_combout  & (!\image_controller|mux3|z[2]~63_combout  & !\image_controller|mux3|z[2]~66_combout )) ) )

	.dataa(gnd),
	.datab(!\mux4|z[17]~4_combout ),
	.datac(!\image_controller|mux3|z[2]~63_combout ),
	.datad(!\image_controller|mux3|z[2]~66_combout ),
	.datae(gnd),
	.dataf(!\image_controller|mux3|z[2]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~70 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~70 .lut_mask = 64'hC000C00000000000;
defparam \image_controller|mux3|z[0]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N33
cyclonev_lcell_comb \image_controller|mux3|z[0]~69 (
// Equation(s):
// \image_controller|mux3|z[0]~69_combout  = ( \image_controller|mux3|z[2]~68_combout  & ( (!\image_controller|mux3|z[2]~66_combout  & !\mux4|z[17]~4_combout ) ) ) # ( !\image_controller|mux3|z[2]~68_combout  & ( (!\image_controller|mux3|z[2]~66_combout  & 
// (!\mux4|z[17]~4_combout  & \image_controller|mux3|z[2]~63_combout )) ) )

	.dataa(!\image_controller|mux3|z[2]~66_combout ),
	.datab(gnd),
	.datac(!\mux4|z[17]~4_combout ),
	.datad(!\image_controller|mux3|z[2]~63_combout ),
	.datae(gnd),
	.dataf(!\image_controller|mux3|z[2]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~69 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~69 .lut_mask = 64'h00A000A0A0A0A0A0;
defparam \image_controller|mux3|z[0]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N24
cyclonev_lcell_comb \image_controller|mux3|z[6]~85 (
// Equation(s):
// \image_controller|mux3|z[6]~85_combout  = ( \image_controller|mux3|z[0]~70_combout  & ( \image_controller|mux3|z[0]~69_combout  & ( (!\image_controller|mux3|z[6]~53_combout  & (\image_controller|mux3|z[6]~82_combout  & 
// (!\image_controller|mux3|z[6]~84_combout  & !\image_controller|mux3|z[6]~80_combout ))) ) ) ) # ( !\image_controller|mux3|z[0]~70_combout  & ( \image_controller|mux3|z[0]~69_combout  & ( (\image_controller|mux3|z[6]~82_combout  & 
// (!\image_controller|mux3|z[6]~84_combout  & !\image_controller|mux3|z[6]~80_combout )) ) ) ) # ( \image_controller|mux3|z[0]~70_combout  & ( !\image_controller|mux3|z[0]~69_combout  & ( (!\image_controller|mux3|z[6]~53_combout  & 
// !\image_controller|mux3|z[6]~84_combout ) ) ) ) # ( !\image_controller|mux3|z[0]~70_combout  & ( !\image_controller|mux3|z[0]~69_combout  & ( !\image_controller|mux3|z[6]~84_combout  ) ) )

	.dataa(!\image_controller|mux3|z[6]~53_combout ),
	.datab(!\image_controller|mux3|z[6]~82_combout ),
	.datac(!\image_controller|mux3|z[6]~84_combout ),
	.datad(!\image_controller|mux3|z[6]~80_combout ),
	.datae(!\image_controller|mux3|z[0]~70_combout ),
	.dataf(!\image_controller|mux3|z[0]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~85 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~85 .lut_mask = 64'hF0F0A0A030002000;
defparam \image_controller|mux3|z[6]~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N45
cyclonev_lcell_comb \CPU|rf|rf~11 (
// Equation(s):
// \CPU|rf|rf~11_combout  = ( \CPU|alu|mux0|mux2|z[6]~38_combout  & ( \image_controller|mux3|z[6]~85_combout  & ( (\reset~input_o  & ((!\mem_read~combout ) # ((!\comb~12_combout  & \mux1|z[9]~1_combout )))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[6]~38_combout  & ( 
// \image_controller|mux3|z[6]~85_combout  & ( (\reset~input_o  & (!\comb~12_combout  & (\mux1|z[9]~1_combout  & \mem_read~combout ))) ) ) ) # ( \CPU|alu|mux0|mux2|z[6]~38_combout  & ( !\image_controller|mux3|z[6]~85_combout  & ( (\reset~input_o  & 
// (((!\mem_read~combout ) # (\mux1|z[9]~1_combout )) # (\comb~12_combout ))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[6]~38_combout  & ( !\image_controller|mux3|z[6]~85_combout  & ( (\reset~input_o  & (\mem_read~combout  & ((\mux1|z[9]~1_combout ) # 
// (\comb~12_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\comb~12_combout ),
	.datac(!\mux1|z[9]~1_combout ),
	.datad(!\mem_read~combout ),
	.datae(!\CPU|alu|mux0|mux2|z[6]~38_combout ),
	.dataf(!\image_controller|mux3|z[6]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~11 .extended_lut = "off";
defparam \CPU|rf|rf~11 .lut_mask = 64'h0015551500045504;
defparam \CPU|rf|rf~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N39
cyclonev_lcell_comb \CPU|rf|rf[4][6]~feeder (
// Equation(s):
// \CPU|rf|rf[4][6]~feeder_combout  = ( \CPU|rf|rf~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[4][6]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y23_N41
dffeas \CPU|rf|rf[4][6] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][6] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N33
cyclonev_lcell_comb \CPU|mux3|z[6]~55 (
// Equation(s):
// \CPU|mux3|z[6]~55_combout  = ( \CPU|rf|rf[6][6]~q  & ( \CPU|rf|rf[7][6]~q  & ( ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][6]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[5][6]~q )))) # (\CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( 
// !\CPU|rf|rf[6][6]~q  & ( \CPU|rf|rf[7][6]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][6]~q  & ((!\CPU|mux_reg1|z[1]~0_combout )))) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[5][6]~q )))) ) ) ) # ( 
// \CPU|rf|rf[6][6]~q  & ( !\CPU|rf|rf[7][6]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[4][6]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[5][6]~q  & !\CPU|mux_reg1|z[1]~0_combout )))) ) ) ) # ( 
// !\CPU|rf|rf[6][6]~q  & ( !\CPU|rf|rf[7][6]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][6]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[5][6]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[4][6]~q ),
	.datab(!\CPU|rf|rf[5][6]~q ),
	.datac(!\CPU|mux_reg1|z[0]~1_combout ),
	.datad(!\CPU|mux_reg1|z[1]~0_combout ),
	.datae(!\CPU|rf|rf[6][6]~q ),
	.dataf(!\CPU|rf|rf[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[6]~55 .extended_lut = "off";
defparam \CPU|mux3|z[6]~55 .lut_mask = 64'h530053F0530F53FF;
defparam \CPU|mux3|z[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N45
cyclonev_lcell_comb \CPU|mux3|z[6]~56 (
// Equation(s):
// \CPU|mux3|z[6]~56_combout  = ( \CPU|rf|rf[10][6]~q  & ( !\im|Mux12~3_combout  & ( (!\im|Mux10~5_combout  & (!\mem_read~0_combout  & ((\im|Mux11~3_combout ) # (\CPU|rf|rf[8][6]~q )))) ) ) ) # ( !\CPU|rf|rf[10][6]~q  & ( !\im|Mux12~3_combout  & ( 
// (!\im|Mux10~5_combout  & (\CPU|rf|rf[8][6]~q  & (!\im|Mux11~3_combout  & !\mem_read~0_combout ))) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\CPU|rf|rf[8][6]~q ),
	.datac(!\im|Mux11~3_combout ),
	.datad(!\mem_read~0_combout ),
	.datae(!\CPU|rf|rf[10][6]~q ),
	.dataf(!\im|Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[6]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[6]~56 .extended_lut = "off";
defparam \CPU|mux3|z[6]~56 .lut_mask = 64'h20002A0000000000;
defparam \CPU|mux3|z[6]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N33
cyclonev_lcell_comb \CPU|mux3|z[6]~57 (
// Equation(s):
// \CPU|mux3|z[6]~57_combout  = ( \CPU|mux3|z[7]~5_combout  & ( \CPU|mux3|z[6]~56_combout  & ( (!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout  & !\CPU|mux3|z[7]~3_combout ) ) ) ) # ( !\CPU|mux3|z[7]~5_combout  & ( \CPU|mux3|z[6]~56_combout  & ( 
// (!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout  & !\CPU|mux3|z[7]~3_combout ) ) ) ) # ( \CPU|mux3|z[7]~5_combout  & ( !\CPU|mux3|z[6]~56_combout  & ( (!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ) # (\CPU|mux3|z[7]~3_combout ) ) ) ) # ( 
// !\CPU|mux3|z[7]~5_combout  & ( !\CPU|mux3|z[6]~56_combout  & ( (!\CPU|mux3|z[7]~3_combout  & (((!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout )))) # (\CPU|mux3|z[7]~3_combout  & ((!\CPU|rf|rf[9][6]~q ) # ((!\CPU|mux3|z[7]~6_combout )))) ) ) )

	.dataa(!\CPU|rf|rf[9][6]~q ),
	.datab(!\CPU|mux3|z[7]~6_combout ),
	.datac(!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[7]~5_combout ),
	.dataf(!\CPU|mux3|z[6]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[6]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[6]~57 .extended_lut = "off";
defparam \CPU|mux3|z[6]~57 .lut_mask = 64'hF0EEF0FFF000F000;
defparam \CPU|mux3|z[6]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N9
cyclonev_lcell_comb \CPU|mux3|z[6]~54 (
// Equation(s):
// \CPU|mux3|z[6]~54_combout  = ( \CPU|rf|rf[0][6]~q  & ( \CPU|rf|rf[2][6]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # ((!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][6]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[3][6]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[0][6]~q  & ( \CPU|rf|rf[2][6]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][6]~q  & ((\CPU|mux_reg1|z[0]~1_combout )))) # (\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[3][6]~q )))) ) ) ) # ( 
// \CPU|rf|rf[0][6]~q  & ( !\CPU|rf|rf[2][6]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout )) # (\CPU|rf|rf[1][6]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|rf|rf[3][6]~q  & \CPU|mux_reg1|z[0]~1_combout )))) ) ) ) # ( 
// !\CPU|rf|rf[0][6]~q  & ( !\CPU|rf|rf[2][6]~q  & ( (\CPU|mux_reg1|z[0]~1_combout  & ((!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][6]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[3][6]~q ))))) ) ) )

	.dataa(!\CPU|mux_reg1|z[1]~0_combout ),
	.datab(!\CPU|rf|rf[1][6]~q ),
	.datac(!\CPU|rf|rf[3][6]~q ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|rf|rf[0][6]~q ),
	.dataf(!\CPU|rf|rf[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[6]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[6]~54 .extended_lut = "off";
defparam \CPU|mux3|z[6]~54 .lut_mask = 64'h0027AA275527FF27;
defparam \CPU|mux3|z[6]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N0
cyclonev_lcell_comb \CPU|mux3|z[6]~58 (
// Equation(s):
// \CPU|mux3|z[6]~58_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[6]~54_combout  & ( (!\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout ) # ((\CPU|mux3|z[6]~55_combout )))) # (\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[6]~57_combout 
// )))) ) ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[6]~54_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[6]~55_combout ))) # (\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[6]~57_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[7]~3_combout ),
	.datab(!\CPU|mux3|z[6]~55_combout ),
	.datac(!\CPU|mux3|z[6]~57_combout ),
	.datad(!\CPU|mux3|z[7]~0_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux3|z[6]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[6]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[6]~58 .extended_lut = "off";
defparam \CPU|mux3|z[6]~58 .lut_mask = 64'h11F00000BBF00000;
defparam \CPU|mux3|z[6]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[4]~32 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[4]~32_combout  = ( \CPU|alu|arithmetic|mul|s [4] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) # ( !\CPU|alu|arithmetic|mul|s [4] & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ))))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[4]~32 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[4]~32 .lut_mask = 64'h4C804C807FB37FB3;
defparam \CPU|alu|mux0|mux2|z[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N57
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[4]~34 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[4]~34_combout  = ( !\CPU|alu|mux0|mux2|z[13]~7_combout  & ( \CPU|alu|mux0|mux2|z[4]~32_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[4]~34 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[4]~34 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|alu|mux0|mux2|z[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FDFBFBF6FFFFFFFFFFFFFFFFF80000000000000007FFFFFFFFFFF80000001FFFFFFFE00000007FF7ADFF3F4000000000000FFDFFFBF6FFFFFFFFFFFFFFFF9C0000000000000001FFFFFFFFFFFC0000000FFFFFFFF00000003FFFAEFFFFA000000000000FF5FDFBFBFFFFFFFFFFFFFFFF0C00000000000000007FFFFFFFFFFE00000007FFFFFFF000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00007FFFEEFFFFD000000000001FF5FFFBFBFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFF00000007FFFFFFF80000003FFFEF7FFFF000000000001FF7FFF7FBFFFFFFFFFFFFFFFF0800000000000000000FFFFFFFFFFF00000003FFFFFFF80000001FFF6F7FFFF000000000001FF6FFEFE7FFFFFFFFFFFFFFFF0C000000000000000007FFFFFFFFFF80000003FFFFFFF80000001FFF6EFFFFFC00000000001FF6FFEFEDFFFFFFFFFFFFFFFF8E000000000000000003FFFFFFFFFF80000001FFFFFEFC0300001FFFEEFFFFFC00000000000FF6FFEFFDFFFFFBFFFFFFFFFFFE000020000000000001FFFFFFFFFFC0000000FFFFFFFF0310001FFFEFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "FFFD00000000000FF6FFEFFDFFFFFFFFFFFFFFFFFF000000000000000000FFFFFFFFFFE0000000FBFFF3BD8010000FFE7FFFFFFE00000000000FF6FFFFF5FFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFF000000065FE8BBD8018000FFE3FFC7FFFC0000000001FF6FFFFF5FFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFF00000007FFFFFBF4000000FFFFFB7FFFFA0000000001FF6FFFFF7FFFFFFFFFFFFFFFFFF0000000000000000000FFFFFFFFFF80000005FFFFFAB00000007FEFF5FEFFFE0000000000FFEFFFFFBFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFF80000003FFF5FB700000007FDFFFFEFFFF0000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "000FFEFF9FFFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFFFFFFC0000003FFFBFF780000007FFFFFFFFFFF8000000000FF6FFBFFBFFFFFFFFFFFFFFFFFE00000000000000000001FFFFFFFFFE0000001FFFFFF780000003FFFEFFEFFFF8000000001FFEFFFFF9FFBFFFFFFFFFFFBFFE00000000000000000000FFFFFFFFFE0000001FFFF3EF88800003FFFFFFFFFFF8000000000FF6FFFFFFFFFFFFFFFFFFFFFFFE000000800000000000007FFFFFFFFF0000000FFFFFF78DE00003FFFFFFF7FFFC000000000FFEFFDFFDFDFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFF0000000FFFFFFF7FC00003FFFDFFF7FFFE000000001FFFFFDFFC";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "FF8000001FFFFFFEF000003FFFFFF7FFFE08000000FFFF9FFFFFBFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFF8000001FFFFFFF3050003FFFFFEFFFFE0C000000FFFF5FFBFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFF8000001FFFFFFF00F0001FFFFFFFFFFF18000000FFFF9FFBFFFFFFFDFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFC000000FFFFFFF00F0003FFFFFEFFFFE1C000000FFFFBFFFFFFFFFFBFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFC000000FFFFFFF00F0001FFFFFFFFFFE08000001FFFFEFFDFFDFFFFBFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFC000000FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "FFFF8070001FFFFFDFFFFF0C000000FFFF8FFDFFFFFFFFFFFFFFFFFFFFFC00001C0000000000000003FFFFFFFFC000000FFFFFFE1078001FFFFFFFFFFE0C000001FFFF8FFDFFFFFFFFFFFFFFFFFFFFFC0001FF8000000000000003FFFFFFFFC000000FFFFFFFE87C001FFFFFFFFFFF98000001FFFFBFFFFFFFFFFFFFFFFFFFFFFFF8001FFFE000000000000001FFFFFFFFE000000FFFFFFFC078001FFFFFFFFFFF18000003FFFFA7FEFFEFFFFFFFFFFFFFFFFFF800FFFFF000000000000001FFFFFFFFE0000007FFFFFF80FC001FFFFFBFFFFF08000003FFFFD7FEFFFFFFFFFFFFFFFFFFFFF807FFFFF800000000000000FFFFFFFFE0000007FFFFFF80FC001F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFE18000003FFFFD7FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFC00000000000000FFFFFFFFE0000007FFFFFF807E001FFFFFFFFFFF1C000007FFFFC7FF7FFFFFFFFFFFFFFFFFFFF9FFFFFFFE000000000000007FFFFFFFF0000007FFFFFF80FA000FFFFF3BFFFF08000003FFFFDFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000007FFFFFFFF0000007FFFFFFC0FC000FFFFF7BFFFF8C000003FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFF0000003FFFFFFC07E001FFFFEFBFFFF0C00000FFFFFE3FFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFF0000003FFFFFFC078001FFFFFFBFFFF8E";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "000007FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFFFFFF0000003FFFFFFC078000FFFFDFFFFFF8800000FFFFFF7FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFFFFFF0000003FFFFFFC0F8000BFFF9FFFFFF0200000FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000FFFFFFFF8000003FFFFFFC0FC000C3FFFFFFFFF9800001FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000FFFFFFFF0000003FFFFFFC07C001EDFDFFFFFFF3800000FFFFFF7FFBEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000007FFFFFFF8000003FFFFFFC07F100BFFFFFDCFFF1000000FFFFFFC";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFF0000003FFFF9FFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFFFFFFF0000003FFFFBFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFDFEFFFFFFFFFFFFFFFFF7FFFFFFFFFC00000000000003FFFFFFFF0000003FFFFBFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFBFFFFFFFFFC00000000000003FFFFFFFF0000007FFFEFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFDEFF7FFFFFFFFFFFFFFFF9FFFFFFFFF800000000000003FFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF87FFFFFFF8000000000000007FFFFFFFE00000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "07FFFFBFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFD7FBFFFFFFFFFFFFFFFF83FFFD0000000000000000007FFFFFFFE0000007FFFEFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFF7BFFFFFFFFFFFFFFFFFF8000100000000000000000007FFFFFFFE0000007FFFDFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFE0000007FFFEFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFB7FEFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFE0000007FFFE7FFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFE000000FFFFCFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFF8001FFFFFFFFFFFFDEFF7FFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFC000000FFFF9FFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFDDFFBFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFC000000FFFFDFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFF3FBFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFC000000FFFF3FFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFC000001FFFF57FFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFF7FFFFEFFFFFFFFFFFFE000000000000000000000000FFFFFFFF8000001FFFF1FFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FE000FFFFFFFFFFFFFF78FEFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFF8000001FFFF3FFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFEFF7DFFFFFFFFFFFFE000000000000000000000000FFFFFFFF8000001FFF95FFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFDC7F7FFDFFFFFFFFFFE000000000000000000000000FFFFFFFF8000003FFFFBFFFFFFFFFFFFFFFFFFF4003FFFFFFFFFFFFFFDFFFBEFEFFFFFFFFFFE000000000000000000000000FFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFEFFFFFFF7FFFFFFFFFF000000000000000000000001FFFFFFFF0000003FFEFFFFFFFFFFFFFFFFFFFFF800FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "CBFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFF8000000FFFFFFFBF800001FBFFFFFFFFFC000000000FFFFFFFFEFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFF80000007FFFFFFFFB80001FBFFFFFFFFFE000000001FFBFFEFFF3FFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFC0000007FFFFFDEFF00001FFFBFFFFFFFE000000001FFBFFEFFF7FFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFC0000003FFFFFBEBFC0001FFFBFFFFFFFC000000001FFFFFF7FFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFE0000003FFFFFFF1780041FFC7FFFBFFF8000000001FFB7FF7FFBFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "FFFFFF000000000000000000000FFFFFFFFFE0000003FFFFFFF0FB00C0F33FFFFFFFF8000000001FFF7FF7FFBFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFF0000003FFFFFFF05F8002FFFFFFFBFFF8000000001FFF7FF7FFBFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFF0000001FFFFFFF837FC0CFFFFFFFFFFFC000000003FFD7FF7FFBFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFF8000001FFFFFFF81BFE08FFFFFFFBFFFC000000003FFD7FF7FFBFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFF8000000FFFFFEF800FC38FFFFFFFFFFFC000000001FFD7FF7FFFFFFFFFFFFFFFFFFFF800000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "0000000000000003FFFFFFFFF8000000FFFFFFF800FD68FFFFFFFFFFF8000000003FFF7FF7FFBFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFC000000FFFFFFF8005FE07FFFFFFBFFFC000000007FFD7FFFFFBFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFC0000007FFFFFDC000D007FFFFFFBFFF8000000007FFD7FFFFFBFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFE0000007FFFFFFC0000007FFFFFFFFFFE000000007FFFFFFFFFBFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFE0000007FFFFFFC2000007FFFFFFFFFFC000000007FFEBFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00007FFFFFFFFE0000003FFFFFFC0000003FFFFFF7FFFE100000003FFEBFFBFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFF0000003FFFFFFE2000003FFFFFF7FFFE100000007FFEBFFBFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFF0000003FFFFFFE3000003FFFFFFFFFFC380000007FFEFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFF0000003FFFFFFE0000003FFFFFFFFFFE300000007FFE7FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFF8000003FFFFFFE1000003FFFFFE7FFFE100000007FFF9FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFF0000003FFFFFFC03E500BDAFFFDAFFF3800003FFFFFFCFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FFFFFFF8000003FFFFFFC03FF804FDFFFFFFFFF800003FFFFFFAFFFFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000FFFFFFFF8000003FFFFFFC03FFEF0FFFFFEFFFF9000003FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFF8000003FFFFFFC03FFFBFFFFFFFFFFF0000007FFFFFFFFFEFFDFEFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFF8000003FFFFFFC03FFFFFFFFFFFEFFFB000007FFFFFFC7FEFFFBFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFF8000001FFFFFFC0FFFFFFFFFFFFEFFF8000003FFFFFFE7FB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFF8000003FFFFFFC0FFFFFFFFFFFFEFFF3000007FFFFFFE3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFF8000003FFFFFFC1FFFFFFFFFFFFFFFE1000007FFFFFFF3DFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000FFFFFFFF8000003FFFFFFC1FFFFFFFFFFFFF7FE600000FFFFFFFF1BFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFF8000001FFFFFFC1FFFFFFFFFFFFF77F700001FFFFFFFF7FFDFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFE0000000000001FFFFFFFF8000001FFFFFFC5FFFFFFFFFFFFFFCE600001FFFFFFFFCBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFF0000001FFFFFFC7FFFFFFFFFFFFFAFE400003FFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFF8000003FFFFFFDFFFFFFFFFFFFFFFFB600003FFFFFFFFD7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFF0000001FFFFFFDFFFFFFFFFFFFFFFFB600001FFFFFFFFDDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000001FFFFFFFF0000003FFFFFFBFFFFFFFFFFFFFFFFDC00003FFFFFFFFF9FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000001FFFFFFFF8000003FFFFFF7FFFFFFFFFFFFFFFFDE00007FFFFFFFFEFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFD800007FFFFFFFFF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000003FFFFFFFF0000003FFFFFBFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFF57FDFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003FFFFFFFF0000003FFFFF7FFFFFFFFFFFFFFFFFF80000FFFFFFFFFF6FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003F";
// synopsys translate_on

// Location: LABCELL_X40_Y39_N51
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout  & 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & !\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0])) # (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout )))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N39
cyclonev_lcell_comb \image_controller|mux3|z[4]~41 (
// Equation(s):
// \image_controller|mux3|z[4]~41_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # ((\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36~portadataout )) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[0]~15_combout ),
	.datac(gnd),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datae(gnd),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~41 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~41 .lut_mask = 64'h00330033AABBAABB;
defparam \image_controller|mux3|z[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFE7FDFFFC1FFFFFFFFF000000000000000000000001FFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFF7BEFFBFFF7FFFFFE40000000000003000000000003FFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFB1E4FFFFF9FFFFFE00000000000000000000000003FFFFFFFF0000007FE9FFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFF95F0BDFFFEFFFFFC00000000000000020000000007FFFFFFFE0000007FFBFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFA7008FFFFFFFFFC0000000000000000000000000FFFFFFFFE000000F99FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFCCF8007FFFFFFFF80120800000000000000000000FFFFFFFFE000000F87FFFFEBFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFF678007FFFFFFFF803FB800000000000000000001FFFFFFFFC000000FFFFFFFE7FBFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFF2BC003FFF7FFFF01FFFC00000000000000000001FFFFFFFF8000001FFFFFFE8DF9FFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "FFFF801FFFFFFFFFFFFFFFFFF51C001FFFFFFFE01FFFC00000000000000000003FFFFFFFF8000001FDFFFFDCFF1FFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFE1F000FFFFFFFC01FFFE00000000000000000007FFFFFFFF8000001FDFFFF6F7E1FFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFD6F0007FFEFF8001FFFF0000000000000000000FFFFFFFFF8000003FFFFFFFEFF3FFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFD878003FFFFF8003FFFFC000000000000000001FFFFFFFFF0000003FFFFFF3DFC3FFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFDF8001FFF7A4001FFFFC000000000000000001FFFFFFFFE0000007F7FFEFFEFE7FFFFFFFFFFFF8007FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFF67E001FFF37E001FFFFC000000000000000003FFFFFFFFE000002FE7FFA9F9FEFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFABE000FFFC7F001FFFFC000000000000000007FFFFFFFFE00000EFFFFFAFF9F87FFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFF7F1607EFFFF801FFFFE00000000000000000FFFFFFFFFC00000DC3FFFFFE078FFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFDDF8003EDFFFE00FFFFE00000000000000001FFFFFFFFFC00001F7FFFCFFE0F0FFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFADC001F77FFF007FFFE00000000000000003FFFFFFFFF800017CFFC03FFB1D2FFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N42
cyclonev_lcell_comb \image_controller|mux3|z[4]~95 (
// Equation(s):
// \image_controller|mux3|z[4]~95_combout  = ( !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~95 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~95 .lut_mask = 64'h000000000C0C0000;
defparam \image_controller|mux3|z[4]~95 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "18FFFFFFFFF8FFFFFFBFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDDEF7BBF7FFFFFBFFFFFFFFFFFFFFFFFFFFE00002BFFFFFFFFFEFFFFFF3FFFFFFE803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FF7DDE7FFFFFFDFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFF03FFFFFBFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF3CEF6DFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFE0FFFFFEFFFFFFFD00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFB77FB5FFFFFFE7FFFFFFFFFFFFFFFFFE000000FFFFFFFFFE27FFFFFFFFFFFF201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFCF9DEFF3FFFFFBFFFFFFFFFFFFFFFFFC000000FFFFFFFFFF0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "FFFFFF7FFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFEFF6FEF6FFFF5DFFFFFFFFFFFFFFFFF0000001FFFFFFFFFC07FFFFD7FFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F7FF5E1B5FFFF7FFFFFFFFFFFFFFFFC0000001BDFFFFFFFC0FFFFFFFFFFFFD01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3FBFEF5FDBFFFFFFFFFFFFFFFFFFFFF000000002FFFFFFFFE1FFFFF9FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBDDFF7DFF7FFFCFFFFFFFFFFFFFFFFF00000000AFFFFFFFFC3FFFFFFFFFFFF40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF677F7EF7FFFFB7FFFFFFFFFFFFFFFC000000039FFFFFFFFC1FFFFFFFFFFFE";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "C07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9D9FBF7FFFFFFFAFFFFFFFFFFFFFE000000003C9FFFFFFF00BFFFFFFFFFFC83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE1CFDE7FFF6FFF3FF7FFFFFFFFFF8000000007FFFFFFFF4801FFFFFFFFFF983FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF507EED9FFB7D9EFFFFFFFFFFFFE000000001FFCFFFFFF3001FFFFFFFFFF717FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B75FEE3FFE737E1EEFFFFFFFFF0000000001FFEFFFFFC3001FFFFFFFFFF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED78C8EFFFFBFBFFDEFFFFFFFFC0000000007FFE7FFFFC0001FFFFFFFFFD03FFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFF7FD9FFFFFFFFFFFFC0000000000FFFEFFFFFE00001FFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79F9F47FFFED3FF6FFFFFFFD00000000003FFFEFFFFFE00005FFFFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBE3FFF61FFBFDFFFFE000000000007FFFEFFFFFC0000BFFFFFFFD07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFDFE7FFE0AF7FCFFF8000000000000FFFFF7F7FFC00033FFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFEFFFFFFC0F83D5000000000000001FFFFFF35FFA00073FFFFFFF23FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "FFE57C021FFBFFF803FFFF00000000000000007FFFFFFFFF80003E07FBFFFF23E1FFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFF1FE818FA7FFFC83FFFF0000000000000000FFFFFFFFFF0000FAFFFFFFFFA183FFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFEFF00879FF9FC03FFFF8000000000000001FFFFFFFFFE0003DCFBEFFFFFD48FFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFF6C41E39FFEFCC3FFFFC000000000000007FFFFFFFFFC000F0FFBDFFFFFF5BFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFEFD0F9FFFBFFE1FFFFE00000000000000FFFFFFFFFFC000637FFFFFFFFFEFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFE37F088CF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "FDFFF9FFFFE00000000000001FFFFFFFFFFC00007BFFBFFFFFFF2F7FFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFF9DF81C77FEBFFBFFFFF00000000000003FFFFFFFFFF8000407FF4FFFFFFC0A6FFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFEBFD0E3BFFDFFBFFFFF8000000000000FFFFFFFFFFF1200000F9DFFFFFFE185FFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFD3FE1619FFDFFB7FFFF8000000000003FFFFFFFFFFF6400003FFFFFFFFFC017FFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFBFF03DF7FDFFBFFFFF8000000000007FFFFFFFFFFEFB3E0027FFFFFFFFA0BFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFBFFE3A1DFEFFD4FFFC0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000FFFFFFFFFFFC9AFC00CBFFFFFFFFE087FFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFF9FFE0E7F3FFFEAFC00000000000003FFFFFFFFFFF87FF8013F9FFFFFFFE3FBFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFFFFFFDFFF1517DF7FF4F80000000000000FFFFFFFFFFFF01FFC01FF7FFFFFFFE3FCFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFEFFF9E85FFBFF7FE0000000000003FFFFFFFFFFFF06FF803767FFFFFFFFFFE0FFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFE7FF8EE07EDFC7FDE00000000001FFFFFFFFFFFFC00FF01F8FFFFFFFFFFFFEFE07FFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFF3FF9EF0FFFF7FFEFC0000000007FFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFF8039E00373FFFFFFFFFFFFFFFE5FFE401FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF6EF077DFBFFF7F400000003FFFFFFFFFFFFF8010B01C7FFFFFFFFFFFFFFFFFF2FE801FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFD7601EEFDFFF7FF8000001FFFFFFFFFFFFFF0000E17C1FFFFFFFFFFFFFFFFFFF9E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FABCD6EFF9FFFBFFFF0007FFFFFFFFFFFFFFC000061FFFFFFFFFFFFFFFDFFFFFFF6007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF5E6DFFEFFFFDFFFFFFFFFFFFFFFFFFFFFF800008FFFFFFFFFF7FFFFFBFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FD9F8FBEFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFCC00BEF3AC8E7FCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFE7FFFFFFFFFE7FFFD4009FF696F9FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7E6FEFFFFFFFFFFFFFFEC001FE87FE5F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFDFF7C3FFFFFFF03FFFFF8007FB56F7CD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FF7FFF9FFFFF00023FFFF400B25F1F7FA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE3B3E800000003BFFFFC03B22A78";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "EDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFC6BF1000000005FFFF81FB154730EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FD473EE00000004FFFFCFF71EBFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7CAA63880000001FFFFFF9D23DE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDEA43120000000BFFFE2BCA7F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7A7E0900000004FFFEDE29F83FFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF890E8000000D7FF141FFC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9F800000BFFDFFF7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFF9F4FE57FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6CF1FFFFF83FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00003FFD7F59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB6C01C1ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFDDFFFFFFFFFC05E2E0000000000000007FFFFFAFFFF4000F3FFFFFFE47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFBFFBFF00173B000000000000000FFFFFFEE3FF0001E7FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFEFFEFE8003EE000000000000001FFFFFFBE3FE0003FFFFFFFF90FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFF7FF7E800078000000000000007FFFFFFFBFFE0007BFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE38F0DFF9B80003F80000000000003EFFFFFFF1BFE001EFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFDF37EFFC85000078000000000000751FFFFF807FD003FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EBFBFD18C000FB800000000003F67FFFFFC83720077FFFF7FEC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F8FEFB81C00076C0000000000FF7FFFFFF99032A0CFFFF1FFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFBE11E138000640000000007FEFFFFFF9FC000435FFFFBFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFB9F6FFA2400010000000003FFF7FDFFE2CE04467FFFEFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BE";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "7BCFBD80000000000000FFFF7FDFFC2FE000E67FFEDFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFCEF3BE1900000000000FFFFFFFFFF01FF78FDFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF330C7BF9C00000007FFFFFEFFC7C097FA02BFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC3FD3F9FBF30027FFFFFFFFFFD7008FC8063FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFEFF7FAFDFBFFFFFFFFFFFEFFF4028CE019BFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF93F7EFE7F";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFB4FFFFEFFFC05E8C01FFFFFF3F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE1FDF7F1FFFFFFFE3FFF7FFF004FE016FCFFF8FEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFDFF7FFFFFFF2FFFBFFEC007FE19FBFBEDF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF7FAF3FFFFFFFFF3FFDFFFD4007DC65A0EFEBE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF9CBFCF3FFFFFAF4FFDFFFF0003E84BFEBFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEFCFFBDFFFFFF3FFF9F";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N24
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout )) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout  & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & 
// ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])) # (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ))))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0047CC473347FF47;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N6
cyclonev_lcell_comb \image_controller|mux3|z[4]~96 (
// Equation(s):
// \image_controller|mux3|z[4]~96_combout  = ( \image_controller|mux3|z[2]~63_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[4]~95_combout  & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\image_controller|mux3|z[2]~63_combout  & ( 
// \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[4]~95_combout  & ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) 
// ) ) # ( \image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[4]~95_combout  & ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout ) # ((!\image_controller|mux3|z[4]~95_combout  & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\mux4|z[17]~4_combout ),
	.datac(!\image_controller|mux3|z[4]~95_combout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datae(!\image_controller|mux3|z[2]~63_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~96 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~96 .lut_mask = 64'hFCDCF050F050F050;
defparam \image_controller|mux3|z[4]~96 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED6F6D8EABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D00001B640149FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000001F40000E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C000000003FE8000039FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000000FE30000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5000000000000FF880000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000003FD00000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000013FF400000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFF000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000197FFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFE700000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFF780000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFB0000000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N30
cyclonev_lcell_comb \image_controller|mux3|z[4]~97 (
// Equation(s):
// \image_controller|mux3|z[4]~97_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1])) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~97 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~97 .lut_mask = 64'h0000000022002200;
defparam \image_controller|mux3|z[4]~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFB000000000000000001FFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000000FFFFFF80000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000000000001FFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00000000000000000017DFFFFEC00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000000003FFFFFFE600000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFE00000000000000000003FDFFFFF380000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000BFFFFFFF9000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFC8000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFEFFFFFEC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000002FFEFFFFFF4000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "0000000000000001FBFFFFFFF70000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000005FFFFFFFFF600000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFAFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFB00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFF9FFFFFFB000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "001FFFBFFFFFFB800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFBFFFFFFBC00000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000003FFEFFFFFFFFC000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFDEFFFFFBE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000000007FFFFEFFFFFFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFEFEFFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "FDF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFAFDFFFFFDF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFBFFFFFFFFE00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60000000000000000000000007FFEFFFFFFFEF00000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000003FFFFF7FFFFEFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80000000000000000000000003FFFFFCFFFFFF800000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFF5FFFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC00000000000002FFFC0000007FFFE5FFF7FFFFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000FFFFFFFFFE0003FFFFDFFFBFFC7E000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000003FFFFFFFFFFFF80FFFFFEFFFCF7EBE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50000000003FFFFFFFFFFFFFFFFFFFFEFFFF7FDBE00000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000FFFFFFFFFFFFFFFFBFFFFFF47FFD61DE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000007FFFFFFFFFFFFFFF0FFFFFFFBFFFFFFEF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFEF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE000000FFFFFFFFFFFFFFFFFBFFFFFFFFFDFFFFFFF80000000000000000000005FFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF38000007FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFBC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC900000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9600001FFFFFFFFFFFFFFFFFFEFFFFFFFFFFF71FFFFEF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF600000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "FFFFFE3FFDFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFEFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFF7FFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFBFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFCEFFFFFFFFF80000000000000000003FFFFFFFFFFFFFFFFFFFFCA7FFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFF9FFEFFFFFFE0000000000000000001BFFFFFFFFFFFFFFFFFFBFD1F";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFFF4000000000000000000003FFFFFFFFFFFFFFFFFFFFDFFDFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFDF3FBFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFDBFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFE7FBFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFBBFFFFFFF800000000000000000001FFFFFFFFFFFFFFFFFFFFFFFB1FFFE000000000000000000000FFFFFFFFFFFFFFFFFFFCBFFBFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFC7FFAEFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFF6FFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFDF3FFF0000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "000000000000007FFFFFFFFFFFFFFFFFFB6FE7FFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFA64DFFFFC0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFF9FFF8000000000000000000001FFFFFFFFFFFFFFFFFF773EFFFE0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFC000000000000000000001FFFFFFFFFFFFFFFFFEC7FFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE000000000000000000000FFFFFFFFFFFFFFFFFDFFFDFFF00000000000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0007FFFFFFFFFFFFFFFFF6FFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC000000000000000000003FFFFFFFFFFFFFFFF9DFFBFF80000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFA000000000000000000003FFFFFFFFFFFFFFFFEFFF7FE000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000000FFFFFFFFFFFFFFFF5DFFFFC0000000000000001BC38001FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF800000000000000000001FFFFFFFFFFFFFFFE3BFEFF000000000000007FFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF8000000000000000000007FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFD80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30001FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFFFFFFCD00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6000FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFCF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEC001FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF7FFFFFFEFF00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFDFF40000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFB7C01FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFDFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF6F803FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFDFFFFFFF7FE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF4E80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFEFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFCEE01FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFFFFFE8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFDDE07FFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFEFFFFFFFFFFFFFF7FFFFFBFFF4000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF3FC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF741FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFBFFFD0000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFF6F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFE8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFEEF0FFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF4000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF8FF1FFFFFFFFFFFFFF800000001F";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "DFFFFFFFFFFFFFFBFFFFFBFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF1BE7FFFFFFFFFFFFC000000000005FFFFFFFFFFFFFFDFFFFFBFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFEB7EFFFFFFFFFFFF00000000000003FFFFFFFFFFFFFFF1FFFFDFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFE7FFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFE8000000000000001FFFFFFFFFFFFFFFF9FFFFFFFFE8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFBDFBFFFFFFFFF00000000000000001FFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N12
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ))) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N6
cyclonev_lcell_comb \image_controller|mux3|z[4]~98 (
// Equation(s):
// \image_controller|mux3|z[4]~98_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// (((!\mux4|z[17]~4_combout ) # (\image_controller|mux3|z[2]~75_combout )))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & (\image_controller|mux3|z[4]~97_combout  & ((!\mux4|z[17]~4_combout ) # 
// (\image_controller|mux3|z[2]~75_combout )))) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (\image_controller|mux3|z[4]~97_combout  & 
// ((!\mux4|z[17]~4_combout ) # (\image_controller|mux3|z[2]~75_combout ))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( 
// (\image_controller|mux3|z[2]~75_combout  & (\mux4|z[17]~4_combout  & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[4]~97_combout )))) ) ) ) # ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (\image_controller|mux3|z[4]~97_combout  & (\image_controller|mux3|z[2]~75_combout  & \mux4|z[17]~4_combout )) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[4]~97_combout ),
	.datac(!\image_controller|mux3|z[2]~75_combout ),
	.datad(!\mux4|z[17]~4_combout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~98 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~98 .lut_mask = 64'h0003000B3303BB0B;
defparam \image_controller|mux3|z[4]~98 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFBBFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFFFFFFFEF7FDFC000000000003FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF000000000000000000003FFFFFFFFFFFFFFFF7FDFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "000000000000000000003FFFFFFFFFFFFFFAEFFFF00000000003FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFE000000000000000000001FFFFFFFFFFFFFF3EFFBC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFFBDFF7C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF000000000000000000000FFFFFFFFFFFFFE7DFFF0000000007FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFC78000000000000000000007FFFFFFFFFFFFE7BFEE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFD7800000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "0000000007FFFFFFFFFFFFE7BFDC000000007FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFDEC000000000000000000007FFFFFFFFFFFFFFFF9800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFEC000000000000000000007FFFFFFFFFFFFFF7FB00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFDE4000000000000000000001FFFFFFFFFFFFFCFF600000003FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDE4000000000000000000003FFFFFFFFFFFFFDFF40000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC000000000000000000000FF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFF7BFF00000001FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFEF000000000000000000001FFFFFFFFFFFF9BFE00000007FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FF0000000000000000000007FFFFFFFFFFE37FF0000001FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFEFFFFDFF7800000000000000000000FFFFFFFFFFFDB7FE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE51FFBFFDC000000000000000000007FFFFFFFFFFC1FFE000000FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFBAF7F7FFDE000000000000000000007FFFFFFFFFFDD3";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N51
cyclonev_lcell_comb \image_controller|mux3|z[4]~93 (
// Equation(s):
// \image_controller|mux3|z[4]~93_combout  = ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~93 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~93 .lut_mask = 64'h0000000050500000;
defparam \image_controller|mux3|z[4]~93 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "000007FFFFFFFF71800000FFF757FFFC000000000000001FF9FFFBFFFBFC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001FFFFFFFFF18000007FFFBFFFFC000000000000001FFDFFFBEFFBFC57FEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFFB1C000007FE7FFFFFC000000000000000FF5FFFBEFFBFC7FFEFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFC10000003FE7FDFFFE000000000000000FFD7F5FEFFBFFFFFEFFFFFFBFFFFFFD01FFFFFFFFFFFFFFFFFE000000007FFFFFFFC00000003FFFFFFFFE000000000000001FF57F67EFFFFFDFFEFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFF000000003FFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "FFE00000003FFFFBFFFE000000000000000FFD7F67EFF7FFFFFFFFFFFFDFFFF0000007FFFFFFFFFFFFFFFF000000003FFFFFFFF00000001FEFFB7FFF000000000000001FFCFFFFFFF7FFFFFFFFFFFFDFFF80000000FFFFFFFFFFFFFFFFC00000001CFFFFFFF00000001FEFF4CFFF000000000000000FF59DFFEFBFFFDEFFFFFFFFEFE0000000001FFFFFFFFFFFFFFFE00000001CFFFFFFF80000000FEFFEF3FF000000000000001FF5BBFFEFCFFFFEFFFFFFFFE5000000000003FFFFFFFFFFFFFFF00000000FFFFFFFF80000000FEFC6FDFF800000000000000FF5E3FFEF7FFFFFFFFFFFFFF00000000000017FFFFFFFFFFFFFF800000005FFFFFFFC00000007";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "EFBFBAFF800000000000000FF1EFFFFF7FFFFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFF800000003FFFFFFFE00000007FF7FDFBF800000000000001FF1EFFFFF7FFFFBFFFFFFFFFC00000000000007FFFFFFFFFFFFFC00000003FFFFFFFE00000003EF7FE7FFC00000000000001FF3EFFFDF7FFFFFFEFFFFFFFE00000000000001FFFFFFFFFFFFFE00000001FFFFFFFF00000003E8FFEFFFC00000000000001FF3EFFFDF7FFFFFFFFFFFFFFF000000000000007FFFFFFFFFFFFF00000000FFFFFFFF00000003FFFFEFEFC00000000000001FF3F7FFDF7FFFDF7FFBFBFFFF800000000000000FFFFFFFFFFFFF80000000FFFFFFFF80000001FFFFFFD7E000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000FF7F7FF9FFFFFFFFFFF7BFFFF8000000000000007FFFFFFFFFFFFC00000007FFFFFFF80000001F7FFDFDFE00000000000000FF7F7FFDFFFFFFDFFFFFFFFFF8000000000000003FFFFFFFFFFFFC00000007FFFFFFFC0000000FFFFFFFFE00000000000000FFFF7FEFFFFFFFFFFFFFFFFFF70000000000000007FFFFFFFFFFFE0000000BFFFFFFFC0000000F8FCDFFDFC0000000000000FFDFFFDEFFFFFFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFF00000001FFFFFFFE0000000FFDFEFDDFA0000000000000FFDFBFBEEFFFFBFFFFFFFFFFFF8000000000000000FFFFFFFFFFFF00000001FFFFFFFE00000007FFFCD3EDF8000000000000F";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "FDFFFFFDFFFFFFFFFFFFFF0000000000000000001FFFFFFB7FFE90FFFFFFFF00000000000000000000000000007FFEFE923FFDFFEFFEFFFFFFFBFFFFFF8000000000000000003FFFFFFBFFFE79FFFFFFFC00000000000000000000000000003FFF7FF7FBFDFFEFFDFFFFFFFBFFFFFF8000000000000000003FFFFFFE7FFDF3FFFFFFF800000000000000000000000000000FFFBDF7FBFDFFF7FDFFFFFFF7FFFFFFC000000000000000001FFFFFF7FFFFF7FFFFFFF0000000000000000000000000000003FFFDF7FDFDFFF7FDFFFFFFF7FFFFFFE000000000000000001FFFFFF6FFFBEBFFFFFFC0000000000000000000000000000001FFBFFFFEFDFF7BFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFE000000000000000000FFFFFF6FFFFFFFFFFFF00000000000000000000000000000000FFDFFFFF7FFF87FEFFFFFFFBFFFFFFF000000000000000000FFFFFFFFFFFFBFFFFFE000000000000000000000000000000003FDBF7FF7FF8F9FFFFFFFFFFFFFFFFF0000000000000000007FFFFEEFFFFFFFFFFFC000000000000000000000000000000001FDFFFFF7DF7FFFF7FFFFFFFFFFFFFFC000000000000000007FFFFFDFFFFFDFFFFF80000000000000000000000000000000007EFFBFFBEEFFFFF7FFFFFFDFFFFFFFC00000000000000000FFFFFFDFFFF9FFFFFE00000000000000000000000000000000003E7FBFFBFFFFFFF7FFFFFFFFFFFFFFE";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "000000000000000003FFFFDDFFEC3FFFFFC00000000000000000000000000000000001F3FBFF3EBFFFFF7FFFFFFDFFFFFFFE000000000000000007FFFFFBFFED3FFFFFC000000000000FFFFFF800000000000000007FFFFEFF1FFFFF7FFFFFFFFFFFFFFF000000000000000007FFFFFFFFEFFDFFFF000000000000FFFFFFFFE0000000000000003FFBFEFFFFFFFF7FFFFFFDFFFFFFFF000000000000000003FFFFBFFFFBFFFFFE00000000003FFFFFFFFFFF000000000000001FFBFFFFFFFFFF7FFFFFFFFFFFFFFF800000000000000003FFFFF7FFDBFDFFFC0000000001FFFFFFFFFFFFE000000000000007D7FFFFF7FFFFC1FFFFFEFFFFFFFF800000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "000001FFFFF3FFFBFFFFFC000000000FFFFFFFFFFFFFFE00000000000007E343FFF7FFFFBFFFFFFDFFFFFFFFC00000000000000003FFFFF3FFFBFDFFF0000000007FFFFFFFFFFFFFFFC0000000000001FC7FFFF7FFFFFEFFFFFEFFFFFFFFE00000000000000003FFFFBBFFBFFFDFE000000001FFFFFFFFFFFFFFFFFC000000000000FFFFFFF7FFFFFF7FFFFE7FFFFFFFE00000000000000000FFFF77FFFFFFFFE000000007FFFFFFFFFFFFFFFFFE0000000000007FFFFFEFFFFFFF81FFFFFFFFFFFFF00000000000000001FFFF67FF7BFBFF800000003FFFFFFFFFFFFFFFFFFFC000000000003FFFDFFFFFFFFFFEFFFF3ED7FFFFF00000000000000001FFFFC7";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "FE000001FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFBFF7F7FFFF000000000000000000001FFFFFFFFFFD67FC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFBFFBF7FFFF800000000000000000001FFFFFFFFFFEF7FC00000FFFFFFFFFFFFFFFFFFFFFFFFFEF9FFFFFDFFFFFFFFFFFFFFFBFF9FFFFFFC00000000000000000001FFFFFFFFFF7FFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFE6A3FFFFFFFFFFFFFFFFFFFBFFCFFFFFFE00004000000000000000FFFFFFFFFF7EFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFCFFFFFFFFFFFFFFFBFFF6FFFFFF000108000000000000007FFFFFFFFFDEFF80000FFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFDEEFFFFFFFFFFFFFFFFFEFFFDFF80003000000000000000FFFFFFFFFF5EFFC0001FFFFFFFFFFFFFFFF3FBFFFFFFFFFFFFFFFFE8FFFFFFFFFFFFFCFFFB7FFEFFC0007800000000000000FFFFFFFFFFBFFF80003FFFFFFFFFFFFFC00000007FFFFFFFFFFFEBF3FFFFFFFFFFFFFEFFFC7FFFFFC00028000000000000007FFFFFFFFEBDFF8000FFFFFFFFFFFFF80000000001FFFFFFFFEBEFE5FFFFFFFFFFFFFF7FFFFFFFFFE00000000000000000007FFFFFFFFFBDFF8001FFFFFFFFFFFF80000000000007FFFFFFFED7F1FFFFFFFFFFFFFF7FFFC5FFFFF00000000000000000001FFFFFFFFF7F9F8003FFFFFFFFFFF00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000007FFFFFFF3FE7FFFFFFFFFFFFFF7FFFFEFFFFF80000000000000000003FFFFFFFF9FB5F8007FFFFFFFFFFC0000000000000000FFFFFFFFA9BFFFFFFFFFFFFFDFFFFFF7DFFF80000000000000000003FFFFFFFFDFBDF000FFFFFFFFFFC000000000000000000FFFFFFFFE7FFFFFFFFFFDBFDFFFFFF9BFFFC0000000000000000000FFFFFFFFEFEDF801FFFFFFFFFF00000000000000000001FFFFFFF07FFFFFFFFFFEDFE7FFFFFEFFFFE0000000000000000000FFFFFFFF1F2DF003FFFFFFFFF8000000000000000000003FFFFFFEFFFFFFFFFFF7F7F7FFFFFFFFFFF0000000000000000000FFFFFFFEDF9DF807FFFFFFFFE0000000000000000000000F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FFFFFCFFFFFF9FFFEFE7F7FFFFFE7FFFF0000000000000000000FFFFFFFEBFFFD00FFFFFFFFF800000000000000000000003FFFFFDFFFFFFEFFFFFFCFFFFFFFFFFFFF8000000000000000000FFFFFFFEBFFE681FFFFFFFFE0000000000000000000000007FFFFFFFFFFEF7FFDFF5FFFFFFFEFFFFFC0000000000000000007FFFFFFFFFFFE83FFFFFFFF00000000000000000000000001FFFFFFFFFCBFBFFBFFFFFFFFFFCFFFFFC0000000000000000007FFFFFFD3FFFE87FFFFFFFE000000000000000000000000007FFFDFFFFAFFBFFBFFBFFFFFFFBFFFFFE0000000000000000007FFFFFFFFFFFC07FFFFFFFC000000000000000000000000001FFFFFFE7B7";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FF7BFBFF80000000FFFFFFFFFFFFFFFFFFFFF800000000000FFFEFDFFFFFFFFF7FFF5EE7FFFFF80000000000000000FFFF87FFFBFFFF00000003FFFFFFFFFFFFFFFFFFFFFC000000000007FFFFFFFFFFFFFF7FFEFF77FFFFF80000000000000000FFFE2FFEFBF7FE0000000FFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFF7FFCDF77FFFFFC0000000000000000FFFE5FFFFFDB7E0000001FFFFFFFFFFFFFFFFFFFFFFFC00000000001FFFBFFFFFFFFFFFFFCB7F87FFFFC0000000000000000FFFE7FFFF7BFFC0000003FFFFFFFFFFFFFFFFFFFFFFFF00000000001FFF9BFFFFFFFFF7FFFD7FF3FFFFE00000000000000007FFE2FFEF7BFF80000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00FFFFFFFFFFFFFFFFFFFFFFFFFC00000000007FFFFFFFFFFFFFBFFCE7FF7FFFFE00000000000000007FFEEFFEF1B7F0000003FFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFF6DFFFFFFFFBFFC3BEB7FFFFF00000000000000007FFF2FFFFDB7E0000007FFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFF7FFFFFFF9DFF03FFB4FFFFF00000000000000003FFFBFFDFF97E000001FAFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000FFFF7FFFFFFFCCFF84E7E6FFFFF80000000000000003FFF5FFDBE77C000003FFBFFFFFFFFFFFFFFFFFFFFFFFFF80000000007FFF7FFFFFFF0EFE03EFEFBFFFF80000000000000003FFD9FFD87F7C000007FFDFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFC0000000007FFF7FFFFFFF9EFE01FFFFDFFFFC0000000000000007FFD5FFDBFF5800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000003FFF3FFFFFFFCFFE01FFFFCFFFFC0000000000000003FFDDFFDBFF300000FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000001FFFC7FFFFFFCFFE00FFFDFFFFFC0000000000000003FFEDFFDBFF400001F5FFF7FFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFDFBFFFFEFFE007FFFFBFFFE0000000000000003FFAFFFF3FF200003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFFCFFBB7FEDFE007FFFFBFFFE0000000000000003FFFBFFFBFF830007DFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFF8000000007FFFCCFCF7FDEE6007FFE7BFFFF0000000000000001FFEBFFBFFFC7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FFFE3FFFFFDFFC003FFEC3FFFF0000000000000001FFABFFBFFF878007FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFDFFFBF1BF0001FFFFFFFFF0000000000000001FFFFFFAFFFFF802FEFFF7FDFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FF7FFFFFE40680001FFF6BFFFF8000000000000003FFDFFFBDFFFF007FFFFF7FE7FFFFFFFFFFFFFFFFFFFFFFFFFC000000007F7FFFFFE11C00000FFFF4FFFFC000000000000001FF9FFFBFFFFF003FFFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFC000";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N54
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout )))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ))))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N18
cyclonev_lcell_comb \image_controller|mux3|z[4]~94 (
// Equation(s):
// \image_controller|mux3|z[4]~94_combout  = ( \image_controller|mux3|z[4]~93_combout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\image_controller|mux3|z[2]~63_combout  & (!\mux4|z[17]~4_combout  & 
// !\image_controller|mux3|z[2]~66_combout )) ) ) ) # ( !\image_controller|mux3|z[4]~93_combout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\image_controller|mux3|z[2]~63_combout  & 
// (!\mux4|z[17]~4_combout  & (!\image_controller|mux3|z[2]~66_combout  & !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( \image_controller|mux3|z[4]~93_combout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( (!\image_controller|mux3|z[2]~63_combout  & (!\mux4|z[17]~4_combout  & !\image_controller|mux3|z[2]~66_combout )) ) ) )

	.dataa(!\image_controller|mux3|z[2]~63_combout ),
	.datab(!\mux4|z[17]~4_combout ),
	.datac(!\image_controller|mux3|z[2]~66_combout ),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\image_controller|mux3|z[4]~93_combout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~94 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~94 .lut_mask = 64'h0000808080008080;
defparam \image_controller|mux3|z[4]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N51
cyclonev_lcell_comb \image_controller|mux3|z[4]~99 (
// Equation(s):
// \image_controller|mux3|z[4]~99_combout  = ( !\image_controller|mux3|z[4]~98_combout  & ( \image_controller|mux3|z[4]~94_combout  & ( (!\image_controller|mux3|z[0]~69_combout  & ((!\image_controller|mux3|z[4]~41_combout ) # 
// (!\image_controller|mux3|z[0]~70_combout ))) ) ) ) # ( !\image_controller|mux3|z[4]~98_combout  & ( !\image_controller|mux3|z[4]~94_combout  & ( (!\image_controller|mux3|z[4]~41_combout  & (((!\image_controller|mux3|z[0]~69_combout )) # 
// (\image_controller|mux3|z[4]~96_combout ))) # (\image_controller|mux3|z[4]~41_combout  & (!\image_controller|mux3|z[0]~70_combout  & ((!\image_controller|mux3|z[0]~69_combout ) # (\image_controller|mux3|z[4]~96_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[4]~41_combout ),
	.datab(!\image_controller|mux3|z[4]~96_combout ),
	.datac(!\image_controller|mux3|z[0]~70_combout ),
	.datad(!\image_controller|mux3|z[0]~69_combout ),
	.datae(!\image_controller|mux3|z[4]~98_combout ),
	.dataf(!\image_controller|mux3|z[4]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~99 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~99 .lut_mask = 64'hFA320000FA000000;
defparam \image_controller|mux3|z[4]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N27
cyclonev_lcell_comb \CPU|rf|rf~13 (
// Equation(s):
// \CPU|rf|rf~13_combout  = ( \comb~12_combout  & ( \image_controller|mux3|z[4]~99_combout  & ( (\reset~input_o  & (!\mem_read~combout  & \CPU|alu|mux0|mux2|z[4]~34_combout )) ) ) ) # ( !\comb~12_combout  & ( \image_controller|mux3|z[4]~99_combout  & ( 
// (\reset~input_o  & ((!\mem_read~combout  & ((\CPU|alu|mux0|mux2|z[4]~34_combout ))) # (\mem_read~combout  & (\mux1|z[9]~1_combout )))) ) ) ) # ( \comb~12_combout  & ( !\image_controller|mux3|z[4]~99_combout  & ( (\reset~input_o  & 
// ((\CPU|alu|mux0|mux2|z[4]~34_combout ) # (\mem_read~combout ))) ) ) ) # ( !\comb~12_combout  & ( !\image_controller|mux3|z[4]~99_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & ((\CPU|alu|mux0|mux2|z[4]~34_combout ))) # (\mem_read~combout  & 
// (\mux1|z[9]~1_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mem_read~combout ),
	.datac(!\mux1|z[9]~1_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.datae(!\comb~12_combout ),
	.dataf(!\image_controller|mux3|z[4]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~13 .extended_lut = "off";
defparam \CPU|rf|rf~13 .lut_mask = 64'h0145115501450044;
defparam \CPU|rf|rf~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N50
dffeas \CPU|rf|rf[9][4] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][4] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \CPU|mux2|z[4]~63 (
// Equation(s):
// \CPU|mux2|z[4]~63_combout  = ( \CPU|rf|rf[8][4]~q  & ( (!\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[9][4]~q  & ((\CPU|mux2|z[5]~3_combout )))) # (\CPU|mux2|z[5]~2_combout  & (((!\CPU|mux2|z[5]~3_combout ) # (\CPU|rf|rf[10][4]~q )))) ) ) # ( 
// !\CPU|rf|rf[8][4]~q  & ( (\CPU|mux2|z[5]~3_combout  & ((!\CPU|mux2|z[5]~2_combout  & (\CPU|rf|rf[9][4]~q )) # (\CPU|mux2|z[5]~2_combout  & ((\CPU|rf|rf[10][4]~q ))))) ) )

	.dataa(!\CPU|mux2|z[5]~2_combout ),
	.datab(!\CPU|rf|rf[9][4]~q ),
	.datac(!\CPU|rf|rf[10][4]~q ),
	.datad(!\CPU|mux2|z[5]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[4]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[4]~63 .extended_lut = "off";
defparam \CPU|mux2|z[4]~63 .lut_mask = 64'h0027002755275527;
defparam \CPU|mux2|z[4]~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N51
cyclonev_lcell_comb \CPU|mux2|z[4]~62 (
// Equation(s):
// \CPU|mux2|z[4]~62_combout  = ( \im|Mux20~2_combout  & ( \CPU|rf|rf[7][4]~q  & ( (\CPU|rf|rf[5][4]~q ) # (\im|Mux19~7_combout ) ) ) ) # ( !\im|Mux20~2_combout  & ( \CPU|rf|rf[7][4]~q  & ( (!\im|Mux19~7_combout  & ((\CPU|rf|rf[4][4]~q ))) # 
// (\im|Mux19~7_combout  & (\CPU|rf|rf[6][4]~q )) ) ) ) # ( \im|Mux20~2_combout  & ( !\CPU|rf|rf[7][4]~q  & ( (!\im|Mux19~7_combout  & \CPU|rf|rf[5][4]~q ) ) ) ) # ( !\im|Mux20~2_combout  & ( !\CPU|rf|rf[7][4]~q  & ( (!\im|Mux19~7_combout  & 
// ((\CPU|rf|rf[4][4]~q ))) # (\im|Mux19~7_combout  & (\CPU|rf|rf[6][4]~q )) ) ) )

	.dataa(!\im|Mux19~7_combout ),
	.datab(!\CPU|rf|rf[6][4]~q ),
	.datac(!\CPU|rf|rf[5][4]~q ),
	.datad(!\CPU|rf|rf[4][4]~q ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\CPU|rf|rf[7][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[4]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[4]~62 .extended_lut = "off";
defparam \CPU|mux2|z[4]~62 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \CPU|mux2|z[4]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N33
cyclonev_lcell_comb \CPU|mux2|z[4]~64 (
// Equation(s):
// \CPU|mux2|z[4]~64_combout  = ( \im|Mux17~5_combout  & ( \CPU|mux2|z[4]~62_combout  & ( (!\CPU|decode|alu_src~0_combout  & ((!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[4]~63_combout ))) # (\CPU|mux2|z[5]~1_combout  & 
// (\CPU|adder2|generate_N_bit_Adder[4].f|s~combout )))) ) ) ) # ( !\im|Mux17~5_combout  & ( \CPU|mux2|z[4]~62_combout  & ( (!\CPU|decode|alu_src~0_combout  & !\CPU|mux2|z[5]~1_combout ) ) ) ) # ( \im|Mux17~5_combout  & ( !\CPU|mux2|z[4]~62_combout  & ( 
// (!\CPU|decode|alu_src~0_combout  & ((!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[4]~63_combout ))) # (\CPU|mux2|z[5]~1_combout  & (\CPU|adder2|generate_N_bit_Adder[4].f|s~combout )))) ) ) )

	.dataa(!\CPU|decode|alu_src~0_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[4].f|s~combout ),
	.datac(!\CPU|mux2|z[5]~1_combout ),
	.datad(!\CPU|mux2|z[4]~63_combout ),
	.datae(!\im|Mux17~5_combout ),
	.dataf(!\CPU|mux2|z[4]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[4]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[4]~64 .extended_lut = "off";
defparam \CPU|mux2|z[4]~64 .lut_mask = 64'h000002A2A0A002A2;
defparam \CPU|mux2|z[4]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N27
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[4]~10 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  = ( \CPU|mux2|z[4]~66_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[4]~66_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|mux2|z[4]~64_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|mux2|z[4]~64_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[4]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[4]~10 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[4]~10 .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \CPU|alu|arithmetic|adder|mux0|z[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N57
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & !\CPU|mux3|z[4]~68_combout ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & ((!\CPU|mux3|z[4]~68_combout ) # (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ))) # 
// (\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & (!\CPU|mux3|z[4]~68_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout ),
	.datac(!\CPU|mux3|z[4]~68_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0 .lut_mask = 64'hFCC0FCC0C0C0C0C0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N0
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout  = ( \CPU|mux3|z[5]~141_combout  & ( \CPU|mux2|z[5]~61_combout  & ( !\CPU|decode|mov_src~2_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) ) ) # ( !\CPU|mux3|z[5]~141_combout  & ( 
// \CPU|mux2|z[5]~61_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|decode|mov_src~2_combout  & \CPU|mux3|z[5]~62_combout ))) ) ) ) # ( \CPU|mux3|z[5]~141_combout  & ( !\CPU|mux2|z[5]~61_combout  & ( !\CPU|mux2|z[5]~59_combout  $ 
// (!\CPU|decode|mov_src~2_combout  $ (!\CPU|decode|mux1|z[0]~2_combout )) ) ) ) # ( !\CPU|mux3|z[5]~141_combout  & ( !\CPU|mux2|z[5]~61_combout  & ( !\CPU|mux2|z[5]~59_combout  $ (!\CPU|decode|mux1|z[0]~2_combout  $ (((!\CPU|decode|mov_src~2_combout  & 
// \CPU|mux3|z[5]~62_combout )))) ) ) )

	.dataa(!\CPU|mux2|z[5]~59_combout ),
	.datab(!\CPU|decode|mov_src~2_combout ),
	.datac(!\CPU|mux3|z[5]~62_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(!\CPU|mux3|z[5]~141_combout ),
	.dataf(!\CPU|mux2|z[5]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0 .lut_mask = 64'h59A69966F30C33CC;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[5]~31 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[5]~31_combout  = ( \CPU|alu|arithmetic|mul|s [5] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout 
// ) ) ) # ( !\CPU|alu|arithmetic|mul|s [5] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[5]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[5]~31 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[5]~31 .lut_mask = 64'hC00CC00CF33FF33F;
defparam \CPU|alu|mux0|mux2|z[5]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N9
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[5]~35 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[5]~35_combout  = ( !\CPU|alu|mux0|mux2|z[13]~7_combout  & ( \CPU|alu|mux0|mux2|z[5]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|mux0|mux2|z[5]~31_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[5]~35 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[5]~35 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|alu|mux0|mux2|z[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N51
cyclonev_lcell_comb \CPU|mux1|z[5]~16 (
// Equation(s):
// \CPU|mux1|z[5]~16_combout  = ( !\mem_read~combout  & ( \CPU|alu|mux0|mux2|z[5]~35_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|mux0|mux2|z[5]~35_combout ),
	.datae(gnd),
	.dataf(!\mem_read~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[5]~16 .extended_lut = "off";
defparam \CPU|mux1|z[5]~16 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|mux1|z[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFEFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFEFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFDFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFEFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFC1FC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FE7FFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFBFD07C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FC7FFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFDF101C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F9BFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFF78000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000F87FFFFEFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFF78000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FBFFFFFBFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFF3C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FDFFFFFF7F7FFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFF800FFFFFFFFFFFFFFFFFFF9C0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000001FDFFFFDD3FEFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFDF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000001FFFFFFFFFEFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFCF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000003FFFFFF7FFFDFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFF78000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FBFFFE7EFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFF78000000FFBFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007F7FFCFFFFDBFFFFFFFFFFFFC00FFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFE000000F81FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000004FEFFFA8FB3FFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFBE1C0000380FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000EFDFFFBFF7FFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFBFF0800100007FFFFFFFFFFFFFFFFFFFFFFFF000000000000001FC7FFF3FFFFAFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFF80001E0001FFFFFFFFFFFFFFFFFFFFFFFE000000000000003D3FFFFFF6EFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFEFDC0000F8000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000F87FFFFFFDFEEFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N24
cyclonev_lcell_comb \image_controller|mux3|z[5]~88 (
// Equation(s):
// \image_controller|mux3|z[5]~88_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])) ) )

	.dataa(gnd),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~88 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~88 .lut_mask = 64'h0000000030003000;
defparam \image_controller|mux3|z[5]~88 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFF7EF42962FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFBBF9FFFFFFFFFEFFFFFFFF7EFD4DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFE7FFFFF70FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFBFFFFEBFFDFED8F072FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFF85FFFFBFF46BBBD817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF7F3FFFFFFFD7FFFFFFC2C4231";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "079FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF1FFFFFFFFFF3FFFFBE04E5F0415FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF8FFFF7FFFFFFFC7FFFB01F215404FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE7FFEFFFFFFFCFFFFFC7D2A6017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFBFFFFFFE7FFFF55FE8009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFDFFFDFFFFFFFDFFFFAFDE00BFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF008FFFFFFF33FF89E000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE207FFFFF4002FE380009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEC0000007F706D80013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFE000007C0000D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFFC00380CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38FFFC067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "19FFFFFFFFF97FFFFFBFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFE0FFFFFFC000000000000000000000000017FFFFFFFFFF7FFFFFFFFFFFFC803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFF87FFFFFE00000000000000000000000000FFFFFFFFFF7FFFFFFFFFFFFFD007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFD3FFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFF3FFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFBFFFFFFF8000000000000000000000001FFFFFFFFFEF7FFFFF7FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFE";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "7FFFFC7FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FEFFFFFF9FFFFBE000000000000000000000001FFFFFFFFFFFFFFFFEFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FF7FFFFFCFFFF88000000000000000000000000FBFFFFFFFFEFFFFF8FFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFBFFFFFE7FFFC000000000000000000000000077FFFFFFFDFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDDFFFFFFFFFFFF00000000000000000000000009FFFFFFFFDDFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF776FFFFFFFFFFC8100000000000000000000003BFFFFFFFF7FFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD97FFFFFFF3FC0700000000000000000000003C7FFFFFFDFFBFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF9FC0F00800000000000000000007FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C3FFFFFFFCFE7F00E0000000000000000001FFDFFFFFEE7FEFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFEFFE1F0000000000000000001FFEFFFFFFFFFEFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFE7FE3F0000000000000000007FFEFFFFFDFFFFFFFFFFFFFE03FFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFE1FE1F000000000000000000FFFFFFFFFFFFFFEFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFE1FF9FC00000000000000003FFFEFFFFFFFFFF9FFFFFFFF40FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF0FFC7E00000000000000007FFFEFFFFFDFFFF7FFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85F83F0000000000000000FFFFF7DFFFDFFFCFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF807C3E0000000000000001FFFFF733FFFFFF8FFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "FFFFFC00007C0007FFFFFFFFFFFFFFFFFFFFFF800000000000007F1FFFFFFF7FFDFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFF7BE0300780003FFFFFFFFFFFFFFFFFFFFFF00000000000001FC7FFFFFFF6EBBFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFDE0180600603FFFFFFFFFFFFFFFFFFFFFE00000000000000FFFFFFFFFFC7E7FFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFDE880C06007033FFFFFFFFFFFFFFFFFFFF80000000000000507FFFFFFFFE5FFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFEFA60602007001FFFFFFFFFFFFFFFFFFFF00000000000000F23FFFFFFFFFDFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFF87030";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "038007FFFFFFFFFFFFFFFFFFE00000000000000601FFFFFFFFFD2FBFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFF7BFC781801C007FFFFFFFFFFFFFFFFFFC00000000000000401FFFFFFFFFDFDFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFE3C0C00E007FFFFFFFFFFFFFFFFFF000000000006000001FFBFFFFFFFF7FFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFF0F06006007FFFFFFFFFFFFFFFFFC000000000007200001FF3FFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFEFFF87838020073FFFFFFFFFFFFFFFF8000000000006400000FE7FFFFFFDFDFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFF7FF83CFE01003BFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFF0000000000006FFE00C7CFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F3FC0801DFFFFFFFFFFFFFFFC0000000000001FFC017F9FFFFFFFFEFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFBFFF0F8FE0C00FFFFFFFFFFFFFFFF00000000000003FF8017E3FFFFFFFF3FFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFDFFF8FC3E0600FFDFFFFFFFFFFFFC00000000000001FF8037AFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFC7C1F320FFFE1FFFFFFFFFFE000000000000001FF00D8DFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF27E01F80FFFF03FFFFFFFFF8000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "000000000001FF00677FFFFFFFFFFFFFFFFBFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF80FE07FFF80BFFFFFFFC00000000000000001E01C6FFFFFFFFFFFFFFFFFFDFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF803703FFF8007FFFFFE00000000000000000160FFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF88138FFFFC0000FFF80000000000000000000C3FFFFFFFFFFFFFFFEFFFFFFF2007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFB7FC601FFFFFE000000000000000000000000000C7FFFFFFFFEFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFF7C1FFFFFE00000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF803F1F0000000000000007FFFFFFFBFFFFFF0FFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FE4000000000000000FFFFFFAFFFEFFFE1FFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF0001F0000000000000001FFFFFF9F7FFFFFC3FFFFFFFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FE000000000000007FFFFFFFFFFDFFF83FFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000E000000000000030FFFFFFFFFFFFFE17FFFFFFD17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFE420000F80000000000007E1FFFFFBFFFBFFC3FFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0380007C000000000003FFEFFFFFCFDFCFF8BFFFEFFF4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF78660003E00000000000FFFF7FFFFFBEFFDF2FFFFB7FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EE70000300000000007FEFFBFFFF7EFFF7CFFFFD3FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFF1800020000000003FFFFFDFFFECEFDF99FFFF3FFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "FFEFF940000000000000FFFFFFFFFFFFFFF6DDFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9F1A00000000000FFFFEFFEFFFEFF17FDFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFDFDC00000007FFFFFFFFE7FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43F1E3F30027FFFFFFFEFFF7FF77EFFC7FFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE36FDF9FBFFFFFFFFFFFEFFFFFFD7DFFBFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFBF7FFF7F";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "FFFFFBAFFFFFFFFBFFFF7F97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFE7BFFFDFFFFFFFF3FFF3FFFBFDFEDFFFFFFF87F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFDEFFFE7FFFFF7FAFFEFFFFBFEFFDDCF7F7F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF7FFFFF7F6FFDFFFEFFFBFFB7FBD7C7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB3BFFBFFFFF9C4FFDFFFE7FFBEFD15143FFB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEEFF9FFFFFF3FFFBF";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N36
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout )))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout )))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  
// & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ))))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \image_controller|mux3|z[5]~89 (
// Equation(s):
// \image_controller|mux3|z[5]~89_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// !\image_controller|mux3|z[5]~88_combout ) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( !\image_controller|mux3|z[5]~88_combout  ) ) ) # ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout  & ((!\image_controller|mux3|z[2]~63_combout ) # 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|mux3|z[5]~88_combout )))) # (\mux4|z[17]~4_combout  & (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// (!\image_controller|mux3|z[5]~88_combout ))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[5]~88_combout ) # 
// ((!\mux4|z[17]~4_combout  & !\image_controller|mux3|z[2]~63_combout )) ) ) )

	.dataa(!\mux4|z[17]~4_combout ),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|mux3|z[5]~88_combout ),
	.datad(!\image_controller|mux3|z[2]~63_combout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~89 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~89 .lut_mask = 64'hFAF0BA30F0F03030;
defparam \image_controller|mux3|z[5]~89 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFF80083FFFBF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFC0007FFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFF80007FFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFFFFFFFFFFC0007FFFFFE000000000000FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFFFFFFFFFFE000FFFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003FFFFFFFFFFFFFFE000FFFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFE7FFFFFFFE000FFFFFFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000FFFFFEFFFFFFFFE000DFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFE00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000FBFFF3C17FFFFFF0017FFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000065FF0FF3BFFFFFF000FFFD7FFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000007FFFFFFF7FFFFFF0007F683FFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000005FFEFFFBFFFFFFF801FF201FFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFF3FF7FFFFFFF803FF800FFFF0000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFF9FF7FFFFFFF803FE001FFFF0000000000FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFEFFFFFFFFFFC03FF001FFFF0000000000FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFF79FFF9FFFFC01FC000FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFF7BFDFFFFC01FE000FFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFF7FBFFFFC03FE0007FFFC000000001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000003FFFFBFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFBFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFBFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFEFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFEFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "07FFFF7FFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFDFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFEFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFCFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFF8003FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFCFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFF5FFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000FFFFEFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFDFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFF9FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFDFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FE001FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFDFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFDFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFBBFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFEFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFDEFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFF7FFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFF7FFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFEFFFFFFFFFFFFFFFFFFFFF8007FFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFF3EEBFFFFFFFF800001FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFF9FFFFFDFFFF3000001FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFB75FFFFFFFFFF1000001FFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFF1000003FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFA000003FFFFFFFBFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000001FFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFF7FFFFFFFFFFFFFFF100000FFFFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFF300000FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFEFFFFFFFFFFFFFFFE300000FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFDFFFFFFFFFFFFFFFF600001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFF6FF200001FFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFF7FFFFFFFFFFFFFDF7600001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFEFFFFFFFFFFFFFFFFFC00001FFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFD5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFEFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFDFFFFFFFFFFFFFFFFFF800007FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000FFFFFFFBFBFFFFE0FFC000FFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFFE7CFFFFE07F80007FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000007FFFFFDFFFFFFFE0FF80007FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFDF9FFFFFE07FC0003FFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFBFFFE07E80003FFFC000000001FFBFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFBC7FFF08400007FFFC000000003FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFFFFDFFFFB00000007FFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFCFF300000007FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000001FFFFFFFFFFFDDB00000003FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000FFFFFEFFF6FFBF00000003FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFC0000000000000000FFFFFFFFFF7EFF00000003FFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFBF80000007FFF8000000003FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFDFFFFDFF80000007FFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFF80000007FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000007FFFFFFFFFFFFF80000007FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "FFFF80000000000000003FFFFFFF9FFFFFC000000FFFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000003FFFFFFF9FFFFFC000000FFFFC180000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFC000000FFFFE18000000FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFFFFFFFFFC000000FFFFE100000007FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000003FFFFFFFEFFFFFC0000017FFFE18000000FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "000000001FFFFFFFDFFFFFC000001FFFFE180000007FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFFFFFBFFFC000000FFFFE08000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFE000001FFFFE1C000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFFFFFF6FFFC000003FFFFF1C000000FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFF7F7FFFE000001FFFFE08000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFF7FFE000003FFFFE0C000001FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFEFFFFFFE000002FFFFF08000001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000FFFFFFFDFFFFFE0000037FFFF88000003FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000FFFFFFFFFFBFFE000003BFFFF88000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000007FFFFFFFFFFFFE000007BFFFE18000001FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFDFFE0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00007BFFFE18000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000007FFFFFFFFFFFFE000007BFFFE18000007FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFF7FFFF00000FFFFFF18000007FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000007FFFFFFFF7DFFF000007FFFFF18000007FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFF7FFFE00001FFFFFF1C000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000003FFFFFFFF7FFFE00000FFFFFF9C";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "000007FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFF7FFFF00001FFFFFF1E00000FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFF4000FFFFFFF1800000FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFDFFF3C01FFFFFFF1800001FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFE0E03FFFFFFF9000001FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFF3F85FFFFFFFB000001FFFFFFB";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N39
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & 
// !\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout  & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) # (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout )))) ) ) ) # ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ))))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N33
cyclonev_lcell_comb \image_controller|mux3|z[5]~47 (
// Equation(s):
// \image_controller|mux3|z[5]~47_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # ((\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37~portadataout )) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[0]~15_combout ),
	.datac(gnd),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datae(gnd),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~47 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~47 .lut_mask = 64'h00330033AABBAABB;
defparam \image_controller|mux3|z[5]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE70B1FE67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD60000178800DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA00000000EA000057FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000001F90000013FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900000000000FF40000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FD8000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000007FE800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000000009FFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000001FFFB000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000008FFFDE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFE00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFF00000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003FFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N9
cyclonev_lcell_comb \image_controller|mux3|z[5]~90 (
// Equation(s):
// \image_controller|mux3|z[5]~90_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & ( (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1])) ) )

	.dataa(gnd),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~90 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~90 .lut_mask = 64'h0000000030003000;
defparam \image_controller|mux3|z[5]~90 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFF3BF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFF7FF800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFE7FF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFBFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFAFFF0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFBDFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFF7FFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFDDFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFF7F800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFDFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "000000000000003FFFFFFFFFFFFFFFFFFFFFB00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF8000000000000000000001FFFFFFFFFFFFFFFFFF7DFF00003FFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFF6BFE0001FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFE8FFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF800000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "0003FFFFFFFFFFFFFFFFDFFFC003FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFBFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFBDFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFEFC000000000000000000000003FFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8000000000000000000000001FFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8000000000000000000000003FFFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E0000000000000000000000007FFFFFFFFFFEFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "C0000000000000000000000007FFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC0000000000000000000000007FFFFFFFFFFFFFFFFFFDFFE0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF70000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000000000000000000000000FFFFFFFFFFFFFFFFFFFF3FF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFD7F0000000000000000000000001FFFFFFFFFFFFFFFFFFFFBFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFAFE000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "0000000000001FFFFFFFFFFFFFFFFFFFF7FFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFDB80000000000000000000000001FFFFFFFFFFFFFF7FFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF3F80000000000000000000000003FFFFFFFFFFFFFF7FFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFEFF80000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFDFE00000000000000000086000003FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFDE0000000000000007FFFFFFFE0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "1FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF7FC00000000000003FFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF7FE000000000000FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE7FC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFCFF800000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFDFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "FFE0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFEFDFFFFFEF00000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFCFDFFFFFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFEFFFFFFFFF800000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000000000000000000000FFFEFFFFFFFDF800000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30000000000000000000000001FFFEFFFBFFFDFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFBFFFFFFDFC00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000000000000000000000FFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30000000000000000000000002FFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFF3FFF00000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000000000000000000000007FFFFFFFFFFAFFFE0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000000000000000000C7FFFFFFFBFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7000000000000000000000003FFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF000000000000000000000001FFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE000000000000000000000007FFFFFFFFFFFFFFFFBC0000000000000000000003FFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF78000000000000000000000003FFFFFFFFFFFFFFFFF80000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000FFFFFFFFFFEFFFFFFDC00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFEBFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C000000000000000000000001FFFFFFFFFFFFFFFFFFE00000000000000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFC000000000000000001FFFFFB8000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000001FFFFFD8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000007FFFFDC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000002DBFFFFFE0000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000000007FDFFFFFE00000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFF00000000000000000003FFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000FFDFFFFFF800000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000BFFFFFFFF800000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001DFFFFFFFFE000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000001F7FFFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "0000000000000007FCEFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFF6FFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000DFFDFFFFFFB00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000000000FFFDFFFFFFF000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "001FFFBFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFF7FFFFFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFBC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFDA1FFFFFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFB7FFFFFFFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N48
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout )))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1])) # (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout )))) ) ) ) # ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ))))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \image_controller|mux3|z[5]~91 (
// Equation(s):
// \image_controller|mux3|z[5]~91_combout  = ( \image_controller|mux3|z[2]~75_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\image_controller|mux3|z[5]~90_combout ) ) ) ) # ( !\image_controller|mux3|z[2]~75_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout 
//  & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\image_controller|mux3|z[5]~90_combout ))) ) ) ) # ( 
// \image_controller|mux3|z[2]~75_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (\mux4|z[17]~4_combout  & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )) # (\image_controller|mux3|z[5]~90_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[5]~90_combout ),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\mux4|z[17]~4_combout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datae(!\image_controller|mux3|z[2]~75_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~91 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~91 .lut_mask = 64'h0000050D50D055DD;
defparam \image_controller|mux3|z[5]~91 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFEFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF8000000000000000000007FFFFFFFFFFFFFFF7FFE03FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFDFFFE03FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "000000000000000000003FFFFFFFFFFFFFFDFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFDFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFF7FFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000001FFFFFFFFFFFFFEBFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFEFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C00000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "000000000FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000000000000000007FFFFFFFFFFFFCFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC000000000000000000003FFFFFFFFFFFFDFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFBFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0000000000000000000000FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000000000000000007FFFFFFFFFFCFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFC0000000000000000000007FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFF96F";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N39
cyclonev_lcell_comb \image_controller|mux3|z[5]~86 (
// Equation(s):
// \image_controller|mux3|z[5]~86_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~86 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~86 .lut_mask = 64'h000000000000C0C0;
defparam \image_controller|mux3|z[5]~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFAFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF869CFFFDFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFD1FFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFE7FFFBFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF7FFFFFFFFFFFFDFFFFFFFE00000158000000000000007FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF3FBFFFFFFFFFFFF7FF3FFFFFFFFFFFFFFFFFFFFFFFF00000010000000000000007FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFF9FFFEDFFFFFFFFFFFFFFFFFFFFFE00000014000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000001FFFFFFFFE7EFF7FFFFFFFFFFFFFFFFFFFFFC0000000C000000000000007FFFFFFFFDFFFFFFFFFFFFFFFFFFFF80000000000007FFFFFFFDD7E7FFFFFFFFFFFFFFFFFFFBFC00000000000000000000003FFFFFFFF9FFFFFFFFFFFFFFFFFFF00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000007FFFFFFF37F3FFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFF7FFFFFFFFFFFFFFFFFC0000000000000000FFFFFFFF767FFFFFFFFFFFFFEFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFFFFFFF07FFFFFFFFFFF7FFFFFFFFF800000000000000000000000FFFFFFFFFFFFF7FFFFFFFFFFFF00000000000000000001FFFFFFF4FFFFFFFFFFFBFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFF7FFFFFFFFFFF8000000000000000000003FFFFFFCFFFFFFFFFFFFEFFFFFFFFF800000000000000000000000FFFFFFFFBFFFFFFFFFFFFFFFE0000000000000000000000F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "FFFFFDFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFBFFFF7FFFFFFFFFF800000000000000000000003FFFFFFFFFFFFFFFFFFF7FFFFFFFE000000000000000000000000FFFFFFFFBFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFBFFFFFFFE0000000000000000000000007FFFFFFDBFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFF7FFFF7FFFFFFFFC000000000000000000000000001FFFEFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "000007FFFFFFFFFDFFFFFF000FB80000000000000000001FFFFFFFFFFFF80FFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFBFFFFF800FF00000000000000000001FFFFFFFFFFFFC3FFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFD7FFFFF801FFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFC01FFE0000000000000000000FF7FFFFFFFFFFFFFFFFFFFFC0000002FE000000000000000000000000007FFFFFFFFFFFFFFFC01FFC0000000000000000001FF7FFFFFFFFFFFFFFFFFFFFC000003FFFC00000000000000000000000003FFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFC01FFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFF80000000000000000000000003FFFFFFFFFFFFFFFE01FFC0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFF0000000000000000000000001CFFFFFFFFFFFFFFE01FFEF000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFE000000000000000000000001CFFFFFFFFFFFFFFF01FFFFC00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFC00000000000000000000000FFFFFFFFFFFFFFFF00FFFFA00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000000005FFFFFFFFFFFFFFF8";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "1FFFFF00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFFFF81FFFF7C0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFC1FFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFFC0FFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000FFFFFFFFFFFFFFFC0FFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFE1FFFFFF00000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFE0BFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFF03FFBFD8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFFFFFFFFFFFF05EDBFDE000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFF00203FFE1E0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000001FFFFFFFFFFFFFFF80003FFE1E0000000000000F";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "FFFFFBFF80000000000000000000000000000000000000000FFFEFFFFFFFFFFFFFFFE0F80000000000000000000001FFFF7FFFFFFFFF000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFC0D80000000000000000000000FFFFFFFFFFFFFE000000000000000000000000000000000000000003FFF7FFFFFFFFFFFFFFE0F800000000000000000000007FFE8FFEFFFB7E000000000000000000000000000000000000000001FFFFFFFFFFFFFF7FFDE8FD0000000000000000000000FFFFCFFEFFFFFC000000000000000000000000000000000000000001FFFBFFFFFFFFFFFFFED9FFA0000000000000000000007FFFDFFFFFF7F80000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "000000000000000000000000000000000000007FFEFFFFFFFFFFFFFF78FF8000000000000000000000FFFF3FFFFFF7F00000000000000000000000000000000000000000003FFF73FFFFFFFFFFFBF7DFC0000000000000000000007FFF7FFFFFF7E00000000000000000000000000000000000000000003FFFF7FFFFFFFFFFFFFFC7F0000000000000000000007FFDBFFFFFF7E00000007000000000000000000000000000000000000FFFF7FFFFFFFFFFFFBF81F0000000000000000000003FFFBFFFFFF7C0000000FC000000000000000000000000000000000007FFF7FFFFFFFEFFFFC50178000000000000000000007FFF7FFFFFF7C0000001FE00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "0000000000000000000000000007FFF7FFFFFFFFFFFFE000FE000000000000000000007FFFFFFFFFF580000003FE000000000000000000000000000000000003FFF7FFFFFFFFEFFFE0003D000000000000000000007FFF7FFFFFF10000000FFF000000000000000000000000000000000001FFFCBFFFFFFAEFFFF0003EC00000000000000000003FFFFFFFFFF000000EBFFF800000000000000000000000000000000000FFFFFFAFFFFFEFFFF8003F800000000000000000003FFFFFFFFFF200001FFFFFC000000000000000000000000000000000007FFFDFFFCFFDEFDFF8001FC00000000000000000001FFAFFFF7FF000003FFFFFE0000000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000007FFFDEFCF7FEDFFFF8000F800000000000000000001FFFFFFF7FF830007FFFFFF000000000000000000000000000000000003FFF83FFFFFADE3FFC001E800000000000000000003FFFFFFF7FFDF000FFFFFFF800000000000000000000000000000000000FFFFCFFFFF7FFFFFE0006000000000000000000001FFBFFFFFFFDF001FFFFFFFE00000000000000000000000000000000000FF7FFFFFDEFFFFFFE000E400000000000000000003FFBFFFFFFFFF803FFFFFFFF800000000000000000000000000000000007F7FFFFFF9EFFFFFF000FA00000000000000000003FFFFFFFFFFFF807FFFFFFFF800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFF80000000000000000000000003FFFFFFB7FFFF7FFFFFFFF00000000000000000000000000007FFE7FFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFF7FFFF7FFFFFFFC00000000000000000000000000003FFF7FFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFF6FFFFFFFFFFFFF0000000000000000000000000000003FFBFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFEFFFFFBFFFFFFC0000000000000000000000000000001FFBFFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "FFFC0000000000000000000000000FFFFFFEFFFFFBFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFEEFFFFFFFFFFFE000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFDFFFFFFFFFFFC000000000000000000000000000000001FDFFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFEDFFFFFDFFFFF80000000000000000000000000000000007F7FFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFDFFFFFDFFFFE00000000000000000000000000000000003E7FFFFFFFFFFFFFFFFFFFE00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "000000000000000007FFFFDDFFFFFDFFFFC00000000000000000000000000000000001F7FFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFDDFFFFFDFFFFC000000000000000000000000000000000007DFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFDBFFFFFFFFFF0000000000000000000000000000000000003EFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFBFFFFFFFFFE0000000000000000000000000000000000001F7FFFFFFFFFFFFFFFFFFE00000000000000000000000001FFFFFBFFFFFFFFFC00000000000000000000000000000000000007BFFFFFFFFFFFFFFFFFFF00000000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "000003FFFFBFFFFFFDFFFC00000000000000000000000000000000000007E7EDFFFFFFFFFFFFFFFE00000000000000000000000003FFFFBFFFFFFDFFF000000000000000000000000000000000000001FC7EFFFFFFFFFFFFFFFF00000000000000000000000001FFFFF7FFFFFFDFE000000000000000000000000000000000000000FFFF7FFFFFFFFFFFFFFF80000000000000000000000001FFFF7FFFFFFBFFE0000000000000000000000000000000000000007FFFBFFFFFFFFFFFFFFF00400000000000000000000001FFFFFFFFFFFBFF80000000000000000000000000000000000000003FFFCFFFFFFFFFFFFFFF81680000000000000000000000FFFF5F";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N12
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])) # (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1])) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout  & 
// ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout )))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout  & (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \image_controller|mux3|z[5]~87 (
// Equation(s):
// \image_controller|mux3|z[5]~87_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout  & (!\image_controller|mux3|z[2]~63_combout  & 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[5]~86_combout )))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// !\image_controller|mux3|z[2]~66_combout  & ( (\image_controller|mux3|z[5]~86_combout  & (!\mux4|z[17]~4_combout  & !\image_controller|mux3|z[2]~63_combout )) ) ) )

	.dataa(!\image_controller|mux3|z[5]~86_combout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\mux4|z[17]~4_combout ),
	.datad(!\image_controller|mux3|z[2]~63_combout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~87 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~87 .lut_mask = 64'h5000D00000000000;
defparam \image_controller|mux3|z[5]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \image_controller|mux3|z[5]~92 (
// Equation(s):
// \image_controller|mux3|z[5]~92_combout  = ( \image_controller|mux3|z[0]~69_combout  & ( \image_controller|mux3|z[0]~70_combout  & ( (\image_controller|mux3|z[5]~89_combout  & (!\image_controller|mux3|z[5]~47_combout  & 
// (!\image_controller|mux3|z[5]~91_combout  & !\image_controller|mux3|z[5]~87_combout ))) ) ) ) # ( !\image_controller|mux3|z[0]~69_combout  & ( \image_controller|mux3|z[0]~70_combout  & ( (!\image_controller|mux3|z[5]~47_combout  & 
// !\image_controller|mux3|z[5]~91_combout ) ) ) ) # ( \image_controller|mux3|z[0]~69_combout  & ( !\image_controller|mux3|z[0]~70_combout  & ( (\image_controller|mux3|z[5]~89_combout  & (!\image_controller|mux3|z[5]~91_combout  & 
// !\image_controller|mux3|z[5]~87_combout )) ) ) ) # ( !\image_controller|mux3|z[0]~69_combout  & ( !\image_controller|mux3|z[0]~70_combout  & ( !\image_controller|mux3|z[5]~91_combout  ) ) )

	.dataa(!\image_controller|mux3|z[5]~89_combout ),
	.datab(!\image_controller|mux3|z[5]~47_combout ),
	.datac(!\image_controller|mux3|z[5]~91_combout ),
	.datad(!\image_controller|mux3|z[5]~87_combout ),
	.datae(!\image_controller|mux3|z[0]~69_combout ),
	.dataf(!\image_controller|mux3|z[0]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~92 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~92 .lut_mask = 64'hF0F05000C0C04000;
defparam \image_controller|mux3|z[5]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N57
cyclonev_lcell_comb \CPU|rf|rf~12 (
// Equation(s):
// \CPU|rf|rf~12_combout  = ( \mux1|z[9]~1_combout  & ( \image_controller|mux3|z[5]~92_combout  & ( (\reset~input_o  & (((!\comb~12_combout  & \mem_read~combout )) # (\CPU|mux1|z[5]~16_combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( 
// \image_controller|mux3|z[5]~92_combout  & ( (\reset~input_o  & \CPU|mux1|z[5]~16_combout ) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\image_controller|mux3|z[5]~92_combout  & ( (\reset~input_o  & ((\CPU|mux1|z[5]~16_combout ) # (\mem_read~combout ))) ) ) ) # ( 
// !\mux1|z[9]~1_combout  & ( !\image_controller|mux3|z[5]~92_combout  & ( (\reset~input_o  & (((\comb~12_combout  & \mem_read~combout )) # (\CPU|mux1|z[5]~16_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\comb~12_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\CPU|mux1|z[5]~16_combout ),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\image_controller|mux3|z[5]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~12 .extended_lut = "off";
defparam \CPU|rf|rf~12 .lut_mask = 64'h0155055500550455;
defparam \CPU|rf|rf~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y26_N50
dffeas \CPU|rf|rf[2][5] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][5] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N0
cyclonev_lcell_comb \CPU|mux2|z[5]~60 (
// Equation(s):
// \CPU|mux2|z[5]~60_combout  = ( \CPU|rf|rf[3][5]~q  & ( \im|Mux19~7_combout  & ( (\im|Mux20~2_combout ) # (\CPU|rf|rf[2][5]~q ) ) ) ) # ( !\CPU|rf|rf[3][5]~q  & ( \im|Mux19~7_combout  & ( (\CPU|rf|rf[2][5]~q  & !\im|Mux20~2_combout ) ) ) ) # ( 
// \CPU|rf|rf[3][5]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[0][5]~q ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[1][5]~q )) ) ) ) # ( !\CPU|rf|rf[3][5]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & ((\CPU|rf|rf[0][5]~q 
// ))) # (\im|Mux20~2_combout  & (\CPU|rf|rf[1][5]~q )) ) ) )

	.dataa(!\CPU|rf|rf[2][5]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[1][5]~q ),
	.datad(!\CPU|rf|rf[0][5]~q ),
	.datae(!\CPU|rf|rf[3][5]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~60 .extended_lut = "off";
defparam \CPU|mux2|z[5]~60 .lut_mask = 64'h03CF03CF44447777;
defparam \CPU|mux2|z[5]~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \CPU|mux2|z[5]~61 (
// Equation(s):
// \CPU|mux2|z[5]~61_combout  = ( \CPU|mux2|z[5]~51_combout  & ( (!\CPU|mux2|z[5]~52_combout  & ((\CPU|mux2|z[5]~60_combout ) # (\im|Mux18~3_combout ))) ) ) # ( !\CPU|mux2|z[5]~51_combout  & ( (\im|Mux18~3_combout  & !\CPU|mux2|z[5]~52_combout ) ) )

	.dataa(!\im|Mux18~3_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~60_combout ),
	.datad(!\CPU|mux2|z[5]~52_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[5]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[5]~61 .extended_lut = "off";
defparam \CPU|mux2|z[5]~61 .lut_mask = 64'h550055005F005F00;
defparam \CPU|mux2|z[5]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N39
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[5]~9 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[5]~9_combout  = ( \CPU|mux2|z[5]~59_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[5]~59_combout  & ( !\CPU|mux2|z[5]~61_combout  $ (!\CPU|decode|mux1|z[0]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[5]~61_combout ),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[5]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[5]~9 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[5]~9 .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \CPU|alu|arithmetic|adder|mux0|z[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  = ( \CPU|mux3|z[5]~63_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[5]~9_combout  & 
// (!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & !\CPU|mux3|z[4]~68_combout )) ) ) ) # ( !\CPU|mux3|z[5]~63_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[5]~9_combout ) # 
// ((!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & !\CPU|mux3|z[4]~68_combout )) ) ) ) # ( \CPU|mux3|z[5]~63_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[5]~9_combout  & 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout ) # (!\CPU|mux3|z[4]~68_combout ))) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & 
// (!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & !\CPU|mux3|z[4]~68_combout )))) ) ) ) # ( !\CPU|mux3|z[5]~63_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[5]~9_combout ) # 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout ) # (!\CPU|mux3|z[4]~68_combout ))) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & 
// (!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout  & !\CPU|mux3|z[4]~68_combout ))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[5]~9_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[4]~10_combout ),
	.datad(!\CPU|mux3|z[4]~68_combout ),
	.datae(!\CPU|mux3|z[5]~63_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0 .lut_mask = 64'hFEEAA880FAAAA000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N3
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & 
// (!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & !\CPU|mux3|z[6]~58_combout )) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ) # (!\CPU|mux3|z[6]~58_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & ((\CPU|mux3|z[6]~58_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ))) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout  & (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & \CPU|mux3|z[6]~58_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ),
	.datad(!\CPU|mux3|z[6]~58_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s .lut_mask = 64'h0CCF0CCFF330F330;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N27
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[7]~30 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[7]~30_combout  = ( \CPU|alu|arithmetic|mul|s [7] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [7] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~combout )) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[7]~30 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[7]~30 .lut_mask = 64'h00A000A050F050F0;
defparam \CPU|alu|mux0|mux2|z[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N18
cyclonev_lcell_comb \CPU|mux1|z[7]~2 (
// Equation(s):
// \CPU|mux1|z[7]~2_combout  = ( !\mem_read~combout  & ( \CPU|alu|mux0|mux2|z[7]~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_read~combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[7]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[7]~2 .extended_lut = "off";
defparam \CPU|mux1|z[7]~2 .lut_mask = 64'h00000000FFFF0000;
defparam \CPU|mux1|z[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000007FFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000007FFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "000000007FFFFFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000007FFFFFF000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000007FFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000018000000000007FFFFFFC00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000018000000000007FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04000DFF8008000000FFFFFFFF00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A01FFFFC0000000017FFEFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFE08000000001FFB07FFFC0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA001FFF40000000001FF803FFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFF80000000001FF001FFFE0000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF80000000001FF000FFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FF80000000001FE000FFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFC0060000001FE000FFFF8000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000087FE0000001FC000FFFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFC0000001FC000FFFFC000000001FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007F3007FDFFFFFFFF9000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FF003FFFFFFFFFF9000003FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFC8FFFFFFFFFFFB000003FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFFB000003FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFFFFFFFF1000007FFFFFFF7FFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000007FFFFFFFFFFFFFFF3000007FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFF2000007FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFF200000FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFF200000FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFE200000FFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFE600001FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFE600001FFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFFFFFFFFFFFFFFFF600003FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFC00003FFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFC00003FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFC00007FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFC00007FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFFF80000FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFE00000002000000000000FFFFE18000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000060000000001FFFFE18000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000060000000000FFFFE08000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000F0000000001FFFFE08000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000080F0000000003FFFFF1C000001FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "000000F8000000003FFFFF18000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000100F8000000003FFFFF18000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000030F8000000003FFFFF18000001FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000FC000000003FFFFF18000003FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FC000000003FFFFF18000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FE0000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00003FFFFF18000003FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FC000000003FFFFF18000003FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FC000000007FFFFF18000007FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FE00000000FFFFFF1C000007FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FC00000000FFFFFF9C000007FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FC00000001FFFFFF1C";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FC00000003FFFFFF1C00000FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007C00000007FFFFFF9C00000FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007E0004000FFFFFFF9800000FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007E0007C01FFFFFFF9800001FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007E0007C03FFFFFFF9800001FFFFFFD";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "F80000FFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFF0003FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000DFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0006FFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFF0007FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FC0000003FC0007FFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF0000007FC0007FFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000207F8000007FC0007FFFE000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000607F800000FF80007FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000FC00000FF00007FFFC000000001FFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007F804007800003FFFC000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000003FC04400000003FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FF00C00000003FFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FE3C00000007FFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000010009FC7800000007FFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFF000000007FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FC000000007FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000002000020000000007FFFC000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFC000000060000000000007FFFC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000060000000000007FFFE100000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFE100000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000030000000000007FFFE18000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003000000000000FFFFE18000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N57
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout )))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & 
// ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout )))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N51
cyclonev_lcell_comb \image_controller|mux3|z[7]~59 (
// Equation(s):
// \image_controller|mux3|z[7]~59_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~15_combout ) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~15_combout  ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~15_combout ),
	.datad(gnd),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~59 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~59 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \image_controller|mux3|z[7]~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "000000000000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "0007FFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000003FFFFFFFFFFFFFFFFFFFF80000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000FFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFE000000000000000003FFFFFF8000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001FFFFFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFFC0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000001E3FFFFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003FFFFFFFF00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFE00000000000000000007FFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000FFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "0000000000000001FFFFFFFFFE0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000BFFFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "003FFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000007FFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000007FFFFFFFFFFFE0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "FFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFE0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000003FFFFFFFFFFFF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFF80000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFFFC00000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000FFFFFFFFFFFFFC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFE000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFE00000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFFFFFF0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000003FFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000007FFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000007FFFFFFFFFFFFFFFFFC0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFFFFFFFFFFFFFFFFFF00000000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFC000000000000000000000001FFFFFFFFFFFFFFFFFFF00000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000003FFFFFFFFFFFFFFFFFFFC00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000003FFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "C0000000000000000000000007FFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFCFFF0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFE7FFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFF3FFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "0000000000001FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "3FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N54
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  
// & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000001FC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FE000000FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000001FF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000001FFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000003FFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000001FFFE000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000FFFF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000FFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000007FFFFE0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000003FFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000003FFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000003FFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N9
cyclonev_lcell_comb \image_controller|mux3|z[7]~76 (
// Equation(s):
// \image_controller|mux3|z[7]~76_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1])) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~76 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~76 .lut_mask = 64'h000000000A000A00;
defparam \image_controller|mux3|z[7]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N12
cyclonev_lcell_comb \image_controller|mux3|z[7]~77 (
// Equation(s):
// \image_controller|mux3|z[7]~77_combout  = ( \image_controller|mux3|z[2]~66_combout  & ( \image_controller|mux3|z[2]~75_combout  & ( ((\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2])) # (\image_controller|mux3|z[7]~76_combout ) ) ) ) # ( !\image_controller|mux3|z[2]~66_combout  & ( \image_controller|mux3|z[2]~75_combout  & ( (\mux4|z[17]~4_combout  & 
// (((\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2])) # (\image_controller|mux3|z[7]~76_combout ))) ) ) ) # ( 
// \image_controller|mux3|z[2]~66_combout  & ( !\image_controller|mux3|z[2]~75_combout  & ( (!\mux4|z[17]~4_combout  & (((\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & 
// !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2])) # (\image_controller|mux3|z[7]~76_combout ))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datab(!\image_controller|mux3|z[7]~76_combout ),
	.datac(!\mux4|z[17]~4_combout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\image_controller|mux3|z[2]~66_combout ),
	.dataf(!\image_controller|mux3|z[2]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~77 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~77 .lut_mask = 64'h0000703007037733;
defparam \image_controller|mux3|z[7]~77 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF067FFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFF1FFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFC1FCFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFF0FF8FFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFF000FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFE3FF1FFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFF9FFF1FFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFE3FFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFE3FFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF07DFE7FFFFFFFFFFFF800FFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFD7FDFC7FFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFDFF87CFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFF0FDFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFB1F9FFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21F1FFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N36
cyclonev_lcell_comb \image_controller|mux3|z[7]~73 (
// Equation(s):
// \image_controller|mux3|z[7]~73_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])) ) )

	.dataa(gnd),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~73 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~73 .lut_mask = 64'h0000000030003000;
defparam \image_controller|mux3|z[7]~73 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFEFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFF7FFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFF7FFFFFFA01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFE7FFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "FFFFFEFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFCFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFDFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFE3FFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFF83FFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFE007FFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFF8003FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFF1801FFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFE0001FFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFE0000FFFFFFFFFE07FFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFC00001FFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFC00003FFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFE00003FFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FEFFFE00007FFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FCFFFC00007FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "FFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C3FFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91C7FFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB81FFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE061FFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC083FFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFE07FFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFE1FFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73FFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE39FFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000707FF800007FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000707FF00000FFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000060FFE00001FFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000FFE00007FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF000000007FC0000FFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE00000403FC0001FFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFC0FF00000303FB0007FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF00FF800003C100601FFFFCFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFF801FFC00009F000803FFFE7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFC000FFE0001FF02060FFFFEFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFF07EFFFFFFFFFFFFFF0000FFE0001FF00FE3FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE7FFFFFFFFFFF00001FFF0001FFF87BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE3E3FFFFFFF8000001FFF8000FFF077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC0CFFD800000001FFF800CFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFE04000000000001FFF801EFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFF80";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "000007F00001FFFC03FD807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFE0000007FC000FFFFC03FF20FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFF800000FFD001FFFFC01FE63FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFF800000FFF003FFFF8007E07BCCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C7FFC000007FB003FFFF8007F0E7A087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F1FFE000000C0007F";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFE000FF0876DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FE0000000001FFFFEC00FFF8E3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF0000000003FFFFF8007FF987F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC000000007FFFFF4003FF21F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE000000007FFFFFC003FC67E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC00000003FFFFF8007FFDFE";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFC0001A0F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFC00FC03803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFF00000003FFFFC002DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFC0000001FFFFF8E010007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFF7000007FFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000000FFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000001FFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000801A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N30
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) # (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31~portadataout )) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  & \image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00550F33FF550F33;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N36
cyclonev_lcell_comb \image_controller|mux3|z[7]~74 (
// Equation(s):
// \image_controller|mux3|z[7]~74_combout  = ( \image_controller|mux3|z[2]~63_combout  & ( \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[7]~73_combout  & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\image_controller|mux3|z[2]~63_combout  & ( 
// \image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[7]~73_combout  & ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) 
// ) ) # ( \image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\image_controller|mux3|z[7]~73_combout  & ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]))) ) ) ) # ( !\image_controller|mux3|z[2]~63_combout  & ( !\image_controller|mux3|z[2]~66_combout  & ( (!\mux4|z[17]~4_combout ) # ((!\image_controller|mux3|z[7]~73_combout  & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2])))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[7]~73_combout ),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\mux4|z[17]~4_combout ),
	.datae(!\image_controller|mux3|z[2]~63_combout ),
	.dataf(!\image_controller|mux3|z[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~74 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~74 .lut_mask = 64'hFFC4C4C4C4C4C4C4;
defparam \image_controller|mux3|z[7]~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000007FFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "000000000000000000003FFFFFFFFFFFFFFFFFFC00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000003FFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFF800000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000FFFFFFFFFFFFFFFFFE000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "0000000007FFFFFFFFFFFFFFFFE000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFFC000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000003FFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000001FFFFFFFFFFFFFFFF8000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFF0000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000FFFFFFFFFFFFFFFF000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFF000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000007FFFFFFFFFFFFFFE000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N18
cyclonev_lcell_comb \image_controller|mux3|z[7]~71 (
// Equation(s):
// \image_controller|mux3|z[7]~71_combout  = ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~71 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~71 .lut_mask = 64'h0000000030300000;
defparam \image_controller|mux3|z[7]~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "FFF80000000000000000000000001FFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFC0000000000000000000000000FFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFC00000000000000000000000007FFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFC00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "000000000000000007FFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFE00000000000000000000000007FFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFE00000000000000000000000003FFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFE00000000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "000003FFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0381FFFFFFFFFFFFFFFE00000000000000000000000001FFFFFFFFFFFC201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFF00000000000000000000000001FFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFF80000000000000000000000001FFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFC0C00000000000000000000001FFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFF80000000023C00000000FB00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000023C00000000FF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000003800000000FF80000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000FFC0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000FFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "0000000000000FFE0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000FFE8000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000000000000000FFFE000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE300000000000000000FFFF800000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000001FFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "1FFFFF80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001FFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000001FFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000FFFFFF80000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000007FFFFFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000003F37FFC000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000001FFE0C0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000003FFF3F0000000000000F";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "FE000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000003FFFFFFFFFFFFFFE0000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFE0000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000001FFFFFFFFFFFFFFE0000000000000000000000000000000797FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000001FFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001000000000000000FFFFFFFFFFFFFFC0000000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE0000001000000000000000FFFFFFFFFFFFFF800000000000000000000C04000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000007FFFFFFFFFFFFF8000000000000000003FFFFFFF80000000007FF7FFFFFFFFFFFFFFFFFFFFFFFE00000008000000000000007FFFFFFFFFFFFF800000000000000007FFFFFFFFFE000000001FF7FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFF80000000000000007FFFFFFFFFFFF800000003EFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFF800000000000000FFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFF80000000CFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000003FFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000001FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000001FFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000001FFFFFFFFFFFFF8000000000007FFFFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFF000000000000000000000000FFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFF0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000003FFFFFFFFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000007FFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000007FFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFC1C00000000000000000000000FFFFDFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFE0F00000000000000000000000FFFFDFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFE0780000000000000000000000FFFFFFFFFFFC81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFC07E8000000000000000000000FFFFBFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFDE0FFC000000000000000000000FFFFBFFFFFF807FFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFCF1FFE0000000000000000000007FFFBFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFC79E7E0000000000000000000007FFFBFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFF83F81E0000000000000000000007FFF7FFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFF9FFF01F01F0000000000000000000007FFF7FFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFF9FFE00200FC000000000000000000007FFF7FFFFFF83FFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFF8FFE000007D000000000000000000003FFF7FFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFF8FFE000007F800000000000000000003FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFDFFE000003F800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00003FDFFFFDFFE000001FC00000000000000000003FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F07FFFFFFE000001F800000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFF80003F030FFFFFC000001FC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007C0007FDFFC000000FC00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000030007F8FE0000000E400000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF008000003F0F00000000F200000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80800000061E00000000F300000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N51
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout  & 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout )))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])) # (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout )))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N21
cyclonev_lcell_comb \image_controller|mux3|z[7]~72 (
// Equation(s):
// \image_controller|mux3|z[7]~72_combout  = ( \image_controller|mux3|z[7]~71_combout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\image_controller|mux3|z[2]~63_combout  & (!\mux4|z[17]~4_combout  & 
// !\image_controller|mux3|z[2]~66_combout )) ) ) ) # ( !\image_controller|mux3|z[7]~71_combout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\image_controller|mux3|z[2]~63_combout  & 
// (!\mux4|z[17]~4_combout  & (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] & !\image_controller|mux3|z[2]~66_combout ))) ) ) ) # ( \image_controller|mux3|z[7]~71_combout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\image_controller|mux3|z[2]~63_combout  & (!\mux4|z[17]~4_combout  & !\image_controller|mux3|z[2]~66_combout )) ) ) )

	.dataa(!\image_controller|mux3|z[2]~63_combout ),
	.datab(!\mux4|z[17]~4_combout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|mux3|z[2]~66_combout ),
	.datae(!\image_controller|mux3|z[7]~71_combout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~72 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~72 .lut_mask = 64'h0000880080008800;
defparam \image_controller|mux3|z[7]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N33
cyclonev_lcell_comb \image_controller|mux3|z[7]~78 (
// Equation(s):
// \image_controller|mux3|z[7]~78_combout  = ( \image_controller|mux3|z[7]~74_combout  & ( \image_controller|mux3|z[7]~72_combout  & ( (!\image_controller|mux3|z[7]~77_combout  & (!\image_controller|mux3|z[0]~69_combout  & 
// ((!\image_controller|mux3|z[0]~70_combout ) # (!\image_controller|mux3|z[7]~59_combout )))) ) ) ) # ( !\image_controller|mux3|z[7]~74_combout  & ( \image_controller|mux3|z[7]~72_combout  & ( (!\image_controller|mux3|z[7]~77_combout  & 
// (!\image_controller|mux3|z[0]~69_combout  & ((!\image_controller|mux3|z[0]~70_combout ) # (!\image_controller|mux3|z[7]~59_combout )))) ) ) ) # ( \image_controller|mux3|z[7]~74_combout  & ( !\image_controller|mux3|z[7]~72_combout  & ( 
// (!\image_controller|mux3|z[7]~77_combout  & ((!\image_controller|mux3|z[0]~70_combout ) # (!\image_controller|mux3|z[7]~59_combout ))) ) ) ) # ( !\image_controller|mux3|z[7]~74_combout  & ( !\image_controller|mux3|z[7]~72_combout  & ( 
// (!\image_controller|mux3|z[7]~77_combout  & (!\image_controller|mux3|z[0]~69_combout  & ((!\image_controller|mux3|z[0]~70_combout ) # (!\image_controller|mux3|z[7]~59_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[0]~70_combout ),
	.datab(!\image_controller|mux3|z[7]~59_combout ),
	.datac(!\image_controller|mux3|z[7]~77_combout ),
	.datad(!\image_controller|mux3|z[0]~69_combout ),
	.datae(!\image_controller|mux3|z[7]~74_combout ),
	.dataf(!\image_controller|mux3|z[7]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~78 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~78 .lut_mask = 64'hE000E0E0E000E000;
defparam \image_controller|mux3|z[7]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y24_N51
cyclonev_lcell_comb \CPU|rf|rf~10 (
// Equation(s):
// \CPU|rf|rf~10_combout  = ( \mux1|z[9]~1_combout  & ( \image_controller|mux3|z[7]~78_combout  & ( (\reset~input_o  & (((\mem_read~combout  & !\comb~12_combout )) # (\CPU|mux1|z[7]~2_combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( 
// \image_controller|mux3|z[7]~78_combout  & ( (\reset~input_o  & \CPU|mux1|z[7]~2_combout ) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\image_controller|mux3|z[7]~78_combout  & ( (\reset~input_o  & ((\CPU|mux1|z[7]~2_combout ) # (\mem_read~combout ))) ) ) ) # ( 
// !\mux1|z[9]~1_combout  & ( !\image_controller|mux3|z[7]~78_combout  & ( (\reset~input_o  & (((\mem_read~combout  & \comb~12_combout )) # (\CPU|mux1|z[7]~2_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mem_read~combout ),
	.datac(!\comb~12_combout ),
	.datad(!\CPU|mux1|z[7]~2_combout ),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\image_controller|mux3|z[7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~10 .extended_lut = "off";
defparam \CPU|rf|rf~10 .lut_mask = 64'h0155115500551055;
defparam \CPU|rf|rf~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N51
cyclonev_lcell_comb \CPU|rf|rf[1][7]~feeder (
// Equation(s):
// \CPU|rf|rf[1][7]~feeder_combout  = ( \CPU|rf|rf~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[1][7]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y20_N53
dffeas \CPU|rf|rf[1][7] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][7] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N36
cyclonev_lcell_comb \CPU|mux3|z[7]~145 (
// Equation(s):
// \CPU|mux3|z[7]~145_combout  = ( !\CPU|mux_reg1|z[1]~0_combout  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][7]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][7]~q ))))) ) ) # ( \CPU|mux_reg1|z[1]~0_combout 
//  & ( ((!\CPU|mux3|z[7]~1_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[2][7]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[3][7]~q ))))) ) )

	.dataa(!\CPU|rf|rf[1][7]~q ),
	.datab(!\CPU|rf|rf[3][7]~q ),
	.datac(!\CPU|rf|rf[2][7]~q ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux3|z[7]~1_combout ),
	.datag(!\CPU|rf|rf[0][7]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~145 .extended_lut = "on";
defparam \CPU|mux3|z[7]~145 .lut_mask = 64'h0F550F3300000000;
defparam \CPU|mux3|z[7]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \CPU|mux3|z[7]~53 (
// Equation(s):
// \CPU|mux3|z[7]~53_combout  = ( \CPU|mux3|z[7]~52_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[7]~52_combout  & ( (!\CPU|decode|mov_src~2_combout  & \CPU|mux3|z[7]~145_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mov_src~2_combout ),
	.datad(!\CPU|mux3|z[7]~145_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[7]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[7]~53 .extended_lut = "off";
defparam \CPU|mux3|z[7]~53 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \CPU|mux3|z[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  & ( ((!\CPU|mux3|z[6]~58_combout  & (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout )) # (\CPU|mux3|z[6]~58_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout )))) # 
// (\CPU|mux3|z[7]~53_combout ) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[7]~7_combout  & ( (\CPU|mux3|z[7]~53_combout  & ((!\CPU|mux3|z[6]~58_combout  & (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout )) # (\CPU|mux3|z[6]~58_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ))))) ) )

	.dataa(!\CPU|mux3|z[7]~53_combout ),
	.datab(!\CPU|mux3|z[6]~58_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[6]~8_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0 .lut_mask = 64'h150115017F577F57;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N30
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[8]~19 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[8]~19_combout  = ( \CPU|alu|arithmetic|mul|s [8] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout  $ 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) # ( !\CPU|alu|arithmetic|mul|s [8] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout )))) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[7].f|c_out~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|s~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[8]~19 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[8]~19 .lut_mask = 64'h088008804CC44CC4;
defparam \CPU|alu|mux0|mux2|z[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N9
cyclonev_lcell_comb \CPU|rf|rf~9 (
// Equation(s):
// \CPU|rf|rf~9_combout  = ( \mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (!\mem_read~combout  & (\reset~input_o  & \CPU|alu|mux0|mux2|z[8]~19_combout )) ) ) ) # ( !\mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (!\mem_read~combout  & (\reset~input_o  & 
// \CPU|alu|mux0|mux2|z[8]~19_combout )) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( (\reset~input_o  & ((\CPU|alu|mux0|mux2|z[8]~19_combout ) # (\mem_read~combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( 
// (!\mem_read~combout  & (\reset~input_o  & \CPU|alu|mux0|mux2|z[8]~19_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mem_read~combout ),
	.datac(!\reset~input_o ),
	.datad(!\CPU|alu|mux0|mux2|z[8]~19_combout ),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~9 .extended_lut = "off";
defparam \CPU|rf|rf~9 .lut_mask = 64'h000C030F000C000C;
defparam \CPU|rf|rf~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N41
dffeas \CPU|rf|rf[9][8] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][8] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \CPU|mux3|z[8]~46 (
// Equation(s):
// \CPU|mux3|z[8]~46_combout  = ( !\mem_read~0_combout  & ( (!\im|Mux10~5_combout  & (!\im|Mux11~3_combout  & (\CPU|rf|rf[9][8]~q  & \im|Mux12~3_combout ))) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\im|Mux11~3_combout ),
	.datac(!\CPU|rf|rf[9][8]~q ),
	.datad(!\im|Mux12~3_combout ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[8]~46 .extended_lut = "off";
defparam \CPU|mux3|z[8]~46 .lut_mask = 64'h0008000800000000;
defparam \CPU|mux3|z[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \CPU|mux3|z[8]~47 (
// Equation(s):
// \CPU|mux3|z[8]~47_combout  = ( \CPU|rf|rf[8][8]~q  & ( !\mem_read~0_combout  & ( (!\im|Mux12~3_combout  & (!\im|Mux10~5_combout  & ((!\im|Mux11~3_combout ) # (\CPU|rf|rf[10][8]~q )))) ) ) ) # ( !\CPU|rf|rf[8][8]~q  & ( !\mem_read~0_combout  & ( 
// (\im|Mux11~3_combout  & (!\im|Mux12~3_combout  & (!\im|Mux10~5_combout  & \CPU|rf|rf[10][8]~q ))) ) ) )

	.dataa(!\im|Mux11~3_combout ),
	.datab(!\im|Mux12~3_combout ),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\CPU|rf|rf[10][8]~q ),
	.datae(!\CPU|rf|rf[8][8]~q ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[8]~47 .extended_lut = "off";
defparam \CPU|mux3|z[8]~47 .lut_mask = 64'h004080C000000000;
defparam \CPU|mux3|z[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N57
cyclonev_lcell_comb \CPU|mux3|z[8]~45 (
// Equation(s):
// \CPU|mux3|z[8]~45_combout  = ( \CPU|rf|rf[6][8]~q  & ( \CPU|rf|rf[7][8]~q  & ( ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][8]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[5][8]~q )))) # (\CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( 
// !\CPU|rf|rf[6][8]~q  & ( \CPU|rf|rf[7][8]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][8]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[5][8]~q ))))) # (\CPU|mux_reg1|z[1]~0_combout  & 
// (((\CPU|mux_reg1|z[0]~1_combout )))) ) ) ) # ( \CPU|rf|rf[6][8]~q  & ( !\CPU|rf|rf[7][8]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][8]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[5][8]~q ))))) # 
// (\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout )))) ) ) ) # ( !\CPU|rf|rf[6][8]~q  & ( !\CPU|rf|rf[7][8]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & ((!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[4][8]~q )) # (\CPU|mux_reg1|z[0]~1_combout  
// & ((\CPU|rf|rf[5][8]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[4][8]~q ),
	.datab(!\CPU|rf|rf[5][8]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|rf|rf[6][8]~q ),
	.dataf(!\CPU|rf|rf[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[8]~45 .extended_lut = "off";
defparam \CPU|mux3|z[8]~45 .lut_mask = 64'h50305F30503F5F3F;
defparam \CPU|mux3|z[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \CPU|mux3|z[8]~48 (
// Equation(s):
// \CPU|mux3|z[8]~48_combout  = ( \CPU|mux3|z[8]~45_combout  & ( \CPU|mux3|z[7]~3_combout  & ( (!\CPU|mux3|z[7]~0_combout ) # ((\CPU|mux3|z[8]~47_combout ) # (\CPU|mux3|z[8]~46_combout )) ) ) ) # ( !\CPU|mux3|z[8]~45_combout  & ( \CPU|mux3|z[7]~3_combout  & 
// ( (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[8]~47_combout ) # (\CPU|mux3|z[8]~46_combout ))) ) ) ) # ( \CPU|mux3|z[8]~45_combout  & ( !\CPU|mux3|z[7]~3_combout  & ( (\CPU|mux3|z[7]~0_combout  & \CPU|adder2|generate_N_bit_Adder[8].f|s~combout ) ) ) ) # ( 
// !\CPU|mux3|z[8]~45_combout  & ( !\CPU|mux3|z[7]~3_combout  & ( (\CPU|mux3|z[7]~0_combout  & \CPU|adder2|generate_N_bit_Adder[8].f|s~combout ) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[8]~46_combout ),
	.datac(!\CPU|adder2|generate_N_bit_Adder[8].f|s~combout ),
	.datad(!\CPU|mux3|z[8]~47_combout ),
	.datae(!\CPU|mux3|z[8]~45_combout ),
	.dataf(!\CPU|mux3|z[7]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[8]~48 .extended_lut = "off";
defparam \CPU|mux3|z[8]~48 .lut_mask = 64'h050505051155BBFF;
defparam \CPU|mux3|z[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout  = ( \CPU|mux2|z[8]~43_combout  & ( \CPU|mux2|z[8]~45_combout  & ( (!\CPU|decode|mux1|z[0]~2_combout  & (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[8]~149_combout ) # 
// (\CPU|mux3|z[8]~48_combout )))) ) ) ) # ( !\CPU|mux2|z[8]~43_combout  & ( \CPU|mux2|z[8]~45_combout  & ( (!\CPU|decode|mux1|z[0]~2_combout  & (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[8]~149_combout ) # (\CPU|mux3|z[8]~48_combout )))) ) ) ) # ( 
// \CPU|mux2|z[8]~43_combout  & ( !\CPU|mux2|z[8]~45_combout  & ( (!\CPU|decode|mux1|z[0]~2_combout  & (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[8]~149_combout ) # (\CPU|mux3|z[8]~48_combout )))) ) ) ) # ( !\CPU|mux2|z[8]~43_combout  & ( 
// !\CPU|mux2|z[8]~45_combout  & ( (\CPU|decode|mux1|z[0]~2_combout  & (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[8]~149_combout ) # (\CPU|mux3|z[8]~48_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[8]~48_combout ),
	.datab(!\CPU|mux3|z[8]~149_combout ),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(!\CPU|mux2|z[8]~43_combout ),
	.dataf(!\CPU|mux2|z[8]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0 .lut_mask = 64'h0700700070007000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N0
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[9]~18 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[9]~18_combout  = ( !\CPU|alu|mux0|mux2|z[13]~7_combout  & ( \CPU|alu|arithmetic|mul|s [9] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout  $ 
// (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|mux0|mux2|z[13]~7_combout  & ( 
// !\CPU|alu|arithmetic|mul|s [9] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout  $ (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ))))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|s~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[9]~18 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[9]~18 .lut_mask = 64'h48C000007BF30000;
defparam \CPU|alu|mux0|mux2|z[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N9
cyclonev_lcell_comb \CPU|rf|rf~8 (
// Equation(s):
// \CPU|rf|rf~8_combout  = ( \comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\reset~input_o  & (\CPU|alu|mux0|mux2|z[9]~18_combout  & !\mem_read~combout )) ) ) ) # ( !\comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\reset~input_o  & ((\mem_read~combout ) # 
// (\CPU|alu|mux0|mux2|z[9]~18_combout ))) ) ) ) # ( \comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( (\reset~input_o  & (\CPU|alu|mux0|mux2|z[9]~18_combout  & !\mem_read~combout )) ) ) ) # ( !\comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( (\reset~input_o  
// & (\CPU|alu|mux0|mux2|z[9]~18_combout  & !\mem_read~combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|alu|mux0|mux2|z[9]~18_combout ),
	.datac(!\mem_read~combout ),
	.datad(gnd),
	.datae(!\comb~12_combout ),
	.dataf(!\mux1|z[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~8 .extended_lut = "off";
defparam \CPU|rf|rf~8 .lut_mask = 64'h1010101015151010;
defparam \CPU|rf|rf~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N56
dffeas \CPU|rf|rf[10][9] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][9] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N57
cyclonev_lcell_comb \CPU|mux3|z[9]~42 (
// Equation(s):
// \CPU|mux3|z[9]~42_combout  = ( !\im|Mux12~3_combout  & ( \CPU|rf|rf[8][9]~q  & ( (!\mem_read~0_combout  & (!\im|Mux10~5_combout  & ((!\im|Mux11~3_combout ) # (\CPU|rf|rf[10][9]~q )))) ) ) ) # ( !\im|Mux12~3_combout  & ( !\CPU|rf|rf[8][9]~q  & ( 
// (\im|Mux11~3_combout  & (!\mem_read~0_combout  & (!\im|Mux10~5_combout  & \CPU|rf|rf[10][9]~q ))) ) ) )

	.dataa(!\im|Mux11~3_combout ),
	.datab(!\mem_read~0_combout ),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\CPU|rf|rf[10][9]~q ),
	.datae(!\im|Mux12~3_combout ),
	.dataf(!\CPU|rf|rf[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[9]~42 .extended_lut = "off";
defparam \CPU|mux3|z[9]~42 .lut_mask = 64'h0040000080C00000;
defparam \CPU|mux3|z[9]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \CPU|mux3|z[9]~41 (
// Equation(s):
// \CPU|mux3|z[9]~41_combout  = ( !\mem_read~0_combout  & ( (!\im|Mux10~5_combout  & (\CPU|rf|rf[9][9]~q  & (!\im|Mux11~3_combout  & \im|Mux12~3_combout ))) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\CPU|rf|rf[9][9]~q ),
	.datac(!\im|Mux11~3_combout ),
	.datad(!\im|Mux12~3_combout ),
	.datae(gnd),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[9]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[9]~41 .extended_lut = "off";
defparam \CPU|mux3|z[9]~41 .lut_mask = 64'h0020002000000000;
defparam \CPU|mux3|z[9]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N51
cyclonev_lcell_comb \CPU|mux3|z[9]~40 (
// Equation(s):
// \CPU|mux3|z[9]~40_combout  = ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[7][9]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[6][9]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[5][9]~q  ) ) ) # ( !\CPU|mux_reg1|z[0]~1_combout  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[4][9]~q  ) ) )

	.dataa(!\CPU|rf|rf[5][9]~q ),
	.datab(!\CPU|rf|rf[4][9]~q ),
	.datac(!\CPU|rf|rf[7][9]~q ),
	.datad(!\CPU|rf|rf[6][9]~q ),
	.datae(!\CPU|mux_reg1|z[0]~1_combout ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[9]~40 .extended_lut = "off";
defparam \CPU|mux3|z[9]~40 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|mux3|z[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N24
cyclonev_lcell_comb \CPU|mux3|z[9]~43 (
// Equation(s):
// \CPU|mux3|z[9]~43_combout  = ( \CPU|mux3|z[9]~41_combout  & ( \CPU|mux3|z[9]~40_combout  & ( ((\CPU|mux3|z[7]~0_combout  & \CPU|adder2|generate_N_bit_Adder[9].f|s~combout )) # (\CPU|mux3|z[7]~3_combout ) ) ) ) # ( !\CPU|mux3|z[9]~41_combout  & ( 
// \CPU|mux3|z[9]~40_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & ((\CPU|adder2|generate_N_bit_Adder[9].f|s~combout ))) # (\CPU|mux3|z[7]~3_combout  & 
// (\CPU|mux3|z[9]~42_combout )))) ) ) ) # ( \CPU|mux3|z[9]~41_combout  & ( !\CPU|mux3|z[9]~40_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((\CPU|adder2|generate_N_bit_Adder[9].f|s~combout ) # (\CPU|mux3|z[7]~3_combout ))) ) ) ) # ( !\CPU|mux3|z[9]~41_combout  
// & ( !\CPU|mux3|z[9]~40_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & ((\CPU|adder2|generate_N_bit_Adder[9].f|s~combout ))) # (\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[9]~42_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[9]~42_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|adder2|generate_N_bit_Adder[9].f|s~combout ),
	.datae(!\CPU|mux3|z[9]~41_combout ),
	.dataf(!\CPU|mux3|z[9]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[9]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[9]~43 .extended_lut = "off";
defparam \CPU|mux3|z[9]~43 .lut_mask = 64'h015105550B5B0F5F;
defparam \CPU|mux3|z[9]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N33
cyclonev_lcell_comb \CPU|mux3|z[9]~44 (
// Equation(s):
// \CPU|mux3|z[9]~44_combout  = ( \CPU|mux3|z[9]~153_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[9]~153_combout  & ( (\CPU|mux3|z[9]~43_combout  & !\CPU|decode|mov_src~2_combout ) ) )

	.dataa(!\CPU|mux3|z[9]~43_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[9]~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[9]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[9]~44 .extended_lut = "off";
defparam \CPU|mux3|z[9]~44 .lut_mask = 64'h55005500FF00FF00;
defparam \CPU|mux3|z[9]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & ( (!\CPU|mux3|z[9]~44_combout  & !\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout  & ( (!\CPU|mux3|z[9]~44_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout ) # (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ))) # 
// (\CPU|mux3|z[9]~44_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout )) ) )

	.dataa(!\CPU|mux3|z[9]~44_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[9]~6_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[8].f|c_out~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0 .lut_mask = 64'hFAA0FAA0A0A0A0A0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[10]~15 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[10]~15_combout  = ( \CPU|decode|mux1|z[1]~1_combout  & ( \CPU|alu|arithmetic|mul|s [10] ) ) # ( !\CPU|decode|mux1|z[1]~1_combout  & ( \CPU|alu|arithmetic|mul|s [10] & ( !\CPU|mux3|z[10]~39_combout  $ 
// (!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0_combout )) ) ) ) # ( !\CPU|decode|mux1|z[1]~1_combout  & ( !\CPU|alu|arithmetic|mul|s [10] & ( !\CPU|mux3|z[10]~39_combout  $ 
// (!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[10]~39_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[10]~5_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[9].f|c_out~0_combout ),
	.datae(!\CPU|decode|mux1|z[1]~1_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[10]~15 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[10]~15 .lut_mask = 64'hC33C0000C33CFFFF;
defparam \CPU|alu|mux0|mux2|z[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout  & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[3].f|c_out~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s .lut_mask = 64'h0FFF0FFFF000F000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \deco|LessThan3~0 (
// Equation(s):
// \deco|LessThan3~0_combout  = ( \CPU|alu|arithmetic|mul|s [5] & ( \CPU|alu|arithmetic|mul|s [4] & ( ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  $ 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [5] & ( \CPU|alu|arithmetic|mul|s [4] & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout )))) ) ) ) # ( \CPU|alu|arithmetic|mul|s 
// [5] & ( !\CPU|alu|arithmetic|mul|s [4] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  $ 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout )))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [5] & ( !\CPU|alu|arithmetic|mul|s [4] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout 
//  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout )))) ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|c_out~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[5].f|s~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[4].f|s~combout ),
	.datae(!\CPU|alu|arithmetic|mul|s [5]),
	.dataf(!\CPU|alu|arithmetic|mul|s [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~0 .extended_lut = "off";
defparam \deco|LessThan3~0 .lut_mask = 64'h00820082008255D7;
defparam \deco|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \deco|LessThan3~3 (
// Equation(s):
// \deco|LessThan3~3_combout  = ( !\CPU|alu|mux0|mux2|z[9]~18_combout  & ( \CPU|alu|mux0|mux2|z[8]~19_combout  & ( (!\CPU|alu|mux0|mux2|z[7]~5_combout  & ((!\CPU|alu|mux0|mux2|z[6]~6_combout ) # ((!\deco|LessThan3~0_combout ) # 
// (!\CPU|alu|mux0|mux2|z[3]~8_combout )))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[9]~18_combout  & ( !\CPU|alu|mux0|mux2|z[8]~19_combout  ) )

	.dataa(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.datab(!\deco|LessThan3~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[9]~18_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[8]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~3 .extended_lut = "off";
defparam \deco|LessThan3~3 .lut_mask = 64'hFFFF0000F0E00000;
defparam \deco|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N45
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout  & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s .lut_mask = 64'h5F5F5F5FA0A0A0A0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \deco|LessThan3~9 (
// Equation(s):
// \deco|LessThan3~9_combout  = ( !\CPU|decode|mux1|z[1]~1_combout  & ( ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~combout  & (!\CPU|mux3|z[13]~105_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout  $ 
// (\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout ))))) ) ) # ( \CPU|decode|mux1|z[1]~1_combout  & ( (\CPU|alu|arithmetic|mul|s [14] & (((\CPU|alu|arithmetic|mul|s [13])))) ) )

	.dataa(!\CPU|alu|arithmetic|mul|s [14]),
	.datab(!\CPU|mux3|z[13]~105_combout ),
	.datac(!\CPU|alu|arithmetic|mul|s [13]),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[14].f|s~combout ),
	.datae(!\CPU|decode|mux1|z[1]~1_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout ),
	.datag(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~9 .extended_lut = "on";
defparam \deco|LessThan3~9 .lut_mask = 64'h003C050500C30505;
defparam \deco|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \deco|LessThan3~4 (
// Equation(s):
// \deco|LessThan3~4_combout  = ( \CPU|alu|mux0|mux2|z[12]~13_combout  & ( \deco|LessThan3~9_combout  & ( (!\CPU|alu|mux0|mux2|z[10]~15_combout  & (\deco|LessThan3~2_combout  & (!\CPU|alu|mux0|mux2|z[11]~14_combout  & \deco|LessThan3~3_combout ))) ) ) ) # ( 
// !\CPU|alu|mux0|mux2|z[12]~13_combout  & ( \deco|LessThan3~9_combout  & ( \deco|LessThan3~2_combout  ) ) ) # ( \CPU|alu|mux0|mux2|z[12]~13_combout  & ( !\deco|LessThan3~9_combout  & ( \deco|LessThan3~2_combout  ) ) ) # ( 
// !\CPU|alu|mux0|mux2|z[12]~13_combout  & ( !\deco|LessThan3~9_combout  & ( \deco|LessThan3~2_combout  ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datab(!\deco|LessThan3~2_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datad(!\deco|LessThan3~3_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.dataf(!\deco|LessThan3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~4 .extended_lut = "off";
defparam \deco|LessThan3~4 .lut_mask = 64'h3333333333330020;
defparam \deco|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N21
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[18]~0 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[18]~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout  & ( (!\CPU|decode|mux1|z[1]~1_combout ) # (\CPU|alu|arithmetic|mul|s [18]) ) ) # ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout  & ( (\CPU|decode|mux1|z[1]~1_combout  & \CPU|alu|arithmetic|mul|s [18]) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|mul|s [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[18]~0 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[18]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|alu|mux0|mux2|z[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \deco|LessThan3~7 (
// Equation(s):
// \deco|LessThan3~7_combout  = ( \CPU|alu|mux0|mux2|z[18]~0_combout  & ( \deco|LessThan0~1_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\CPU|alu|mux0|mux2|z[18]~0_combout  & ( \deco|LessThan0~1_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\comb~4_combout ) # ((\CPU|alu|mux0|mux2|z[17]~1_combout  & !\deco|LessThan3~4_combout )))) ) ) ) # ( \CPU|alu|mux0|mux2|z[18]~0_combout  & ( !\deco|LessThan0~1_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) 
// ) ) # ( !\CPU|alu|mux0|mux2|z[18]~0_combout  & ( !\deco|LessThan0~1_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\deco|LessThan3~4_combout ),
	.datad(!\comb~4_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.dataf(!\deco|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~7 .extended_lut = "off";
defparam \deco|LessThan3~7 .lut_mask = 64'hCCCCCCCCCC40CCCC;
defparam \deco|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \CPU|mux1|z[10]~19 (
// Equation(s):
// \CPU|mux1|z[10]~19_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|mux1|z[10]~18_combout  ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|mux1|z[10]~18_combout  ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|mux1|z[10]~18_combout  & ( (\mem_read~combout  & 
// (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan3~7_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan0~3_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|mux1|z[10]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[10]~19 .extended_lut = "off";
defparam \CPU|mux1|z[10]~19 .lut_mask = 64'h30100000FFFFFFFF;
defparam \CPU|mux1|z[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N17
dffeas \CPU|ff|q[10] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[10]~feeder_combout ),
	.asdata(\CPU|mux1|z[10]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[10] .is_wysiwyg = "true";
defparam \CPU|ff|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N0
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[11].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[11].f|s~combout  = ( \CPU|ff|q [9] & ( \im|Mux1~0_combout  & ( !\CPU|ff|q [11] $ (((!\CPU|ff|q [8]) # ((!\CPU|ff|q [7]) # (!\CPU|ff|q [10])))) ) ) ) # ( !\CPU|ff|q [9] & ( \im|Mux1~0_combout  & ( \CPU|ff|q [11] ) ) ) # ( 
// \CPU|ff|q [9] & ( !\im|Mux1~0_combout  & ( \CPU|ff|q [11] ) ) ) # ( !\CPU|ff|q [9] & ( !\im|Mux1~0_combout  & ( \CPU|ff|q [11] ) ) )

	.dataa(!\CPU|ff|q [11]),
	.datab(!\CPU|ff|q [8]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [10]),
	.datae(!\CPU|ff|q [9]),
	.dataf(!\im|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[11].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[11].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[11].f|s .lut_mask = 64'h5555555555555556;
defparam \CPU|adder1|generate_N_bit_Adder[11].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N33
cyclonev_lcell_comb \CPU|ff|q[11]~feeder (
// Equation(s):
// \CPU|ff|q[11]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[11].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[11].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[11]~feeder .extended_lut = "off";
defparam \CPU|ff|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \CPU|mux1|z[11]~21 (
// Equation(s):
// \CPU|mux1|z[11]~21_combout  = ( \mux1|z[9]~0_combout  & ( \CPU|mux1|z[11]~20_combout  ) ) # ( !\mux1|z[9]~0_combout  & ( \CPU|mux1|z[11]~20_combout  ) ) # ( !\mux1|z[9]~0_combout  & ( !\CPU|mux1|z[11]~20_combout  & ( (\mem_read~combout  & 
// (!\deco|LessThan0~3_combout  & ((!\deco|LessThan1~4_combout ) # (\deco|LessThan3~7_combout )))) ) ) )

	.dataa(!\deco|LessThan3~7_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan1~4_combout ),
	.datad(!\deco|LessThan0~3_combout ),
	.datae(!\mux1|z[9]~0_combout ),
	.dataf(!\CPU|mux1|z[11]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[11]~21 .extended_lut = "off";
defparam \CPU|mux1|z[11]~21 .lut_mask = 64'h31000000FFFFFFFF;
defparam \CPU|mux1|z[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y20_N35
dffeas \CPU|ff|q[11] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[11]~feeder_combout ),
	.asdata(\CPU|mux1|z[11]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[11] .is_wysiwyg = "true";
defparam \CPU|ff|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \CPU|adder2|generate_N_bit_Adder[13].f|s (
// Equation(s):
// \CPU|adder2|generate_N_bit_Adder[13].f|s~combout  = ( \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  & ( \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( !\CPU|ff|q [13] $ (((!\CPU|ff|q [12]) # ((!\CPU|ff|q [11] & 
// !\CPU|adder1|generate_N_bit_Adder[10].f|s~combout )))) ) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  & ( \CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( !\CPU|ff|q [13] $ (((!\CPU|ff|q [11]) # ((!\CPU|ff|q [12]) # 
// (!\CPU|adder1|generate_N_bit_Adder[10].f|s~combout )))) ) ) ) # ( \CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  & ( !\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( !\CPU|ff|q [13] $ (((!\CPU|ff|q [11]) # (!\CPU|ff|q [12]))) ) ) ) # ( 
// !\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout  & ( !\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout  & ( \CPU|ff|q [13] ) ) )

	.dataa(!\CPU|ff|q [11]),
	.datab(!\CPU|ff|q [12]),
	.datac(!\CPU|ff|q [13]),
	.datad(!\CPU|adder1|generate_N_bit_Adder[10].f|s~combout ),
	.datae(!\CPU|adder1|generate_N_bit_Adder[10].f|c_out~0_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[9].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder2|generate_N_bit_Adder[13].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder2|generate_N_bit_Adder[13].f|s .extended_lut = "off";
defparam \CPU|adder2|generate_N_bit_Adder[13].f|s .lut_mask = 64'h0F0F1E1E0F1E1E3C;
defparam \CPU|adder2|generate_N_bit_Adder[13].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \CPU|rf|rf[8][13]~feeder (
// Equation(s):
// \CPU|rf|rf[8][13]~feeder_combout  = ( \CPU|rf|rf~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[8][13]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N26
dffeas \CPU|rf|rf[8][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[8][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \CPU|rf|rf[10][13]~feeder (
// Equation(s):
// \CPU|rf|rf[10][13]~feeder_combout  = ( \CPU|rf|rf~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[10][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[10][13]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[10][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[10][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N44
dffeas \CPU|rf|rf[10][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N9
cyclonev_lcell_comb \CPU|mux2|z[13]~20 (
// Equation(s):
// \CPU|mux2|z[13]~20_combout  = ( \CPU|rf|rf[9][13]~q  & ( \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][13]~q )) # (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[10][13]~q ))) ) ) ) # ( !\CPU|rf|rf[9][13]~q  & ( 
// \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[8][13]~q )) # (\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[10][13]~q ))) ) ) ) # ( \CPU|rf|rf[9][13]~q  & ( !\CPU|mux2|z[5]~2_combout  & ( \CPU|mux2|z[5]~3_combout  ) ) )

	.dataa(!\CPU|rf|rf[8][13]~q ),
	.datab(!\CPU|rf|rf[10][13]~q ),
	.datac(!\CPU|mux2|z[5]~3_combout ),
	.datad(gnd),
	.datae(!\CPU|rf|rf[9][13]~q ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[13]~20 .extended_lut = "off";
defparam \CPU|mux2|z[13]~20 .lut_mask = 64'h00000F0F53535353;
defparam \CPU|mux2|z[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N0
cyclonev_lcell_comb \CPU|rf|rf[4][13]~feeder (
// Equation(s):
// \CPU|rf|rf[4][13]~feeder_combout  = ( \CPU|rf|rf~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[4][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[4][13]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[4][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[4][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N2
dffeas \CPU|rf|rf[4][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[4][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[4][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \CPU|rf|rf[5][13]~feeder (
// Equation(s):
// \CPU|rf|rf[5][13]~feeder_combout  = ( \CPU|rf|rf~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[5][13]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N17
dffeas \CPU|rf|rf[5][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N56
dffeas \CPU|rf|rf[6][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N14
dffeas \CPU|rf|rf[7][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[7][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[7][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \CPU|mux2|z[13]~19 (
// Equation(s):
// \CPU|mux2|z[13]~19_combout  = ( \CPU|rf|rf[6][13]~q  & ( \CPU|rf|rf[7][13]~q  & ( ((!\im|Mux20~2_combout  & (\CPU|rf|rf[4][13]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][13]~q )))) # (\im|Mux19~7_combout ) ) ) ) # ( !\CPU|rf|rf[6][13]~q  & ( 
// \CPU|rf|rf[7][13]~q  & ( (!\im|Mux20~2_combout  & (!\im|Mux19~7_combout  & (\CPU|rf|rf[4][13]~q ))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[5][13]~q )) # (\im|Mux19~7_combout ))) ) ) ) # ( \CPU|rf|rf[6][13]~q  & ( !\CPU|rf|rf[7][13]~q  & ( 
// (!\im|Mux20~2_combout  & (((\CPU|rf|rf[4][13]~q )) # (\im|Mux19~7_combout ))) # (\im|Mux20~2_combout  & (!\im|Mux19~7_combout  & ((\CPU|rf|rf[5][13]~q )))) ) ) ) # ( !\CPU|rf|rf[6][13]~q  & ( !\CPU|rf|rf[7][13]~q  & ( (!\im|Mux19~7_combout  & 
// ((!\im|Mux20~2_combout  & (\CPU|rf|rf[4][13]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][13]~q ))))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\im|Mux19~7_combout ),
	.datac(!\CPU|rf|rf[4][13]~q ),
	.datad(!\CPU|rf|rf[5][13]~q ),
	.datae(!\CPU|rf|rf[6][13]~q ),
	.dataf(!\CPU|rf|rf[7][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[13]~19 .extended_lut = "off";
defparam \CPU|mux2|z[13]~19 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \CPU|mux2|z[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \CPU|mux2|z[13]~21 (
// Equation(s):
// \CPU|mux2|z[13]~21_combout  = ( \CPU|mux2|z[7]~9_combout  & ( \CPU|mux2|z[13]~19_combout  & ( (!\im|Mux17~5_combout ) # ((!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[13]~20_combout ))) # (\CPU|mux2|z[5]~1_combout  & 
// (\CPU|adder2|generate_N_bit_Adder[13].f|s~combout ))) ) ) ) # ( \CPU|mux2|z[7]~9_combout  & ( !\CPU|mux2|z[13]~19_combout  & ( (\im|Mux17~5_combout  & ((!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[13]~20_combout ))) # (\CPU|mux2|z[5]~1_combout  & 
// (\CPU|adder2|generate_N_bit_Adder[13].f|s~combout )))) ) ) )

	.dataa(!\CPU|mux2|z[5]~1_combout ),
	.datab(!\CPU|adder2|generate_N_bit_Adder[13].f|s~combout ),
	.datac(!\im|Mux17~5_combout ),
	.datad(!\CPU|mux2|z[13]~20_combout ),
	.datae(!\CPU|mux2|z[7]~9_combout ),
	.dataf(!\CPU|mux2|z[13]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[13]~21 .extended_lut = "off";
defparam \CPU|mux2|z[13]~21 .lut_mask = 64'h0000010B0000F1FB;
defparam \CPU|mux2|z[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \CPU|mux2|z[13]~108 (
// Equation(s):
// \CPU|mux2|z[13]~108_combout  = ( \CPU|mux2|z[13]~23_combout  ) # ( !\CPU|mux2|z[13]~23_combout  & ( \CPU|mux2|z[13]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux2|z[13]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[13]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[13]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[13]~108 .extended_lut = "off";
defparam \CPU|mux2|z[13]~108 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \CPU|mux2|z[13]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[13]~14 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  = ( !\CPU|mux2|z[13]~108_combout  & ( \CPU|decode|mux1|z[0]~2_combout  ) ) # ( \CPU|mux2|z[13]~108_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|mux2|z[13]~108_combout ),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[13]~14 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[13]~14 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \CPU|alu|arithmetic|adder|mux0|z[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[13]~40 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[13]~40_combout  = ( \CPU|mux3|z[13]~105_combout  & ( \CPU|alu|arithmetic|mul|s [13] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  $ 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( !\CPU|mux3|z[13]~105_combout  & ( \CPU|alu|arithmetic|mul|s [13] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// ((!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( \CPU|mux3|z[13]~105_combout  & ( !\CPU|alu|arithmetic|mul|s [13] & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  $ (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout )))) ) ) ) # ( !\CPU|mux3|z[13]~105_combout  & ( 
// !\CPU|alu|arithmetic|mul|s [13] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout )))) ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[13]~14_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[12].f|c_out~0_combout ),
	.datae(!\CPU|mux3|z[13]~105_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[13]~40 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[13]~40 .lut_mask = 64'h088080084CC4C44C;
defparam \CPU|alu|mux0|mux2|z[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \CPU|rf|rf~4 (
// Equation(s):
// \CPU|rf|rf~4_combout  = ( \mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (\CPU|alu|mux0|mux2|z[13]~40_combout  & (\reset~input_o  & !\mem_read~combout )) ) ) ) # ( !\mux1|z[9]~1_combout  & ( \comb~12_combout  & ( (\CPU|alu|mux0|mux2|z[13]~40_combout  & 
// (\reset~input_o  & !\mem_read~combout )) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( (\reset~input_o  & ((\mem_read~combout ) # (\CPU|alu|mux0|mux2|z[13]~40_combout ))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( !\comb~12_combout  & ( 
// (\CPU|alu|mux0|mux2|z[13]~40_combout  & (\reset~input_o  & !\mem_read~combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[13]~40_combout ),
	.datac(!\reset~input_o ),
	.datad(!\mem_read~combout ),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~4 .extended_lut = "off";
defparam \CPU|rf|rf~4 .lut_mask = 64'h0300030F03000300;
defparam \CPU|rf|rf~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N5
dffeas \CPU|rf|rf[9][13] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][13] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \CPU|mux3|z[13]~21 (
// Equation(s):
// \CPU|mux3|z[13]~21_combout  = ( \im|Mux12~3_combout  & ( !\mem_read~0_combout  & ( (\CPU|rf|rf[9][13]~q  & (!\im|Mux10~5_combout  & !\im|Mux11~3_combout )) ) ) )

	.dataa(!\CPU|rf|rf[9][13]~q ),
	.datab(gnd),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\im|Mux11~3_combout ),
	.datae(!\im|Mux12~3_combout ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[13]~21 .extended_lut = "off";
defparam \CPU|mux3|z[13]~21 .lut_mask = 64'h0000500000000000;
defparam \CPU|mux3|z[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \CPU|mux3|z[13]~20 (
// Equation(s):
// \CPU|mux3|z[13]~20_combout  = ( \CPU|rf|rf[5][13]~q  & ( \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][13]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[7][13]~q ))) ) ) ) # ( !\CPU|rf|rf[5][13]~q  & ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][13]~q )) # (\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[7][13]~q ))) ) ) ) # ( \CPU|rf|rf[5][13]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (\CPU|mux_reg1|z[0]~1_combout ) 
// # (\CPU|rf|rf[4][13]~q ) ) ) ) # ( !\CPU|rf|rf[5][13]~q  & ( !\CPU|mux_reg1|z[1]~0_combout  & ( (\CPU|rf|rf[4][13]~q  & !\CPU|mux_reg1|z[0]~1_combout ) ) ) )

	.dataa(!\CPU|rf|rf[6][13]~q ),
	.datab(!\CPU|rf|rf[7][13]~q ),
	.datac(!\CPU|rf|rf[4][13]~q ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|rf|rf[5][13]~q ),
	.dataf(!\CPU|mux_reg1|z[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[13]~20 .extended_lut = "off";
defparam \CPU|mux3|z[13]~20 .lut_mask = 64'h0F000FFF55335533;
defparam \CPU|mux3|z[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \CPU|mux3|z[13]~22 (
// Equation(s):
// \CPU|mux3|z[13]~22_combout  = ( !\im|Mux12~3_combout  & ( \im|Mux11~3_combout  & ( (!\im|Mux10~5_combout  & (\CPU|rf|rf[10][13]~q  & !\mem_read~0_combout )) ) ) ) # ( !\im|Mux12~3_combout  & ( !\im|Mux11~3_combout  & ( (!\im|Mux10~5_combout  & 
// (!\mem_read~0_combout  & \CPU|rf|rf[8][13]~q )) ) ) )

	.dataa(!\im|Mux10~5_combout ),
	.datab(!\CPU|rf|rf[10][13]~q ),
	.datac(!\mem_read~0_combout ),
	.datad(!\CPU|rf|rf[8][13]~q ),
	.datae(!\im|Mux12~3_combout ),
	.dataf(!\im|Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[13]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[13]~22 .extended_lut = "off";
defparam \CPU|mux3|z[13]~22 .lut_mask = 64'h00A0000020200000;
defparam \CPU|mux3|z[13]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \CPU|mux3|z[13]~23 (
// Equation(s):
// \CPU|mux3|z[13]~23_combout  = ( \CPU|adder2|generate_N_bit_Adder[13].f|s~combout  & ( \CPU|mux3|z[13]~22_combout  & ( ((\CPU|mux3|z[7]~3_combout  & \CPU|mux3|z[13]~20_combout )) # (\CPU|mux3|z[7]~0_combout ) ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[13].f|s~combout  & ( \CPU|mux3|z[13]~22_combout  & ( (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[13]~20_combout ) # (\CPU|mux3|z[7]~0_combout ))) ) ) ) # ( \CPU|adder2|generate_N_bit_Adder[13].f|s~combout  & ( 
// !\CPU|mux3|z[13]~22_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[7]~3_combout  & \CPU|mux3|z[13]~20_combout )))) # (\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[7]~3_combout )) # (\CPU|mux3|z[13]~21_combout ))) ) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[13].f|s~combout  & ( !\CPU|mux3|z[13]~22_combout  & ( (\CPU|mux3|z[7]~3_combout  & ((!\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[13]~20_combout ))) # (\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[13]~21_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[13]~21_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[13]~20_combout ),
	.datae(!\CPU|adder2|generate_N_bit_Adder[13].f|s~combout ),
	.dataf(!\CPU|mux3|z[13]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[13]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[13]~23 .extended_lut = "off";
defparam \CPU|mux3|z[13]~23 .lut_mask = 64'h010B515B050F555F;
defparam \CPU|mux3|z[13]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N54
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  = ( !\CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux2|z[13]~21_combout  & ( (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[13]~157_combout ) # (\CPU|mux3|z[13]~23_combout ))) ) ) ) # 
// ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux2|z[13]~21_combout  & ( (!\CPU|mux2|z[13]~23_combout  & (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[13]~157_combout ) # (\CPU|mux3|z[13]~23_combout )))) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( 
// !\CPU|mux2|z[13]~21_combout  & ( (\CPU|mux2|z[13]~23_combout  & (!\CPU|decode|mov_src~2_combout  & ((\CPU|mux3|z[13]~157_combout ) # (\CPU|mux3|z[13]~23_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[13]~23_combout ),
	.datab(!\CPU|mux2|z[13]~23_combout ),
	.datac(!\CPU|mux3|z[13]~157_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(!\CPU|mux2|z[13]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0 .lut_mask = 64'h13004C005F000000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N18
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & ( \CPU|mux3|z[14]~19_combout  & ( (\CPU|mux3|z[15]~14_combout ) # 
// (\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & ( \CPU|mux3|z[14]~19_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  & (\CPU|mux3|z[15]~14_combout  & 
// ((\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout )))) # (\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  & (((\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ) # 
// (\CPU|mux3|z[15]~14_combout )) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ))) ) ) ) # ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & ( !\CPU|mux3|z[14]~19_combout  & ( 
// (!\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  & (\CPU|mux3|z[15]~14_combout  & \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout )) # (\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  & ((\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ) # 
// (\CPU|mux3|z[15]~14_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout  & ( !\CPU|mux3|z[14]~19_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  & 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & (\CPU|mux3|z[15]~14_combout  & \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ))) # (\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout  & 
// (((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout  & \CPU|alu|arithmetic|adder|mux0|z[14]~2_combout )) # (\CPU|mux3|z[15]~14_combout ))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|mux0|z[15]~1_combout ),
	.datac(!\CPU|mux3|z[15]~14_combout ),
	.datad(!\CPU|alu|arithmetic|adder|mux0|z[14]~2_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[13].f|c_out~2_combout ),
	.dataf(!\CPU|mux3|z[14]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0 .lut_mask = 64'h0317033F173F3F3F;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N21
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[16]~27 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[16]~27_combout  = ( \CPU|alu|arithmetic|mul|s [16] & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [16] & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  & ( 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & !\CPU|decode|mux1|z[1]~1_combout )) ) ) ) # ( \CPU|alu|arithmetic|mul|s [16] & ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|decode|mux1|z[1]~1_combout ) # (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ))) ) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [16] & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout  & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// !\CPU|decode|mux1|z[1]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(!\CPU|alu|arithmetic|mul|s [16]),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[16]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[16]~27 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[16]~27 .lut_mask = 64'h300030F0C000C0F0;
defparam \CPU|alu|mux0|mux2|z[16]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N15
cyclonev_lcell_comb \CPU|rf|rf~0 (
// Equation(s):
// \CPU|rf|rf~0_combout  = ( \comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\CPU|alu|mux0|mux2|z[16]~27_combout  & (!\mem_read~combout  & \reset~input_o )) ) ) ) # ( !\comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\reset~input_o  & ((\mem_read~combout ) 
// # (\CPU|alu|mux0|mux2|z[16]~27_combout ))) ) ) ) # ( \comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( (\CPU|alu|mux0|mux2|z[16]~27_combout  & (!\mem_read~combout  & \reset~input_o )) ) ) ) # ( !\comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( 
// (\CPU|alu|mux0|mux2|z[16]~27_combout  & (!\mem_read~combout  & \reset~input_o )) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[16]~27_combout ),
	.datab(gnd),
	.datac(!\mem_read~combout ),
	.datad(!\reset~input_o ),
	.datae(!\comb~12_combout ),
	.dataf(!\mux1|z[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~0 .extended_lut = "off";
defparam \CPU|rf|rf~0 .lut_mask = 64'h00500050005F0050;
defparam \CPU|rf|rf~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \CPU|rf|rf[1][16]~feeder (
// Equation(s):
// \CPU|rf|rf[1][16]~feeder_combout  = ( \CPU|rf|rf~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[1][16]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N53
dffeas \CPU|rf|rf[1][16] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][16] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N27
cyclonev_lcell_comb \CPU|mux2|z[16]~8 (
// Equation(s):
// \CPU|mux2|z[16]~8_combout  = ( \im|Mux20~2_combout  & ( \CPU|rf|rf[2][16]~q  & ( (!\im|Mux19~7_combout  & (\CPU|rf|rf[1][16]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[3][16]~q ))) ) ) ) # ( !\im|Mux20~2_combout  & ( \CPU|rf|rf[2][16]~q  & ( 
// (\im|Mux19~7_combout ) # (\CPU|rf|rf[0][16]~q ) ) ) ) # ( \im|Mux20~2_combout  & ( !\CPU|rf|rf[2][16]~q  & ( (!\im|Mux19~7_combout  & (\CPU|rf|rf[1][16]~q )) # (\im|Mux19~7_combout  & ((\CPU|rf|rf[3][16]~q ))) ) ) ) # ( !\im|Mux20~2_combout  & ( 
// !\CPU|rf|rf[2][16]~q  & ( (\CPU|rf|rf[0][16]~q  & !\im|Mux19~7_combout ) ) ) )

	.dataa(!\CPU|rf|rf[1][16]~q ),
	.datab(!\CPU|rf|rf[3][16]~q ),
	.datac(!\CPU|rf|rf[0][16]~q ),
	.datad(!\im|Mux19~7_combout ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\CPU|rf|rf[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[16]~8 .extended_lut = "off";
defparam \CPU|mux2|z[16]~8 .lut_mask = 64'h0F0055330FFF5533;
defparam \CPU|mux2|z[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N9
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[16]~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  = ( \CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux2|z[16]~5_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (!\im|Mux7~2_combout  & (\CPU|mux2|z[12]~7_combout ))) # (\CPU|mux2|z[12]~6_combout  & 
// (((!\CPU|mux2|z[12]~7_combout ) # (!\CPU|mux2|z[16]~8_combout )))) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( \CPU|mux2|z[16]~5_combout  & ( (!\CPU|mux2|z[12]~6_combout  & (((!\CPU|mux2|z[12]~7_combout )) # (\im|Mux7~2_combout ))) # 
// (\CPU|mux2|z[12]~6_combout  & (((\CPU|mux2|z[12]~7_combout  & \CPU|mux2|z[16]~8_combout )))) ) ) ) # ( \CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux2|z[16]~5_combout  & ( (!\CPU|mux2|z[12]~7_combout ) # ((!\CPU|mux2|z[12]~6_combout  & 
// (!\im|Mux7~2_combout )) # (\CPU|mux2|z[12]~6_combout  & ((!\CPU|mux2|z[16]~8_combout )))) ) ) ) # ( !\CPU|decode|mux1|z[0]~2_combout  & ( !\CPU|mux2|z[16]~5_combout  & ( (\CPU|mux2|z[12]~7_combout  & ((!\CPU|mux2|z[12]~6_combout  & (\im|Mux7~2_combout )) 
// # (\CPU|mux2|z[12]~6_combout  & ((\CPU|mux2|z[16]~8_combout ))))) ) ) )

	.dataa(!\CPU|mux2|z[12]~6_combout ),
	.datab(!\im|Mux7~2_combout ),
	.datac(!\CPU|mux2|z[12]~7_combout ),
	.datad(!\CPU|mux2|z[16]~8_combout ),
	.datae(!\CPU|decode|mux1|z[0]~2_combout ),
	.dataf(!\CPU|mux2|z[16]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[16]~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[16]~0 .lut_mask = 64'h0207FDF8A2A75D58;
defparam \CPU|alu|arithmetic|adder|mux0|z[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N15
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0_combout  = ( \CPU|mux3|z[16]~9_combout  & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ) # (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ) ) ) # ( 
// !\CPU|mux3|z[16]~9_combout  & ( (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0 .lut_mask = 64'h000F000F0FFF0FFF;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[17]~28 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[17]~28_combout  = ( \CPU|decode|mux1|z[1]~1_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|arithmetic|mul|s [17]) ) ) # ( !\CPU|decode|mux1|z[1]~1_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0_combout ))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [17]),
	.datae(gnd),
	.dataf(!\CPU|decode|mux1|z[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[17]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[17]~28 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[17]~28 .lut_mask = 64'h2828282800AA00AA;
defparam \CPU|alu|mux0|mux2|z[17]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \CPU|rf|rf~19 (
// Equation(s):
// \CPU|rf|rf~19_combout  = ( \mux1|z[9]~1_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[17]~28_combout )) # (\mem_read~combout  & ((!\comb~12_combout ))))) ) ) # ( !\mux1|z[9]~1_combout  & ( 
// (\CPU|alu|mux0|mux2|z[17]~28_combout  & (\reset~input_o  & !\mem_read~combout )) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[17]~28_combout ),
	.datab(!\reset~input_o ),
	.datac(!\mem_read~combout ),
	.datad(!\comb~12_combout ),
	.datae(gnd),
	.dataf(!\mux1|z[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~19 .extended_lut = "off";
defparam \CPU|rf|rf~19 .lut_mask = 64'h1010101013101310;
defparam \CPU|rf|rf~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N32
dffeas \CPU|rf|rf[6][17] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[6][17] .is_wysiwyg = "true";
defparam \CPU|rf|rf[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N33
cyclonev_lcell_comb \CPU|mux2|z[17]~89 (
// Equation(s):
// \CPU|mux2|z[17]~89_combout  = ( \CPU|rf|rf[5][17]~q  & ( \CPU|rf|rf[4][17]~q  & ( (!\im|Mux19~7_combout ) # ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][17]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][17]~q )))) ) ) ) # ( !\CPU|rf|rf[5][17]~q  & ( 
// \CPU|rf|rf[4][17]~q  & ( (!\im|Mux20~2_combout  & (((!\im|Mux19~7_combout )) # (\CPU|rf|rf[6][17]~q ))) # (\im|Mux20~2_combout  & (((\CPU|rf|rf[7][17]~q  & \im|Mux19~7_combout )))) ) ) ) # ( \CPU|rf|rf[5][17]~q  & ( !\CPU|rf|rf[4][17]~q  & ( 
// (!\im|Mux20~2_combout  & (\CPU|rf|rf[6][17]~q  & ((\im|Mux19~7_combout )))) # (\im|Mux20~2_combout  & (((!\im|Mux19~7_combout ) # (\CPU|rf|rf[7][17]~q )))) ) ) ) # ( !\CPU|rf|rf[5][17]~q  & ( !\CPU|rf|rf[4][17]~q  & ( (\im|Mux19~7_combout  & 
// ((!\im|Mux20~2_combout  & (\CPU|rf|rf[6][17]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[7][17]~q ))))) ) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\CPU|rf|rf[6][17]~q ),
	.datac(!\CPU|rf|rf[7][17]~q ),
	.datad(!\im|Mux19~7_combout ),
	.datae(!\CPU|rf|rf[5][17]~q ),
	.dataf(!\CPU|rf|rf[4][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[17]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[17]~89 .extended_lut = "off";
defparam \CPU|mux2|z[17]~89 .lut_mask = 64'h00275527AA27FF27;
defparam \CPU|mux2|z[17]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N9
cyclonev_lcell_comb \CPU|mux2|z[17]~92 (
// Equation(s):
// \CPU|mux2|z[17]~92_combout  = ( \im|Mux19~7_combout  & ( \CPU|rf|rf[1][17]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][17]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][17]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[1][17]~q  & ( 
// (\im|Mux20~2_combout ) # (\CPU|rf|rf[0][17]~q ) ) ) ) # ( \im|Mux19~7_combout  & ( !\CPU|rf|rf[1][17]~q  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[2][17]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[3][17]~q ))) ) ) ) # ( !\im|Mux19~7_combout  & ( 
// !\CPU|rf|rf[1][17]~q  & ( (\CPU|rf|rf[0][17]~q  & !\im|Mux20~2_combout ) ) ) )

	.dataa(!\CPU|rf|rf[0][17]~q ),
	.datab(!\CPU|rf|rf[2][17]~q ),
	.datac(!\CPU|rf|rf[3][17]~q ),
	.datad(!\im|Mux20~2_combout ),
	.datae(!\im|Mux19~7_combout ),
	.dataf(!\CPU|rf|rf[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[17]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[17]~92 .extended_lut = "off";
defparam \CPU|mux2|z[17]~92 .lut_mask = 64'h5500330F55FF330F;
defparam \CPU|mux2|z[17]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N21
cyclonev_lcell_comb \CPU|mux2|z[17]~93 (
// Equation(s):
// \CPU|mux2|z[17]~93_combout  = ( \CPU|mux2|z[12]~6_combout  & ( (\CPU|mux2|z[17]~92_combout  & \CPU|mux2|z[12]~7_combout ) ) ) # ( !\CPU|mux2|z[12]~6_combout  & ( (\im|Mux6~3_combout  & \CPU|mux2|z[12]~7_combout ) ) )

	.dataa(!\im|Mux6~3_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[17]~92_combout ),
	.datad(!\CPU|mux2|z[12]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[12]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[17]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[17]~93 .extended_lut = "off";
defparam \CPU|mux2|z[17]~93 .lut_mask = 64'h00550055000F000F;
defparam \CPU|mux2|z[17]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N57
cyclonev_lcell_comb \CPU|mux2|z[17]~90 (
// Equation(s):
// \CPU|mux2|z[17]~90_combout  = ( \CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[10][17]~q  ) ) ) # ( !\CPU|mux2|z[5]~3_combout  & ( \CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[8][17]~q  ) ) ) # ( \CPU|mux2|z[5]~3_combout  & ( 
// !\CPU|mux2|z[5]~2_combout  & ( \CPU|rf|rf[9][17]~q  ) ) )

	.dataa(!\CPU|rf|rf[8][17]~q ),
	.datab(!\CPU|rf|rf[9][17]~q ),
	.datac(gnd),
	.datad(!\CPU|rf|rf[10][17]~q ),
	.datae(!\CPU|mux2|z[5]~3_combout ),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[17]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[17]~90 .extended_lut = "off";
defparam \CPU|mux2|z[17]~90 .lut_mask = 64'h00003333555500FF;
defparam \CPU|mux2|z[17]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \CPU|mux2|z[17]~91 (
// Equation(s):
// \CPU|mux2|z[17]~91_combout  = ( \CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( (!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[17]~90_combout )) # (\CPU|mux2|z[5]~1_combout  & ((!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ))) ) ) # ( 
// !\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout  & ( (!\CPU|mux2|z[5]~1_combout  & (\CPU|mux2|z[17]~90_combout )) # (\CPU|mux2|z[5]~1_combout  & ((\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|mux2|z[17]~90_combout ),
	.datac(!\CPU|adder1|generate_N_bit_Adder[17].f|s~combout ),
	.datad(!\CPU|mux2|z[5]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[16].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[17]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[17]~91 .extended_lut = "off";
defparam \CPU|mux2|z[17]~91 .lut_mask = 64'h330F330F33F033F0;
defparam \CPU|mux2|z[17]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \CPU|mux2|z[17]~94 (
// Equation(s):
// \CPU|mux2|z[17]~94_combout  = ( \CPU|mux2|z[17]~93_combout  & ( \CPU|mux2|z[17]~91_combout  ) ) # ( !\CPU|mux2|z[17]~93_combout  & ( \CPU|mux2|z[17]~91_combout  & ( (\CPU|mux2|z[7]~9_combout  & ((\im|Mux17~5_combout ) # (\CPU|mux2|z[17]~89_combout ))) ) ) 
// ) # ( \CPU|mux2|z[17]~93_combout  & ( !\CPU|mux2|z[17]~91_combout  ) ) # ( !\CPU|mux2|z[17]~93_combout  & ( !\CPU|mux2|z[17]~91_combout  & ( (\CPU|mux2|z[7]~9_combout  & (\CPU|mux2|z[17]~89_combout  & !\im|Mux17~5_combout )) ) ) )

	.dataa(!\CPU|mux2|z[7]~9_combout ),
	.datab(gnd),
	.datac(!\CPU|mux2|z[17]~89_combout ),
	.datad(!\im|Mux17~5_combout ),
	.datae(!\CPU|mux2|z[17]~93_combout ),
	.dataf(!\CPU|mux2|z[17]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[17]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[17]~94 .extended_lut = "off";
defparam \CPU|mux2|z[17]~94 .lut_mask = 64'h0500FFFF0555FFFF;
defparam \CPU|mux2|z[17]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[17]~12 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[17]~12_combout  = ( \CPU|mux2|z[17]~94_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  ) ) # ( !\CPU|mux2|z[17]~94_combout  & ( \CPU|decode|mux1|z[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[17]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[17]~12 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[17]~12 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \CPU|alu|arithmetic|adder|mux0|z[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N57
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  = ( \CPU|mux3|z[17]~94_combout  & ( !\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout  ) ) # ( !\CPU|mux3|z[17]~94_combout  & ( \CPU|alu|arithmetic|adder|mux0|z[17]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[17]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[17]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[17]~1 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[17]~1_combout  = ( \CPU|alu|arithmetic|mul|s [17] & ( \CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  $ (((!\CPU|mux3|z[16]~9_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [17] & ( \CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  $ (((!\CPU|mux3|z[16]~9_combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ))))) ) ) ) # ( \CPU|alu|arithmetic|mul|s [17] & ( 
// !\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  $ (((!\CPU|mux3|z[16]~9_combout ) # (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout )))) # 
// (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [17] & ( !\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  $ 
// (((!\CPU|mux3|z[16]~9_combout ) # (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ))))) ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout ),
	.datac(!\CPU|mux3|z[16]~9_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.datae(!\CPU|alu|arithmetic|mul|s [17]),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[17]~1 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[17]~1 .lut_mask = 64'h2228777D28887DDD;
defparam \CPU|alu|mux0|mux2|z[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \CPU|mux1|z[3]~7 (
// Equation(s):
// \CPU|mux1|z[3]~7_combout  = ( \CPU|alu|mux0|mux2|z[18]~0_combout  & ( \deco|LessThan3~4_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\CPU|alu|mux0|mux2|z[18]~0_combout  & ( \deco|LessThan3~4_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\deco|LessThan0~0_combout ) # (\CPU|alu|mux0|mux2|z[20]~20_combout ))) ) ) ) # ( \CPU|alu|mux0|mux2|z[18]~0_combout  & ( !\deco|LessThan3~4_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( 
// !\CPU|alu|mux0|mux2|z[18]~0_combout  & ( !\deco|LessThan3~4_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (((!\deco|LessThan0~0_combout ) # (\CPU|alu|mux0|mux2|z[20]~20_combout )) # (\CPU|alu|mux0|mux2|z[17]~1_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datad(!\deco|LessThan0~0_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.dataf(!\deco|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~7 .extended_lut = "off";
defparam \CPU|mux1|z[3]~7 .lut_mask = 64'hAA2AAAAAAA0AAAAA;
defparam \CPU|mux1|z[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N30
cyclonev_lcell_comb \CPU|mux1|z[3]~12 (
// Equation(s):
// \CPU|mux1|z[3]~12_combout  = ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( \CPU|alu|mux0|mux2|z[1]~37_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|mux0|mux2|z[4]~32_combout ) ) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( 
// \CPU|alu|mux0|mux2|z[1]~37_combout  & ( (!\CPU|alu|mux0|mux2|z[3]~8_combout ) # ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|mux0|mux2|z[4]~32_combout )) ) ) ) # ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( !\CPU|alu|mux0|mux2|z[1]~37_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\CPU|alu|mux0|mux2|z[4]~32_combout  & ((!\CPU|alu|mux0|mux2|z[2]~9_combout ) # (\CPU|alu|mux0|mux2|z[3]~8_combout )))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( !\CPU|alu|mux0|mux2|z[1]~37_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[2]~9_combout  & ((!\CPU|alu|mux0|mux2|z[3]~8_combout ) # ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|mux0|mux2|z[4]~32_combout )))) # (\CPU|alu|mux0|mux2|z[2]~9_combout  & (((!\CPU|alu|mux0|mux2|z[4]~32_combout ) # 
// (\CPU|alu|mux0|mux2|z[3]~8_combout )) # (\CPU|alu|mux0|mux2|z[13]~7_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[1]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~12 .extended_lut = "off";
defparam \CPU|mux1|z[3]~12 .lut_mask = 64'hF5BD008CF0FC00CC;
defparam \CPU|mux1|z[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \deco|LessThan3~1 (
// Equation(s):
// \deco|LessThan3~1_combout  = ( \CPU|alu|mux0|mux2|z[6]~6_combout  & ( (\deco|LessThan3~0_combout  & \CPU|alu|mux0|mux2|z[3]~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\deco|LessThan3~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~1 .extended_lut = "off";
defparam \deco|LessThan3~1 .lut_mask = 64'h00000000000F000F;
defparam \deco|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \deco|LessThan1~3 (
// Equation(s):
// \deco|LessThan1~3_combout  = ( \deco|LessThan1~1_combout  & ( !\deco|LessThan3~1_combout  & ( (!\CPU|alu|mux0|mux2|z[17]~1_combout  & (!\CPU|alu|mux0|mux2|z[7]~5_combout  & (!\CPU|alu|mux0|mux2|z[18]~0_combout  & \deco|LessThan3~2_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.datad(!\deco|LessThan3~2_combout ),
	.datae(!\deco|LessThan1~1_combout ),
	.dataf(!\deco|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan1~3 .extended_lut = "off";
defparam \deco|LessThan1~3 .lut_mask = 64'h0000008000000000;
defparam \deco|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N57
cyclonev_lcell_comb \deco|LessThan1~5 (
// Equation(s):
// \deco|LessThan1~5_combout  = ( \deco|LessThan1~3_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\deco|LessThan0~0_combout ) # (\CPU|alu|mux0|mux2|z[20]~20_combout ))) ) ) # ( !\deco|LessThan1~3_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) 
// )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(gnd),
	.datac(!\deco|LessThan0~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datae(gnd),
	.dataf(!\deco|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan1~5 .extended_lut = "off";
defparam \deco|LessThan1~5 .lut_mask = 64'hAAAAAAAAA0AAA0AA;
defparam \deco|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N51
cyclonev_lcell_comb \CPU|mux1|z[3]~13 (
// Equation(s):
// \CPU|mux1|z[3]~13_combout  = ( \CPU|mux1|z[3]~0_combout  & ( \CPU|alu|mux0|mux2|z[3]~8_combout  & ( (!\mem_read~combout ) # (!\CPU|mux1|z[3]~12_combout ) ) ) ) # ( !\CPU|mux1|z[3]~0_combout  & ( \CPU|alu|mux0|mux2|z[3]~8_combout  & ( (!\mem_read~combout ) 
// # ((!\CPU|mux1|z[3]~12_combout ) # ((!\CPU|mux1|z[3]~7_combout  & \deco|LessThan1~5_combout ))) ) ) ) # ( \CPU|mux1|z[3]~0_combout  & ( !\CPU|alu|mux0|mux2|z[3]~8_combout  & ( (\mem_read~combout  & !\CPU|mux1|z[3]~12_combout ) ) ) ) # ( 
// !\CPU|mux1|z[3]~0_combout  & ( !\CPU|alu|mux0|mux2|z[3]~8_combout  & ( (\mem_read~combout  & (!\CPU|mux1|z[3]~12_combout  & ((!\deco|LessThan1~5_combout ) # (\CPU|mux1|z[3]~7_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\CPU|mux1|z[3]~7_combout ),
	.datac(!\CPU|mux1|z[3]~12_combout ),
	.datad(!\deco|LessThan1~5_combout ),
	.datae(!\CPU|mux1|z[3]~0_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~13 .extended_lut = "off";
defparam \CPU|mux1|z[3]~13 .lut_mask = 64'h50105050FAFEFAFA;
defparam \CPU|mux1|z[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N24
cyclonev_lcell_comb \image_controller|LessThan7~1 (
// Equation(s):
// \image_controller|LessThan7~1_combout  = ( \offset|Add0~13_sumout  & ( \image_controller|LessThan7~0_combout  & ( (!\original~input_o  & (!\vga|map|out [11] & !\vga|map|out [10])) ) ) ) # ( !\offset|Add0~13_sumout  & ( 
// \image_controller|LessThan7~0_combout  & ( (!\original~input_o  & (!\vga|map|out [11] & (!\vga|map|out [10]))) # (\original~input_o  & (((!\offset|Add0~37_sumout )))) ) ) )

	.dataa(!\original~input_o ),
	.datab(!\vga|map|out [11]),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add0~37_sumout ),
	.datae(!\offset|Add0~13_sumout ),
	.dataf(!\image_controller|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|LessThan7~1 .extended_lut = "off";
defparam \image_controller|LessThan7~1 .lut_mask = 64'h00000000D5808080;
defparam \image_controller|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N48
cyclonev_lcell_comb \image_controller|mux3|z[2]~10 (
// Equation(s):
// \image_controller|mux3|z[2]~10_combout  = ( \mux4|z[17]~4_combout  & ( \mux4|z[16]~0_combout  ) ) # ( \mux4|z[17]~4_combout  & ( !\mux4|z[16]~0_combout  & ( ((!\image_controller|LessThan7~1_combout  & (\image_controller|LessThan7~2_combout  & 
// \mux4|z[14]~2_combout ))) # (\mux4|z[15]~1_combout ) ) ) )

	.dataa(!\image_controller|LessThan7~1_combout ),
	.datab(!\image_controller|LessThan7~2_combout ),
	.datac(!\mux4|z[14]~2_combout ),
	.datad(!\mux4|z[15]~1_combout ),
	.datae(!\mux4|z[17]~4_combout ),
	.dataf(!\mux4|z[16]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~10 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~10 .lut_mask = 64'h000002FF0000FFFF;
defparam \image_controller|mux3|z[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N54
cyclonev_lcell_comb \image_controller|mux3|z[2]~4 (
// Equation(s):
// \image_controller|mux3|z[2]~4_combout  = ( \mux4|z[11]~3_combout  & ( !\mux4|z[13]~7_combout  & ( !\mux4|z[12]~6_combout  ) ) ) # ( !\mux4|z[11]~3_combout  & ( !\mux4|z[13]~7_combout  & ( (!\mux4|z[12]~6_combout ) # ((!\mux4|z[10]~5_combout ) # 
// ((!\image_controller|mux3|z[2]~3_combout  & \image_controller|LessThan7~0_combout ))) ) ) )

	.dataa(!\mux4|z[12]~6_combout ),
	.datab(!\image_controller|mux3|z[2]~3_combout ),
	.datac(!\mux4|z[10]~5_combout ),
	.datad(!\image_controller|LessThan7~0_combout ),
	.datae(!\mux4|z[11]~3_combout ),
	.dataf(!\mux4|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~4 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~4 .lut_mask = 64'hFAFEAAAA00000000;
defparam \image_controller|mux3|z[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N15
cyclonev_lcell_comb \image_controller|mux3|z[2]~2 (
// Equation(s):
// \image_controller|mux3|z[2]~2_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout  & ( (!\mux4|z[11]~3_combout ) # ((!\image_controller|mux3|z[2]~1_combout ) # ((\image_controller|LessThan7~0_combout  & 
// \image_controller|mux3|z[2]~0_combout ))) ) )

	.dataa(!\mux4|z[11]~3_combout ),
	.datab(!\image_controller|LessThan7~0_combout ),
	.datac(!\image_controller|mux3|z[2]~1_combout ),
	.datad(!\image_controller|mux3|z[2]~0_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~2 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~2 .lut_mask = 64'h00000000FAFBFAFB;
defparam \image_controller|mux3|z[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N42
cyclonev_lcell_comb \image_controller|mux3|z[2]~5 (
// Equation(s):
// \image_controller|mux3|z[2]~5_combout  = ( \image_controller|mux3|z[2]~4_combout  & ( \image_controller|mux3|z[2]~2_combout  & ( (\mux4|z[16]~0_combout  & !\mux4|z[17]~4_combout ) ) ) ) # ( !\image_controller|mux3|z[2]~4_combout  & ( 
// \image_controller|mux3|z[2]~2_combout  & ( (\mux4|z[16]~0_combout  & (!\mux4|z[17]~4_combout  & ((!\mux4|z[14]~2_combout ) # (!\mux4|z[15]~1_combout )))) ) ) ) # ( \image_controller|mux3|z[2]~4_combout  & ( !\image_controller|mux3|z[2]~2_combout  & ( 
// (!\mux4|z[17]~4_combout  & ((\mux4|z[16]~0_combout ) # (\mux4|z[15]~1_combout ))) ) ) ) # ( !\image_controller|mux3|z[2]~4_combout  & ( !\image_controller|mux3|z[2]~2_combout  & ( (!\mux4|z[17]~4_combout  & ((!\mux4|z[15]~1_combout  & 
// ((\mux4|z[16]~0_combout ))) # (\mux4|z[15]~1_combout  & ((!\mux4|z[14]~2_combout ) # (!\mux4|z[16]~0_combout ))))) ) ) )

	.dataa(!\mux4|z[14]~2_combout ),
	.datab(!\mux4|z[15]~1_combout ),
	.datac(!\mux4|z[16]~0_combout ),
	.datad(!\mux4|z[17]~4_combout ),
	.datae(!\image_controller|mux3|z[2]~4_combout ),
	.dataf(!\image_controller|mux3|z[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~5 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~5 .lut_mask = 64'h3E003F000E000F00;
defparam \image_controller|mux3|z[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N30
cyclonev_lcell_comb \image_controller|mux3|z[2]~12 (
// Equation(s):
// \image_controller|mux3|z[2]~12_combout  = ( \image_controller|LessThan7~0_combout  & ( (\image_controller|LessThan7~2_combout  & (\mux4|z[11]~3_combout  & ((\mux4|z[10]~5_combout ) # (\mux4|z[7]~8_combout )))) ) ) # ( 
// !\image_controller|LessThan7~0_combout  & ( (\image_controller|LessThan7~2_combout  & \mux4|z[11]~3_combout ) ) )

	.dataa(!\mux4|z[7]~8_combout ),
	.datab(!\image_controller|LessThan7~2_combout ),
	.datac(!\mux4|z[10]~5_combout ),
	.datad(!\mux4|z[11]~3_combout ),
	.datae(gnd),
	.dataf(!\image_controller|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~12 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~12 .lut_mask = 64'h0033003300130013;
defparam \image_controller|mux3|z[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N18
cyclonev_lcell_comb \image_controller|mux3|z[2]~13 (
// Equation(s):
// \image_controller|mux3|z[2]~13_combout  = ( \mux4|z[16]~0_combout  & ( \image_controller|mux3|z[2]~2_combout  & ( (!\mux4|z[14]~2_combout  & (!\mux4|z[15]~1_combout  & (!\mux4|z[17]~4_combout  & !\image_controller|mux3|z[2]~12_combout ))) ) ) ) # ( 
// \mux4|z[16]~0_combout  & ( !\image_controller|mux3|z[2]~2_combout  & ( (!\mux4|z[14]~2_combout  & (!\mux4|z[15]~1_combout  & (!\mux4|z[17]~4_combout  & !\image_controller|mux3|z[2]~12_combout ))) ) ) ) # ( !\mux4|z[16]~0_combout  & ( 
// !\image_controller|mux3|z[2]~2_combout  & ( (\mux4|z[15]~1_combout  & !\mux4|z[17]~4_combout ) ) ) )

	.dataa(!\mux4|z[14]~2_combout ),
	.datab(!\mux4|z[15]~1_combout ),
	.datac(!\mux4|z[17]~4_combout ),
	.datad(!\image_controller|mux3|z[2]~12_combout ),
	.datae(!\mux4|z[16]~0_combout ),
	.dataf(!\image_controller|mux3|z[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~13 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~13 .lut_mask = 64'h3030800000008000;
defparam \image_controller|mux3|z[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F5FFFFFFFFFFBF41FDFED1BF840000000000000007FFFFE0000007FFFE005FFFFC001FFFC0007FF7ADFFBFFFFFE00000001FF5FBFFFFFFFFBF1FFDFF0C40080000000000000001FFFFF0000003FFFE000FFFFC000FFFC0003FFFADFFFFFFFFF00000001FFDFFFFFDFFFFBEFFFDFF3DFF9000000000000000007FFFF8000001FFFF0007FFFE000FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "E0007FFFAEFFFFCFFFF00000000FFFFEF7FDFFFFBEFFFBFFFEFF8C00000000000000003FFFFE000000FFFF8007FFFE0007FFE0003FFFEF7FFFFFFFF00000000FFEFFFFFFFFFFD9FFFBFFFEFC8400001E00000000000FFFFF000000FFFF8043FFFF0007FFE0001FFF6E7FFFFFFFF00000001FF6FE7FFDFFFFDBFFFBFFFE7C820003FFC00000000007FFFF8000007FFFC003FFFF0007FFF0001FFF7FFFFFFBFFF00000001FF6FF7FFFFFFFDBFFFBFFFFFF5800FFFFF00000000003FFFFC000007FFFC001FFFF8083FCF0001FFF63FFFFF9FFF00000000FF6FF7FEFFFFFCFFFFBFFFFBF9C1FFFDFFC0000000001FFFFE000003FFFE000FFFF8140FDE8001FFFFCFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFEFFF80000001FF6FF7FF7FFFFC1FFFBFFFFBFFEFFFFFFFF0000000000FFFFF000001FFFE000FBFFC09A7FF8000FFE1FFFFFFEFFF80000001FF7FF6FFFFFFFD4FFE3FFFFBFFF7FFFFFFFF0000000007FFFFC00000FFFF00067FED5EFFFE0000FFE3FBA7FFFFFF80000000FF6FF5FFFFFFFDD7FE7FFFFDFFEFFFFFFFFFC000000003FFFFC00000FFFF0007FFFFFF93FFC000FFF7FBC3FFFDFF80000001FFEFFDFFBFFFFDF3FCFFFFFDFFEFFFFFFFFFF000000000FFFFF000007FFF8005FFFFFECFFFC0007FFFFC01FFFDFF80000000FF6FF9FF7FFFFDF3FDFFFFFEFFFFFFFFFFFFFE000000007FFFF800007FFFC003FFFBFF0FFFC0007FFFF001FFFFFF80000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "001FFEFFFFFBFFFFDFBFDFFFFFB7FFFFFFFFFFFFFC00000007FFFFC00003FFFC003FFFEFB87FFC0007FDFE001FFFE7FC0000001FFEFFDFFFFFF7DFDF9FFFFEBBFFFFFFFFFFFFFF00000001FFFFE00001FFFE001FFFEFB47FFE0003FDFC000FFFFFFC0000000FF6FFBFFFFE6BDFEF7FFFF97BFFFFFFFFFFFFFFC0000000FFFFF00001FFFE001FFFF3BA773E0003FEFE0007FFFBFC0000000FF7FF9FF9FEC9BFEF7FFFF7FDFFFFFFFF7FFFFFF80000007FFFF80000FFFE000FFFFB001AFE0003FEFE0007FFFFFC0000001FF7FFDFFEFFFE7FF6FFFC1FFE79FFFFFFFFFFFFFE0000007FFFF80000FFFF000FFFFC00FFFF0003FFFC000FFFFFFC0000001FFEFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFDF3F7F7FFFFFFFDCFFFFF00000000003FFFFFFFF800007FFF0000FFFC003FFFE003FFE600FF85FFDAFFF5400003FFFFFF9FFFF9FBF7FFFFFFFEFFFFBF00000000003FFFFFFFFC00007FFF00007FFC003FFFE003FFF7007FEFFFE2FFFFC00003FFFFFFB7FDFF7CF7FFFFFFFFBFF8FE00000000003FFFFFFFF80000FFFF00007FFE003FFFE003FBFF965FFFFFF7FFF5880003FFFFFFE7FFFF392FFFFFFFFFDFDFFE00000000001FFFFFFFF80000FFFF00007FFC003FFFE003FBFFEBFFFFFFFEFFF5880007FFFFFFE3FFFFFBDFFFFFFFFFF7FFFE00000000001FFFFFFFF80000FFFF00007FFE003FFFE003FFFFFFFFFFFFFFFFF7800007FFFFFFEBFD7FE7F7FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFBDFFC00000000001FFFFFFFF80000FFFF00007FFE001FFFE003FFFFFFFFFFFFFEFFFD800007FFFFFFE1FDFFFBFBFFFFFFFFFEFFFE00000000001FFFFFFFF80000FFFF00007FFC003FFFF003FFFFFFFFFFFFFFFFED800007FFFFFFFDEF7FFFFC7FFFFFFFFFAFFE00000000001FFFFFFFF80000FFFF00007FFE003FFFE003E7FFFFFFFFFFFF7FEE800007FFFFFFF0EFFFFFFF3FFFFFFFFFEFF404000000000FFFFFFFF00000FFFF00007FFE003FFFE003EFFFFFFFFFFFFFFFFA000007FFFFFFFA5FFFFFFFBFFFFFFFFFFFFC00800000001FFFFFFFF80001FFFF00007FFE001FFFE003FFFFFFFFFFFFFF73FA00000FFFFFFFF23FFFFFFFDFFFFFFFFFF7F80";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "0000000001FFFFFFFF00001FFFF00007FFE001FFFE003FFFFFFFFFFFFFFFA7D00001FFFFFFFFDFFDFFFFFEFFFFFFFFFF7F000000000001FFFFFFFF00001FFFF0000FFFE001FFFE003BFFFFFFFFFFFFF3FF900001FFFFFFFFE7FDFFFFFEFFFFFFFFFFFE000000000001FFFFFFFF00001FFFF00007FFE003FFFE003FFFFFFFFFFFFFFFFAD00001FFFFFFFFB9FEFFFFFF7FFFFFFFFFBE000000000001FFFFFFFF00001FFFF0000FFFE001FFFE001FFFFFFFFFFFFFFFFFF00001FFFFFFFFDDFF7FFFFF7FFFFFFFFFBE000000000001FFFFFFFF00001FFFF0000FFFE003FFFE003FFFFFFFFFFFFFFFFDE00007FFFFFFFFFFFF7FFFFF7FFFFFFFFFBC000000000003FF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFF00001FFFE00007FFC003FFFE007FFFFFFFFFFFFFFFFDC00003FFFFFFFFECFFBFFFFFBFFFFFFFFFFC000000000003FFFFFFFF00003FFFE0000FFFC003FFFE01FFFFFFFFFFFFFFFFFCE0000FFFFFFFFFFBFFFFFFFFBFFFFFFFFF7C000000000007FFFFFFFF00003FFFE0000FFFC003FFFE03FFFFFFFFFFFFFFFFFD20000FFFFFFFFFE6FFFFFFFFBFFFFFFFFFFC000000000007FFFFFFFE00003FFFE0000FFFC003FFFE03FFFFFFFFFFFFFFFFFFE00007FFFFFFFFFC7FFFFFFFDFFFFFFFFDFC00000000000FFFFFFFFE00003FFFE0000FFFC003FFFE0FFFFFFFFFFFFFFFFFFF80000FFFFFFFFFF6FFFFFFFFDFFFFFFFFBFC00000000000FFFFFFFFE00003F";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFE0000FFFC003FFFE0FFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFB3FEFFFFFEFFFFFFFF7FE00000000001FFFFFFFFE00003FFFE0000FFFC003FFFC1FFFFFFFFFFFFFFFFFFF40003FFFFFFFFFFB3FFFFFFFEFFFFFFFF7FE80000000003FFFFFFFFE00003FFFE0000FFFC003FFFF9FFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFD1FF7FFFFF7FFFFFFF7FF40000000003FFFFFFFFE00003FFFE0000FFFC007FFFE9FFFFFFFFFFFFFFFFFFF60007FFFFFFFFFFDCFFFFFFFF7FFFFFFEFFF60000000007FFFFFFFFC00003FFFE0000FFFC007FFFEFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFF7FBFFFFFBFFFFFFFFFF7800000007FFFFFFFFFC00007FFFE0001FFF80";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "07FFFE7FFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFEFFFFFFFF9FFFFFFDFFF7C0002FFFFFFFFFFFFFC00007FFFE0001FFF8007FFFEFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFF67FDFFFFFDFFFFFFEFFFFFFFEFFFFFFFFFFFFFFC00007FFFC0001FFF8007FFFCFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFEBFFFFFFFEFFFFFFEFFFBFFFFFFFFFFFFFFFFFFC00007FFFC0001FFF8007FFFB7FFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFB3FFFFFFFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFC00007FFFC0001FFF8007FFF8FFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFCFE7FFFFF7FFFFFDFFFBFFFFFFFFFFFFFFFFFFC00007FFFC0001FFF800FFFFDFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFF0003FFFFFFFFFFFFDBFFFFFFFFBFFFFE1FFFFFFFFFFFFFFFFFFFFFFC00007FFFC0003FFF000FFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFDCFF7FFFFF3FFFFFFFFF7FFFFFFFFFFFFFFFFFFC00007FFFC0003FFF000FFFF0FFFFFFFFFFFFFFFFFFFE8003FFFFFFFFFFFFFE7FFFFFFF5FFFFFFFFF7FFFFFFFFFFFFFFFFFFC00007FFF80003FFF000FFFF3FFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFE71FDFFFFFAFFFFFBFFEFFFFFFFFFFFFFFFFFFF80000FFFF80003FFF001FFFF0FFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFF7FFCFEFFFB7FFFFDFFFFFFFFFFFFFFFFFFFFFF80000FFFF80007FFF001FFFF77FFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FD001FFFFFFFFFFFFFFBAFEFEBFFB3FFFFCFFDFFFFFFFFFFFFFFFFFFF80000FFFF00007FFE001FFFE7FFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFBD7EFC0BFBDFFFFEFFDFFFFFFFFFFFFFFFFFFF80000FFFF00007FFE001FFFDDFFFFFFFFFFFFFFFFFFFA001FFFFFFFFFFFFFFFE7FBC03FBEFFFFF7FFFFFFFFFFFFFFFFFFFFF80000FFFF00007FFE003FFFB3FFFFFFFFFFFFFFFFFFF8005FFFFFFFFFFFFFFDC3FFF01FBF7FFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFF00007FFC003FFFEFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFEBF9F803DFBFFFFBFEFFFFFFFFFFFFFFFFFFF00001FFFE0000FFFC003FFE7FFFFFFFFFFFFFFFFFFFF800FFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "007FFE001FFFF0011FF0003FFF000FFFFDF6000000FFFF9FFBFFFFFFFE1FFFFF7FFFFE3BFFFFFFFFFFFFFFFE00001FFFF800007FFE001FFFF000CFF8003FFF000FFFFDEA000000FFFF1FFFFFBFFFFE5FFFFF7FFFE7FBFFFFFFFFFFFFFFFF00000FFFFC00007FFE001FFFF802FFF8001FFF002FFFFEFE000000FFFF7FFFFFDFFFFEDFFFFF7FFFFFFBFFFFFFFFFFFFFFFF00000FFFFC00003FFF000FFFF800FF78003FFF002FFFFFFA000001FFFFCFFBFFDFFFFDEFFFFFBFFFEFFBFFFFFFFFFFFFFFFF800007FFFC00003FFF000FFFF8007FE8001FFF003FFFFEEA000000FFFFDFFFFFFFFFFFF3FFFFBFFFEFFBFFFFFFFFFFFFFFFF800007FFFE00003FFF000FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "F801FF78001FFF005FFFFEEA000000FFFFCFFFFFDFFFF7FDFFFFBFFFEFFBFFFFE3FFFFFFFFFFC00003FFFE00003FFF000FFFF800EF74001FFF0017FFFFFE000003FFFFEFFFFFEFFFF7FE7FFFDFFFF7FBFFFE007FFFFFFFFFC00003FFFE00003FFF800FFFF80087F0001FFF001FFFFFEE000003FFFFCFFEFFEFFFF7FF7FFFDFFFF7FFFFE0001FFFFFFFFFE00001FFFF00001FFF800FFFFC00BFFC001FFF003FFFFF7E000003FFFFDFFFFFFFFFF7FFBFFFDFFFF7FFFF00000FFFFFFFFFE00001FFFF00001FFF8007FFFC007F7E001FFF003FFFFFFE000001FFFFE7FFFFEFFFFFFFCFFFFFFFFFF7F8000007FFFFFFFFF00000FFFF80001FFF8007FFFC007FFC001F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "FF007FFFFEEE000007FFFFC7FE7FF7FFEFFFF7FFEFFFFFFFC0000003FFFFFFFFF00000FFFF80001FFF8007FFFC007FFA001FFF003FFFFFFA000003FFFFD7FFFFF7FFEFFFF9FFFFFFDFF600000001FFFFFFFFF800007FFF80000FFF8007FFFC007FFA000FFF007BFFFEE6000007FFFFF7FFFFFFFFEFFFFEFFF7FFDFF000000000FFFFFFFFFC00007FFFC0000FFF8007FFFC003F7E000FFF00FBFFFF62000003FFFFFFFF3FF7FFDFFFFF7FF7FFFFF0000000007FFFFFFFFC00003FFFC0000FFFC003FFFE003F7C001FFF007BFFFF6A000007FFFFFFFFFFFFFFDFFFFF9FFBFFEFE0000000003FFFFFFFFC00003FFFC0000FFFC003FFFE003FFC001FFF02FFFFFFEE";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "000007FFFFE7FFFFFBFFDFFFFFEFFBFFFFE0000000001FFFFFFFFE00001FFFE0000FFFC003FFFE003F78000FFF04FFFFFFE600000FFFFFFFFF77FDFFFFFFFFF7FFFFFFE0000000001FFFFFFFFE00001FFFE0000FFFC003FFFE003FFE000BFF0FFFFFFF7E00000FFFFFFDFF33FEFFBFFFFFF9FDFFFFF0000000000FFFFFFFFF00000FFFE00007FFC003FFFE003F7C00087F1FFBFFFFF600000FFFFFFBFFF9FEFFBFFFFFFEFDFFFFF00000000007FFFFFFFF00000FFFF0000FFFC003FFFE003FFF001A1F0FFBFFFF5E00001FFFFFFBFFFFFF7FBFFFFFFF7EFFFFF00000000007FFFFFFFF000007FFF00007FFC003FFFE003FBF300FE79FFF9FFF5400001FFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "F7FFFFF6FFC3FFFF37FFFFFFFFFFFFFF8000007FFFFC00007FFF000FFFFC007FBF0001F9F80007FFFDFC0000001FFAFFCFFFDFFFFFE1FFDFFFFFDFFFFFFFFFFFFFFFF000003FFFFC00007FFF8007FFFE003BC70001FBFC000FFFFFFC0000000FFAFFFFFFFFFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFF800003FFFFC00003FFF8007FFFE061FF70001FFFC0003FFFDFE0000001FFAFFFFFFBFFFFF9FFFDFFFFFFFFFFFFFFFFFFFFFFC00001FFFFE00003FFF8003FFFE0212FB8001FFF40007FFF9FE0000001FFB7FFFFFBFFFFC7FFFDFFFFFFFFFFFFFFFFFFFFFFC00001FFFFE00001FFFC003FFFF000E7B8001FFF40007FFFBFC0000003FFBFFFFFFFFFFF9FFFFEF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "FFFFFEFFFFFFFFFFFFFFFE00000FFFFE00001FFFC003FFFF000F7E40E0F43C0007FFFBFE0000001FFFFFFFFFFFFFFBFFFFEFFFFFFEFFFFFFFFFFFFFFFE00000FFFFF00000FFFE003FFFF000F9FA080FFFC0007FFFFFE0000001FFB7FFFFFFFFFFBFFFFFFFFFFFEFFFFFFFFFFFFFFFF000007FFFF00000FFFE001FFFF0007FFE804FFFC0007FFFFFE0000003FFF7FFFFFFFFFFBFFFFF7FFFFFFFFFFFFFFFFFFFFFF000007FFFF000007FFE001FFFF8807F1F71CFFFE0007FFFBFE0000003FFD7FFFFFFFFFFBFFFFF7FFFFFF7FFFFFFFFFFFFFFF800003FFFF800007FFF000FFFF8807F7FA34FFFE0003FFFFFE0000001FFDFFFFFFBFFFFBFFFFF7FFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFF800003FFFF800007FFF000FFFF8187FFFFF0FFFE0007FFFBFE0000003FFD7FFFFFFFFFFBFFFFFBFFFFFFBFFFFFFFFFFFFFFFC00001FFFF800003FFF000FFFFC027FF9F407FFE0003FFFBFE0000003FFDFFFBFFFFFFFBFFFFFBFFFFFFBFFFFFFFFFFFFFFFE00000FFFFC00003FFF8007FFFC003FFE1007FFE0007FFFFFE0000003FFDFFFFFFFFFFFBFFFFFBFFFFFFDFFFFFFFFFFFFFFFE00000FFFFC00001FFF8007FFFC003FFE0007FFE0003FFFDFE0000007FFCBFFBFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF00000FFFFE00001FFF8007FFFC003DFE0007FFE000FFFFFFE0000007FFEFFFBFFBFFFFDFFFFFDFFFFFFDFFFFFFFFFFFFFFFF0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00007FFFE00001FFFC003FFFE003BFE0003FFE0007FFFFFE0000003FFEBFFFFFBFFFFDFFFFFDFFFFFFDFFFFFFFFFFFFFFFF800007FFFF00000FFFC003FFFE081BFF0003FFE000FFFFDE6000000FFFFBFFFFFBFFFFDFFFFFDFFFFFFCFFFFFFFFFFFFFFFFC00003FFFF00000FFFC003FFFE011EFF0003FFE0007FFFFFE0000007FFEFFF3FFBFFFFEFFFFFEFFFFFFE7FFFFFFFFFFFFFFFC00003FFFF00000FFFE003FFFF011EFF0003FFF000FFFFDDE000000FFFEFFF7FFBFFFFEFFFFFEFFFFFFF3FFFFFFFFFFFFFFFC00001FFFF000007FFE003FFFF005EFF0003FFF0007FFFFF6000000FFFFBFFFFFBFFFFEFFFFFEFFFFFFFBFFFFFFFFFFFFFFFE00001FFFF800";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N54
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \image_controller|mux3|z[3]~35 (
// Equation(s):
// \image_controller|mux3|z[3]~35_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # ((\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35~portadataout )) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( (\image_controller|mux3|z[0]~15_combout  & 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[0]~15_combout ),
	.datac(gnd),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datae(gnd),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[3]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[3]~35 .extended_lut = "off";
defparam \image_controller|mux3|z[3]~35 .lut_mask = 64'h00330033AABBAABB;
defparam \image_controller|mux3|z[3]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N33
cyclonev_lcell_comb \image_controller|mux3|z[0]~17 (
// Equation(s):
// \image_controller|mux3|z[0]~17_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a 
// [1]) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~17 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~17 .lut_mask = 64'h00000000A0A0A0A0;
defparam \image_controller|mux3|z[0]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB85E6BF307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6000019CE006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC900000003DB00009BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000FF400000BFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF280000000001FEB0000018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0000000000037F900000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF700000000000001FFA0000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000000007FE6000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000001FFFF000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000000000001FFF9A000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000000000003FFFED0000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000001FFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000001FFFFFA00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000000000000003FFFFFF800000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFF4000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000001FFFFFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000001FFFFFFA0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000335FFFFDC0000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000003F9FFFFEE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFF00000000000000000007FDFFFFFF80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000000000BFDFFFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000000000000007FCFFFFFD800000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000810000001EFEFFFFFEC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFF8001EBEFFFFFFF000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "01FFFFFFFFFFFF05FFFFFFFFF70000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFF7FF9FFFFFF60000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFF9FFFFFFFFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFEFFFDFFFFFFB00000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFCFFFFFFFFFFB800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "FFDFFFBFFFFFFB800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFDFFF7FFFFFFB8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFBFFE7FFFFFFFA000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFBFFEDEFFFFFBC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFF7EFFFFF9E000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFE1FFFFFFFFFFFFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFF9FF0001FFFFF800000000000000003FFFFFFFFFFFFFFFFFCFFEFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFE33F8003FFFFC000000000000000001FFFFFFFFFFFFFFFFFF7FEFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFEF7E8007FFFE0000000000000000003FFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFF0000000000000007FFFFFFFFFFFFFFFFFFFFD6FE001FFFF8000000000000000000FFFFFFFFFFFFFFFFFFFFFEBFFFFEFFFFFFC000000000000003FFFFFFFFFFFFFFFFFFFFFCFF003FFFE00000000000000000017FFFFFFFFFFFFFFFFFFBFEF7";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFBFFFFFE000000000000001FFFFFFFFFFFFFFFFFFFF5FFC00FFFF00000000000000000000FFFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFF000000000000003FFFFFFFFFFFFFFFFFFFF5BFE01FFFC00000000000000000002FFFFFFFFFFFFFFFFFFFFFFFBFFFFDFFFFFF800000000000001FFFFFFFFFFFFFFFFFFFE3BFA07FFF80000000000137DE80001FFFFFFFFFFFFFFFFFFFFEFFA3FFFCFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFEBFF80FFFC0000000003FFFFFFFF801FFFFFFFFFFFFFFFFFFFD5FFDCFFFEFFFFFFE000000000000007FFFFFFFFFFFFFFFFFFDF7F41FFF800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE3FFF7FFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "000000000000007FFFFFFFFFFFFFFFFFF94F607FFC00000001FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFF800000000000003FFFFFFFFFFFFFFFFFFBA448FFFC0000001FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF800000000000000FFFFFFFFFFFFFFFFFFF77F1FFE0000001FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFDFFFFFFE00000000000001FFFFFFFFFFFFFFFFFF47FD3FF8000000FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF000000000000007FFFFFFFFFFFFFFFFFFFFC7FF0000003FFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF00000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "0007FFFFFFFFFFFFFFFFD5FFAFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFFFFFC00000000000003FFFFFFFFFFFFFFFFA7FF9FF800000FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFFFFFFE00000000000003FFFFFFFFFFFFFFFFAFFFFFE000003FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFE00000000000003FFFFFFFFFFFFFFFF1FFFFFC00001FFFFFFFFFFE43C7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFFFFF00000000000000FFFFFFFFFFFFFFFE5BFFFF000007FFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF7FFFFFF800000000000007FFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFF4BFFFC00000000000000000001FFFFFFFFFFEFFFFFFF77FFFFC00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFF000000000000000000001FFFFFFFFFFEFFFFFFFB3FFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000003FFFFFFFFFFFFFFFFFF8EFFFFF800000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFF000000000001FFFFFFA007FFFFFFFFFFFFFFFFFFFF3FFFFE00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEADFFE0000000001FFFFFFFFFFC7FFFFFFFFFFE7FFFFFFEFDFFFFE000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFD7";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "BFF8000000003FFFFFFFFFFFFBFFFFFFFFFFFBFFFFFFDFE3FFFFC00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFA7BFE000000007FFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFFFFBFFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8F7FC0000000FFFFFFFFFFFFFFF7FFFFFFFFFFFDFFFFFFDFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC77F00000007FFFFFFFFFFFFFFEFFFFFFFFFFFFE1FFFFFDFFFFFFFFC0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE9CFE0000007FFFFFFFFFFFFFFFEFFFFFFFFFFFFFEFFFFFF9FFF7FFFE00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFDFF8000001FFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFDFFFFFFFF00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFBFFF000000FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF3FFFFFFFFC0000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFF7BE000003FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE77F800001FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFBFFFFF7FFFFFFFFF80000000000000007FFFFFFFFFFFFFFFFFFFFFFFFE4EF000007FFFFFFFFFFF79FFFFFFFFFFFFFFFFFFFFBFFFFF3FFFFBFFFFC0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFF800000001F";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "DFFFFFFFFFFFFFFBFFFFFBFFFFBFFFFC0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFBF800007FFFFFFFC000000000007FFFFFFFFFFFFFF9FFFFFFFFFFBFFFFF0000000000000000FFFFFFFFFFFFFFFFFFFFFFFEBBD00001FFFFFFF00000000000003FFFFFFFFFFFFFFEDFFFFFFFFFFFFFFF80000000000000017FFFFFFFFFFFFFFFFFFFFFFEF7800007FFFFFF000000000000001FFFFFFFFFFFFFFFC3FFFDFFFFCFFFFFE000000000000000FFFFFFFFFFFFFFFFFFFFFFFDDFC0001FFFFFE8000000000000003FFFFFFFFFFFFFFFFAFFFBFFFFF7FFFFE0000000000000007FFFFFFFFFFFFFFFFFFFFFFBDF80003FFFFF00000000000000003FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "FDE0000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFBFFEFEFFFFFEF0000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD007FFFFFFFFFFFFFFFFFFFFFBFFBFFFFFFFFF80000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFF700000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFBFFEFE3FFFFF7000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB81FFFFFFFFFFFFFFFFFFFFFFF7FFEFFFFFFFEF800000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFF7FFEFFFCFFFFFA00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20FFFFFFFFFFFFD0003FFFFFFBFFFEDFFE7FFFFD00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C1FFFFFFFFFF0000000001FFFFFFFFDFFF9FFDFDC00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0000000000007C7FFFFEFFFFF7F7DF00000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE1FFFFFFFFC000000000000001FFFFFEFFFE7FDFEFC000000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE83FFFFFFF00000000000000007FFFFFFEFFF5D3DFFF00000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8FFFFFFF80000000000000006FFFFFFFD3FF7FFDEFFC0000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF69FFFFFFC0000000000000000BFFFFFFFFFFFFFFE77FF00000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000003FFFFFFFFFBFFFFFF77FFC0000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF000000000000000001FFFFFFFFFFFFBFFFFBFFF0000000000000000001FFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000007FFFFFFFFFDFFBFFFDBFFF8000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFE000000000000000000FFFFFFFFFFEFFBFFFBFFFFE0000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFF00000000000000000017FFFFFFFFFD7E7FFFFFFFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0FFFFE0000000000000000001FFFFFFFFFFFD8FFFFCCFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFF80000000000000000002FFFFFFFFFFECFFFFFEEFFFFF000000000000000001FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N15
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) # (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout )))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) # (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout )))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \image_controller|mux3|z[3]~36 (
// Equation(s):
// \image_controller|mux3|z[3]~36_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~17_combout ) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~17_combout  ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\image_controller|mux3|z[0]~17_combout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[3]~36 .extended_lut = "off";
defparam \image_controller|mux3|z[3]~36 .lut_mask = 64'h000000FFCCCCCCFF;
defparam \image_controller|mux3|z[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N3
cyclonev_lcell_comb \image_controller|mux3|z[3]~37 (
// Equation(s):
// \image_controller|mux3|z[3]~37_combout  = ( \image_controller|mux3|z[3]~35_combout  & ( \image_controller|mux3|z[3]~36_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[3]~35_combout  & ( \image_controller|mux3|z[3]~36_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[3]~35_combout  & ( !\image_controller|mux3|z[3]~36_combout  & ( (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~11_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~10_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~11_combout ),
	.datad(!\image_controller|mux3|z[2]~13_combout ),
	.datae(!\image_controller|mux3|z[3]~35_combout ),
	.dataf(!\image_controller|mux3|z[3]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[3]~37 .extended_lut = "off";
defparam \image_controller|mux3|z[3]~37 .lut_mask = 64'h000010300F0F1F3F;
defparam \image_controller|mux3|z[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N27
cyclonev_lcell_comb \image_controller|mux3|z[0]~6 (
// Equation(s):
// \image_controller|mux3|z[0]~6_combout  = ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ( \image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a 
// [1] ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~6 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~6 .lut_mask = 64'h00000000AAAA0000;
defparam \image_controller|mux3|z[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFEBFFEFE00001FFFFFFFC00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC0000000000000FFFFFFFFFFFFFFFFF7FDFC00007FFFFFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDFFFFFFE00000000000003FFFFFFFFFFFFFFE7FFFFC0000FFFFFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFF00000000000005FFFFFFFFFFFFFFAEFFBF00003FFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000001FFFFFFFFFFFFFF7EFF3C0000FFFFFE000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFFF7FFF7C0001FFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF7FFFFFFC0000000000001FFFFFFFFFFFFFFFDFFF00007FFFF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFD73FFFFFFE0000000000000FFFFFFFFFFFFFF7FFCE0001FFFFE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF0000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "0000000007FFFFFFFFFFFFFFBFDC0003FFFF800000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFDEFFFFFFFF80000000000003FFFFFFFFFFFFDF3FD80007FFFC000000000000280003FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFEBFFFFFFFC0000000000003FFFFFFFFFFFFBF7FB0001FFFF000000000FFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDEBFFFFFFFE0000000000003FFFFFFFFFFFF9DFFE0007FFFC00000001FFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDE3FFFFFFFE0000000000001FFFFFFFFFFFF5FFFC0007FFF00000003FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFBFBFFFFFFFF0000000000001FF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFBBFF8001FFFE0000003FFFFFFFFFFFFE8FFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFE8FFFFFFFF8000000000000FFFFFFFFFFFF9BFF0003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE7E8FFFFFFFF8000000000000FFFFFFFFFFFF9FFE000FFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFEFE47FFFFFFFC0000000000007FFFFFFFFFFC77FE000FFF800000FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFA33FFBFF63FFFFFFFE0000000000003FFFFFFFFFFF83FF003FFF000003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF67FFBFEE1FFFFFFFE0000000000007FFFFFFFFFFB97";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "FFFFCFFCFFFFFFFB000000FFFFFFF800000000003FFFFFFBFFFE1F001FFFFF0000000BFFFFFFFFFFE0000000007FFEFE7DF7FFFFEFFDFFFFFFFB8000007FFFFFF800000000001FFFFFFB7FFD7E001FFFFC0000007FFFFFFFFFFFFE000000003FFF3CF7FFFFFFF7FDFFFFFFFFC000007FFFFFFC00000000001FFFFFFB7FFCF4003FFFF8000003FFFFFFFFFFFFFFE00000000FFFBDFFFFFDFFFFFFFFFFFFF7C000003FFFFFFC00000000001FFFFFFF7FF9E800FFFFF000001FFFFFFFFFFFFFFFFC00000003FFBFFFFFFDFF7FFDFFFFFFF7E000001FFFFFFE00000000001FFFFFF7FFFFF800FFFFC00000FFFFFFFFFFFFFFFFFF80000001FF9DF7FFFDFEBFFCFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "FFFFF000001FFFFFFE00000000000FFFFFFFFFFFE801FFFF000001FFFFFFFFFFFFFFFFFFE0000000FFFBEFFFF9FEF9FEFFFFFFFFF800000FFFFFFF00000000001FFFFFFCFFF7EC03FFFE00000FFFFFFFFFFFFFFFFFFFFC0000003FDFFFFF79F9F1FE7FFFFFFFFC00000FFFFFFF00000000000FFFFFEFFFF7EA07FFFC00003FFFFFFFFFFFFFFFFFFFFF0000001FF3F3FF3DFFFFFF7FFFFFFBFC000003FFFFFF80000000000FFFFFFFFFF7DE0FFFF80000FFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFF7DDFFFFF7FFFFFFFFE000003FFFFFFC0000000000FFFFFCDFFEFFE1FFFE00001FFFFFFFFFFFFFFFFFFFFFFF8000003EFFFFF3EDFFFFFFFFFFFFFFF000001";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFC00000000007FFFFDBFFFE3E3FFFC0000FFFFFFFFFFFFFFFFFFFFFFFFE000001F7FFFF7FFFFFFFFFFFFFFFFF000001FFFFFFC00000000003FFFFFBFFEC7C3FFFC0001FFFFFFFF0000007FFFFFFFFFF0000007FFBFF7EFFFFFFFFFFFFFFFF800000FFFFFFE00000000007FFFFFDFFF9FE7FFF00007FFFFFFF000000001FFFFFFFFFE000003E7FFFFFCFFFFFFFFFFFFFFFC00000FFFFFFE00000000007FFFFDFFFDFFFFFFE0000FFFFFFC00000000000FFFFFFFFF000001FF7FEFFEFFFFFFFFFFFFDFFC000007FFFFFF00000000003FFFFFFFFFBFFFFFC0003FFFFFE0000000000001FFFFFFFFC0000078FFDFFFFFFFF23FFFFFCFFE000007FFFFFF00000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "000001FFFFF3FFDBFDFFFC0007FFFFF000000000000001FFFFFFFF000007EEF0FFFFFFFF7CFFFFFDFFF000003FFFFFF80000000003FFFFB3FFBFFDFFF0000FFFFF80000000000000003FFFFFFFC00001FD7FFFFFFFFFFEFFFFFDFFF800001FFFFFF80000000001FFFF3FFFFBFBDFE0003FFFFE000000000000000003FFFFFFE00000FFFF67FFFFFFFF7FFFFF7FF800001FFFFFFC0000000001FFFFA3FF7BF7FFE0007FFFF8000000000000000001FFFFFFF800007FFFEFDFFFFFFF0AFFFFFFBC00000FFFFFFC0000000001FFFF47FFFBF3FF8000FFFFC00000000000000000003FFFFFFC00003FFFDF9FFFFFFFFEFFFFFFDC00000FFFFFFE0000000000FFFF47";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFF8001FFFF0000000000000000000007FFFFFF00000FFFEFBFFFFFFFFFFFFEBEFE000007FFFFFE0000000001FFFFEFFE7FF7FF0003FFFC0000000000000000000003FFFFFF800007FFF7DFFFFFFFFF7FFEDF6E000007FFFFFE0000000000FFFF37FFFFE7FE0007FFF00000000000000000000000FFFFFFE00003FFFFDFFFFFFFFF7FFCDFF7800003FFFFFF0000000000FFFE3FFFF38B7E000FFFE000000000000000000000003FFFFFF00001FFFFDFFFFFFFFFFFFEB73D000003FFFFFF00000000007FFE7FFFFFB7FC001FFFC000000000000000000000000FFFFFF80001FFFBFFFFFFFFFFFFFF26FF000001FFFFFF8000000000FFFE2FFEFDBFF8003F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FF00000000000000000000000003FFFFFE00007FFF7FFFFFFFFFFFFEE6EF600001FFFFFF8000000000FFFFCFFEFFBFF0007FFC00000000000000000000000001FFFFFF00003FFF17FFFFFFFFBFF83AE5400000FFFFFF8000000000FFFFFFFCFFEFE001FFF8000000000000000000000000007FFFFF80003FFFFBFFFFFFFDBFF85F79600000FFFFFFC0000000007FFF9FFFFDA7E001FFE0580000000000700000000000001FFFFFC0000FFFFFFFFFFFF3EFE0667F6800007FFFFFC0000000003FFF3FFFF9B7C003FFC058000000003FFF80000000000007FFFFF00007FFF7FFFFFFFFEFC03FFFF000007FFFFFE0000000003FFCDFFDE9F7C007FF80DE0000000F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFF8000000000003FFFFF80007FFFFFFFFFFF66FC01FFFFB80003FFFFFE0000000007FFCDFFDFFF5800FFF01FF000007FFFFFFFFA00000000000FFFFFC0003FFF7FFFFFFFF7FC01FFFBE00003FFFFFE0000000003FFC5FFFBFF3001FF81FBE8000FFFFFFFFFFFC00000000007FFFFE0001FFFFFFDFFFFEEFF00FFFFFC0003FFFFFE0000000007FFD7FFF3FF2001FE46FBF8007FFFFFFFFFFFFC0000000003FFFFF0000FFFFEF07FFF8CFC007FFFF80001FFFFFF0000000003FFEBFFDFFFA003FCEFFDFA03FFFFFFFFFFFFFFC000000001FFFFF80007FFFDE8FCFFDCFC007FFEFC0001FFFFFF8000000003FFBBFFBFFF0107F9FFFEFD0FFFFFFFFFFFFFFFFC0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000007FFFFC0007FFFFD0387FFDFE007FFFBC0000FFFFFF8000000001FFEBFFFFFF478FF3EFFE7EBFFFFFFFFFFFFFFFFF800000003FFFFE0003FFF91100FFEFF0003FFE180000FFFFFF8000000001FFFBFFBDFFBB1FFFEFFF7FFFFFFFFFFFFFFFFFFFF00000001FFFFF0000FFFFF8007FE710001FFFDE0000FFFFFF8000000003FFEBFF8DFFBF9FDFFFFFFF7FFFFFFFFFFFFFFFFFFC00000007FFFF8000FF7FF0006AF760001FFFE600007FFFFF8000000003FFF7FFBFFFDF3F8FEFFFFEE7FFFFFFFFFFFFFFFFFE00000003FFFFC0007F7FF0001AEDF0000FFFE200003FFFFFC000000001FFB7FFFDFFBFFFBFEFFF8EE7FFFFFFFFFFFFFFFFFF00000003FFF";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FE0007FFFF8000FFBF0000FFFFC00003FFFFFC000000003FFFFFFBEFFFFFE5FEFFF2DF7FFFFFFFFFFFFFFFFFF80000001FFFFF0001FFFF80001FBF00007FF7980003FFFFFE000000001FF17FFBFFFFFB8CFFFFF2DF3FFFFFFFFFFFFFFFFFFC00000007FFFF8001FFFFC0006F3F80007FEFF80003FFFFFE000000000FF57FFFFFFFFE56FFFFF6DFFFFFFFFFFFFFFFFFFFFE00000003FFFFC000FFFFE0003EFFC0003FF7F80001FFFFFE000000001FF5FF1BFFFFFF56FFFFF69F7FFFFFFD01FFFFFFFFFF00000001FFFFC0007FFFF0003FFFC0003FE7FE0001FFFFFE000000001FFD7F7FFFFBFFF6FFFFF71FBFFFFFC0003FFFFFFFFF80000000FFFFE0003FFFF8";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "001FFFE0003FEFFF0001FFFFFF000000000FFD7EFFFFFFFFD6FEFFE7DF9FFFF0000007FFFFFFFFE0000000FFFFF0003FFFF8000FFFE0001FFFF96000FFFFFF000000000FF43CFFEFBFFFD6FDFFEFEF7FFF80000000FFFFFFFFF00000003FFFF8001CFFFC000FFFF0001FFFFEE000FFFFFF000000000FFC9FFFFFF7FFF3FDFFFFEF4FE0000000001FFFFFFFF80000001FFFFC001CFFFC0007FFF0000FFFF2E000FFFFFF800000000FFD89FFFF7FFFDBFDFFEFEF75000000000003FFFFFFFC0000000FFFFE000FFFFE0007FFF8000FEFC63C007FFFFF800000001FF1BBFFFFDFFFDAFFFFF7F6F80000000000017FFFFFFE00000007FFFE0005FFFF0003FFF80007";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "EF8F50407FFFFF800000000FF5EBFFEFFFFFDAFEFFF7F1F80000000000001FFFFFFF00000007FFFF0001FFFF0001FFFC0007EFBFEFE07FFFFF800000001FF1EFFFDFFFFFDF7EFFFFFFFE00000000000007FFFFFF80000003FFFF8003FFFF8001FFFC0003EF7FEFC03FFFFF800000000FF1EFFFFFFFFFDBFFE7F7FFFC00000000000001FFFFFFC0000001FFFFC001FFFF8000FFFC0003F07FEFE03FFFFFC00000000FF7FFFFFFFFFFDBFE43D7FFFE000000000000007FFFFFE0000000FFFFC000FFFFC000FFFE0003F7FFEFF03FFFFFC00000000FFFFFFFBFFFFFFBFE1E0FFFFE000000000000000FFFFFF80000007FFFE000FFFFE0007FFF0001F7FFCFF01FFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFC00000001FFBF7FF7F7FFFDD7F7CBFFFFE0000000000000007FFFFFC0000003FFFF0007FFFE0007FFF0001FBFFDFF41FFFFFC00000001FFDF7FE7F7FFFDF7F7D79FFF96000000000000003FFFFFE0000003FFFF0007FFFF0003FFF0000FBFFFFF81FFFFFE00000001FF5FFFFCEFFFFBD7F7DFDFFF780000000000000007FFFFF0000001FFFF8003FFFF0003FFF8000F939BFFE03FFFFE00000000FF7F3FBFEFFFFBEBF7DFDFFFFE0000000000000003FFFFF8000000FFFFC001FFFF8001FFF8000FFFF2FFC15FFFFE00000000FF7FBFFFFFFFFFEBE7DFEFFFBC4000000000000000FFFFFE000000FFFFC001FFFF8001FFFC0007FFF4CFFBF7FFFE00000000F";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "FE007FFE00001FFFFFFFFFFFFFFFFFFF7FFFF7FFFFFFFFFFFFFFFFFFFFF7F7FFC0FFFFFFFF0000000000001FFFFFFFFFFF47FE00FFF800003FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFBFFBFFFFF07FFFFFFF8000000000003FFFFFFFFFF3F7FC01FFF00001FFFFFFFFFFFFFFFFFFFFF7BFDFFFEFFFFFFFFFFFFFFFBFFFF7FFF03FFFFFFFC000000000001FFFFFFFFFFFE7FC03FFE00007FFFFFFFFFFFFFFFFFFFFFB6FAFFFFFFFFFFFFFFFFFFFBFFEEFFFF01FFFFBFFC000000000000FFFFFFFFFFCEFFA07FF80001FFFFFFFFFFFFFFFFFFFFFFFFFF7FFF3FFFFFFFFFFFFFFDFFF6FFFF00FFFFEFFE000000000000FFFFFFFFFE5EFFC0FFF00003F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFF7FFC6CFFFFFFFFFFFFFFFFF3FFFE007FFEAFFF0000000000007FFFFFFFFFDEFF81FFE0000FFFFFFFFFFFF3FBFFFFFFFFFFFFFFE3EFFFFFFFFFFFFFFFFFF97FFF003FFFEFFF8000000000007FFFFFFFFCFCFFC3FFC0003FFFFFFFFFC00000007FFFFFFFFF8FFFD3FFFFFFFFFFFFFE7FFF3FFD003FFFD3FF8000000000007FFFFFFFFCBDFFC3FF0000FFFFFFFFF80000000001FFFFFFFFE7CFE9FFFFFFFFFFFFFF7FFF9FFC001FFFF7FF8000000000003FFFFFFFFEFDDF87FE0001FFFFFFFF80000000000007FFFFFFFCBFFBFFFFFFFFFFFFFF7FFFF5FE000FFFFFFFC000000000003FFFFFFFF9F91F0FFC0007FFFFFFF00000000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000007FFFFFFF3FEBFFFFFFFFFFFFFF7FFFFDFF0007FFFFFFE000000000003FFFFFFFF9FBDF1FF8000FFFFFFFC0000000000000000FFFFFFFF4A3FFFFFFFFFFFFFD7FFFFE3F0007FFFFFFE000000000001FFFFFFFF27ADFBFF0003FFFFFFC000000000000000000FFFFFFFFDFFFFFFFFFFFCBFDFFFFFFF20003FFFFFFF000000000001FFFFFFFF4FADFFFE0007FFFFFF00000000000000000001FFFFFFF37FFFFFFFFFFBCFE7FFFFFD80001FFFFFFF800000000000FFFFFFFFCFFDFFFC000FFFFFF8000000000000000000003FFFFFFFFFFFFFFFFFF3FFF7FFFFFE00000FFFFFFF800000000001FFFFFFFE9F5FEFF8003FFFFFE0000000000000000000000F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFE7F7F7FFFFFF80000FFFFFFFC00000000000FFFFFFFFFFFD8FF0003FFFFF800000000000000000000003FFFFFDFFFFFF2FFFDFFF07FFFFFE000007FFFFFFE00000000000FFFFFFFFFFF8EFE000FFFFFE0000000000000000000000007FFFFDFFFFFDFFFFFFF6FFFFFFFF000003FFFFFFE000000000003FFFFFFD7FFDE7C001FFFFF00000000000000000000000001FFFFFFFFFB5FFFFBFF3FFFFFFFE000003FFFFFFF000000000003FFFFFFD7FFFF78003FFFFE000000003FFFFFF800000000007FFFDFFFFCFFBFFDFFBFFFFFFFA000001FFFFFFF000000000003FFFFFFD7FFF978007FFFFC00000003FFFFFFFFE0000000001FFFE7F7FF7";
// synopsys translate_on

// Location: LABCELL_X29_Y32_N12
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]) # (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])) # (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])) # (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N24
cyclonev_lcell_comb \image_controller|mux3|z[3]~32 (
// Equation(s):
// \image_controller|mux3|z[3]~32_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~6_combout ) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\image_controller|mux3|z[0]~6_combout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[3]~32 .extended_lut = "off";
defparam \image_controller|mux3|z[3]~32 .lut_mask = 64'h00003333F0F0F3F3;
defparam \image_controller|mux3|z[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N57
cyclonev_lcell_comb \image_controller|mux3|z[0]~8 (
// Equation(s):
// \image_controller|mux3|z[0]~8_combout  = (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]))

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~8 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~8 .lut_mask = 64'h5000500050005000;
defparam \image_controller|mux3|z[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF3FFF0046FDFFFFCE6FFFFFFFFFFFFFFFFFFF80001FFFE0000FFFC003FFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFEBC5F801FBEFFFFFBFFFFFFFFFFFFCFFFFFFE00003FFFE0000FFFC007FFEFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFF3DC2F800F8EFFFFDFFFFFFFFFFFFFFFFFFFFC00003FFFC0000FFF8007FE2FFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFB6301E007EEFFFFFFFFFFFFFFFFFFFFDFFFF800007FFFC0001FFF8007FDDFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFED1063007FEFFFFBFFFFFFFFFFFFFFFFFFFE00000FFFF80001FFF000F9DFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFCB783F803FF7FFF3FEFF7FFFFFFFFFFFFFF800000FFFF80001FFF000FABFFFFD6FEFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFE5F81F801F77FFF0FDF5FFFFFFFFFFFFFFF000001FFFF00003FFF000F87FFFF98F9FFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFB7C1FC00FFBFFF8EFFDBFFFFFFFFFFFFFE000001FFFE00007FFE001FFFFFFEF1F9FFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFF001FFFFFFFFFFFFFFFFFF39C0FE00FBDFFD07FFFFFFFFFFFFFFFFFC000003FFFE00007FFE001FFFFFF87FE8FFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFF95F07F003DDFF000FFFDFFFFFFFFFFFFF0000007FFFC00007FFE001FDFFFF2FFF2FFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFC5F07F803FEFE003FFEEFFFFFFFFFFFFE000000FFFF800007FFC003FDFFFFFEFE1FFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFCB783FC01F770001FFF73FFFFFFFFFFF8000001FFFF80000FFFC003FBFFFD7EFE5FFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFECF81FE00FF44003FFF7BFFFFFFFFFFF0000001FFFF00001FFF8007F3FF98B8BC7FFFFFFFFFFFFC007FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFF4BE1FE0075FE000FFFBFFFFFFFFFFFE0000003FFFE00001FFF808FFFFFCB7ABE7FFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFF77E13F003D7F003FFFDFFFFFFFFFFFC0000007FFFC00001FFF016FEFFF3FF63C7FFFFFFFFFFFE002FFFFFFFFFFFFFFFFFFFF93F05F819FFF800FFFCDFFFFFFFFFF0000000FFFF800003FFF01FD3FFE5F3F7CFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFF3F83FC19FFFE047FFDDFFFFFFFFFC0000001FFFF000003FFE05D47FFFFF5EF07FFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFEDC1FE0EFFFF003FFEFFFFFFFFFF80000003FFFF000007FFE3F0FFFFDFE4EEBFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFE01BF0BA542FFCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFBF21DC0000000001DFFFD201BE1E75B1FE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF3EBF20000000001FFFFDC009F96F72BF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF8FA7B80000000FB3FFFE4000702E7665CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFE3CEF500000FFF9BFFFF800A5E9190CF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFD7EFCBFFFFFFFC8FFFFC038702ED";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "117FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFC91FDFFFFFFFFDFFFF81FB10ABCEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F72E1EFFFFFFFC6FFFF8FF0220E33BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE8DB51FFFFC0027FFFABD6C521E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFADA6A58000000027FFFFBD5780FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF2FF0480000002FFFCA264076FFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF6E8D0000000DDFF85D0033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5DF800000BFFE7DCC000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D3FFFFFFBF6FE40003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB829FFFFFF3000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFADB03F20134035FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC65BFC4EF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFC9FFE7FE7FCFFBCD8FFFFFFFFFF800007FFFF0F07FF0000F7FFFFFFE65FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FF5FF7FE7FE34AFFFFFFFFFC00000FFFFE071FFE2001EFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFDFFDFC7FFEF1FFFFFFFFF000001FFFF80417FD0003CFFFFFFF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC57FEBFFFF7FFF31FFFFFFFF8000007FFFE00067FF00079FFFFFFF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FEF6FFCA27FFD7FFFFFFF80000038FFFC000EBFA001EFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFF8FDBF7FD9D87FFE7FFFFFC000000733FF8003F9F8003EFFFFFFF33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7EDF7FD0C40077E7FFE80000003FF1FE00027FFC2077FFFD7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F17DED8AF0005138000000000FFFEFC00056E5800D7FFF4FFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF97FF1ED38001380000000007FE7F7000648E20031FFFE9FF95FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFF3FB0400040000000003FFF7FC001DAD8D6867FFCD7FF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "3DFFB540001000000000FFFF7FF003DEF8451AFFFCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBDFBACB980000000000FFFFE7FF00FFFE0876FFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFCCDFDDFC00000007FFFFFFFFD03F7FF787FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFA655E8D3F70027FFFFFFFE7FC8FF77E606BFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFD4D67E75FBFFFFFFFFFFFF7FEBFC5BE0033FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEDB3D78FF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFF80FFFF0FFE3FDCAC02BFFFFE3FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFEFE3FBE9FFFFFFBEFFF01FFEBFA7D50DFFFFF43EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC07AF57FFFFFFFAF01FFFD7FDFDA0DE7FFC9F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFE768EFE7FFFFF7F8003FFFF7F19C030E11FF3CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC20DFF3FFFFFBA4003FFFF780DFE8FBDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9F375018300040001F";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "FFF77C0FE03BFFF803FFEEFFFFFFFFD00000007FFFE000007FFC9807F7FFFF5F85FFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFDE0C7027FFFD81FFF7BFFFFFC000000000FFFFC00000FFFCF31FE7FFFFDFE1FFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFF8DE077840FFFC81FFF7C1FFE00000000001FFFF800001FFFD3CFFFFFFFF5F3FFFFFFFFFFFFE801FFFFFFFFFFFFFFFFFFFFFFEF1AC3C003AFCC1FFF7A000000000000007FFFF000003FFF235FFFFFFFFD31FFFFFFFFFFFFD807FFFFFFFFFFFFFFFFFFFFFFF38F1E6001AFFE3FFFA000000000000000FFFFF000003FFF059FB9FFFFFFCFFFFFFFFFFFFFD003FFFFFFFFFFFFFFFFFFFFFFF5575C700";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "077FFBFFFD900000000000001FFFFE000003FFE21FF7EFFFFFFC362FFFFFFFFFFA00FFFFFFFFFFFFFFFFFFFFFFFF51FCE78803FFF9FFFFE80000000000003FFFFC000007FFC20FF7EFFFFFFE050FFFFFFFFFF400FFFFFFFFFFFFFFFFFFFFFFFF8DFEFDC4017FFFFFFFF4000000000000FFFFFC000008DFC401FE5FFFFFFC047FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFCBFFA7E700BFFE3FFFFC000000000003FFFFF8000009BF8083FFFFFFFFF9017FFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFF3FF0F69005FFADFFFF0000000000007FFFFF00000174C4103FF7FFFFFFD03FFFFFFFFFF7807FFFFFFFFFFFFFFFFFFFFFFFFFDFFC5FFA00FFE51FC38";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000FFFFFE000003157C00D7C3FFFFFFE1C7FFFFFFFFF7007FFFFFFFFFFFFFFFFFFFFFFFFF1FFF3DDE817FF2F380000000000003FFFFFC000007CFFE017F79FFFFFFC079FFFFFFFFF603FFFFFFFFFFFFFFFFFFFFFFFFFFCFFEFFFFC02FFEF80000000000000FFFFFF800000FCFF601FD7FFFFFFFF9FAFFFFFFFFEC07FFFFFFFFFFFFFFFFFFFFFFFFFFCFFF53B9D043F7FA0000000000003FFFFFF800000F9FF403BAFFFFFFFFFFFE17FFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFF7FF8F3EA8410FFFE00000000001FFFFFFF000003FFDE8198EFFFFFFFFFFFFF90BFFFE300FFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF8F9F2B507FFCFC0000000007FFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "FFFE000007FD2F00E77FFFFFFFFFFFFFFFD4FFCF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF94787C03FFE7F400000003FFFFFFFC000007FEE601D67FFFFFFFFFFFFFFFFFAFE703FFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF59AFE4B1BFFEFFF8000001FFFFFFFF800000FFFEC0323FFFFFFFFFFFFFFFFFFF0FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F8FB652151FFF3FFFF0007FFFFFFFFC000003FFF8E5FFFFFFFFEFFFFFFDFFFFFFE1807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF902DEFFFDFFFFFFFFFFFFFFFF0000007FFF1CBFFFFFFFFA3FFFFFEFFFFFFEB81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9BF7240FF7FFDFFFFFFFFFFFFFFFC000000FFFE";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "0FFFFFFFFFFF7FFFFF3FFFFFFE303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE65EFBFD0FF3FFF3FFFFFFFFFFFFFF0000001FFFC13FFFFFFFFF5FFFFFF3FFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFBFD83F9FFFFFFFFFFFFFFFFF80000003FFF83FFFFFFFFFF7FFFFFFFFFFFFF9E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82F7BF7B3F07FFEFFFFFFFFFFFFF00000007FFF01FFFFFFFFFEF7FFFFEFFFFFFF480FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07BEF36BF13FFF9FFFFFFFFFFF80000001FFFE01FFFFFFFFFFDFFFFFEBFFFFFF783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE63F7EA71E9BFFF3FFFFFFFFFFE00000003FFFC01FFFFFFFFFEF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "7FFFFF7FFFFFF703FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90F7EDE7F9DFFF49FFFFFFFFF00000000FFFF802FDFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF187BF9A570FFFF47FFFFFFFF800000003FFFF00170FFFFFFFDEFFFFFBFFFFFFEC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF883DFF7BEA5FFFA0FFFFFFF800000000FFFFC0002BFFFFFFFFEFFFFFDFFFFFF981FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD61CFFFFEAFFFFA803FFFF0000000000FFFF8000EFFFFFFFF9DFFFFFFFFFFFF307FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF287BFBFFBF7FFC02000000000000003FFFF0003FFFFFFFFFBFDFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFBFFBFA5FE0500000000000001FFFFC0003CFFFFFFFAF13FFFFFFFFFFF41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFDFBDFF0782600400000000007FFFF80007FDFFFFFF7701FFFFFFFFFF907FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE789BFFBEFFC9E2F81C0000000001FFFFE0001FFDFFFFFFE401FFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCBE5FD3FC6F7C31E000000000FFFFFC0001FFF7FFFFFC801FFFFFFFFFEC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F77FFCFF5C5EF3D000000003FFFFF00007FFFFFFFFDF0017FFFFFFFFDC7FFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFEF3D7CE7FFFEC3FF3F00000003FFFFFE0000FFFFFFFFFFE0006FFFFFFFF91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF7EBBF3FF0CFF0F2000002FFFFFF80003FFFE7FFFFFE0005FFFFFFFE53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFF7DFBFFFF5F0BE00001FFFFFFE00007FFFE7E3FFD8000DFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDBFF572F0140007FFFFFFF80000FFFFCB27FFF00033FFFFFFF987FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFDFF9FF8BFBBC0AFFFFFFFFFE00001FFFFC603FFC0007BFFFFFFFB0FFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N24
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & 
// ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout  & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ))))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N9
cyclonev_lcell_comb \image_controller|mux3|z[3]~33 (
// Equation(s):
// \image_controller|mux3|z[3]~33_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~8_combout ) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35~portadataout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~8_combout  ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~8_combout ),
	.datad(gnd),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[3]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[3]~33 .extended_lut = "off";
defparam \image_controller|mux3|z[3]~33 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \image_controller|mux3|z[3]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N39
cyclonev_lcell_comb \image_controller|mux3|z[3]~34 (
// Equation(s):
// \image_controller|mux3|z[3]~34_combout  = ( \image_controller|mux3|z[3]~32_combout  & ( \image_controller|mux3|z[3]~33_combout  & ( (!\image_controller|mux3|z[2]~13_combout  & (!\image_controller|mux3|z[2]~11_combout  & 
// !\image_controller|mux3|z[2]~10_combout )) ) ) ) # ( !\image_controller|mux3|z[3]~32_combout  & ( \image_controller|mux3|z[3]~33_combout  & ( (!\image_controller|mux3|z[2]~13_combout  & (!\image_controller|mux3|z[2]~5_combout  & 
// (!\image_controller|mux3|z[2]~11_combout  & !\image_controller|mux3|z[2]~10_combout ))) ) ) ) # ( \image_controller|mux3|z[3]~32_combout  & ( !\image_controller|mux3|z[3]~33_combout  & ( (!\image_controller|mux3|z[2]~13_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~11_combout  & !\image_controller|mux3|z[2]~10_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~13_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~11_combout ),
	.datad(!\image_controller|mux3|z[2]~10_combout ),
	.datae(!\image_controller|mux3|z[3]~32_combout ),
	.dataf(!\image_controller|mux3|z[3]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[3]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[3]~34 .extended_lut = "off";
defparam \image_controller|mux3|z[3]~34 .lut_mask = 64'h000020008000A000;
defparam \image_controller|mux3|z[3]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N57
cyclonev_lcell_comb \CPU|rf|rf~14 (
// Equation(s):
// \CPU|rf|rf~14_combout  = ( \image_controller|mux3|z[3]~37_combout  & ( \image_controller|mux3|z[3]~34_combout  & ( (\reset~input_o  & ((!\CPU|mux1|z[3]~6_combout  & (\CPU|mux1|z[3]~13_combout )) # (\CPU|mux1|z[3]~6_combout  & ((!\CPU|mux1|z[3]~8_combout 
// ))))) ) ) ) # ( !\image_controller|mux3|z[3]~37_combout  & ( \image_controller|mux3|z[3]~34_combout  & ( (\reset~input_o  & ((!\CPU|mux1|z[3]~6_combout  & (\CPU|mux1|z[3]~13_combout )) # (\CPU|mux1|z[3]~6_combout  & ((!\CPU|mux1|z[3]~8_combout ))))) ) ) ) 
// # ( \image_controller|mux3|z[3]~37_combout  & ( !\image_controller|mux3|z[3]~34_combout  & ( (\reset~input_o  & ((!\CPU|mux1|z[3]~6_combout  & (\CPU|mux1|z[3]~13_combout )) # (\CPU|mux1|z[3]~6_combout  & ((!\CPU|mux1|z[3]~8_combout ))))) ) ) ) # ( 
// !\image_controller|mux3|z[3]~37_combout  & ( !\image_controller|mux3|z[3]~34_combout  & ( (\reset~input_o  & (\CPU|mux1|z[3]~13_combout  & !\CPU|mux1|z[3]~6_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|mux1|z[3]~13_combout ),
	.datac(!\CPU|mux1|z[3]~6_combout ),
	.datad(!\CPU|mux1|z[3]~8_combout ),
	.datae(!\image_controller|mux3|z[3]~37_combout ),
	.dataf(!\image_controller|mux3|z[3]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~14 .extended_lut = "off";
defparam \CPU|rf|rf~14 .lut_mask = 64'h1010151015101510;
defparam \CPU|rf|rf~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \CPU|rf|rf[9][3]~feeder (
// Equation(s):
// \CPU|rf|rf[9][3]~feeder_combout  = ( \CPU|rf|rf~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[9][3]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N14
dffeas \CPU|rf|rf[9][3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[9][3] .is_wysiwyg = "true";
defparam \CPU|rf|rf[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \CPU|mux3|z[3]~70 (
// Equation(s):
// \CPU|mux3|z[3]~70_combout  = ( \CPU|rf|rf[10][3]~q  & ( \mem_read~0_combout  & ( \CPU|rf|rf[9][3]~q  ) ) ) # ( !\CPU|rf|rf[10][3]~q  & ( \mem_read~0_combout  & ( \CPU|rf|rf[9][3]~q  ) ) ) # ( \CPU|rf|rf[10][3]~q  & ( !\mem_read~0_combout  & ( 
// ((!\im|Mux12~3_combout  & !\im|Mux10~5_combout )) # (\CPU|rf|rf[9][3]~q ) ) ) ) # ( !\CPU|rf|rf[10][3]~q  & ( !\mem_read~0_combout  & ( (\CPU|rf|rf[9][3]~q  & ((\im|Mux10~5_combout ) # (\im|Mux12~3_combout ))) ) ) )

	.dataa(!\im|Mux12~3_combout ),
	.datab(gnd),
	.datac(!\im|Mux10~5_combout ),
	.datad(!\CPU|rf|rf[9][3]~q ),
	.datae(!\CPU|rf|rf[10][3]~q ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~70 .extended_lut = "off";
defparam \CPU|mux3|z[3]~70 .lut_mask = 64'h005FA0FF00FF00FF;
defparam \CPU|mux3|z[3]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \CPU|mux3|z[3]~69 (
// Equation(s):
// \CPU|mux3|z[3]~69_combout  = ( !\im|Mux10~5_combout  & ( !\mem_read~0_combout  & ( (!\im|Mux12~3_combout  & (!\im|Mux11~3_combout  & \CPU|rf|rf[8][3]~q )) ) ) )

	.dataa(gnd),
	.datab(!\im|Mux12~3_combout ),
	.datac(!\im|Mux11~3_combout ),
	.datad(!\CPU|rf|rf[8][3]~q ),
	.datae(!\im|Mux10~5_combout ),
	.dataf(!\mem_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~69 .extended_lut = "off";
defparam \CPU|mux3|z[3]~69 .lut_mask = 64'h00C0000000000000;
defparam \CPU|mux3|z[3]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \CPU|mux3|z[3]~71 (
// Equation(s):
// \CPU|mux3|z[3]~71_combout  = ( \CPU|mux3|z[3]~70_combout  & ( \CPU|mux3|z[3]~69_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|ff|q [3]) # (\CPU|mux3|z[7]~3_combout ))) ) ) ) # ( !\CPU|mux3|z[3]~70_combout  & ( \CPU|mux3|z[3]~69_combout  & ( 
// (\CPU|mux3|z[7]~0_combout  & ((!\CPU|ff|q [3]) # (\CPU|mux3|z[7]~3_combout ))) ) ) ) # ( \CPU|mux3|z[3]~70_combout  & ( !\CPU|mux3|z[3]~69_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (!\CPU|ff|q [3])) # 
// (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[7]~6_combout ))))) ) ) ) # ( !\CPU|mux3|z[3]~70_combout  & ( !\CPU|mux3|z[3]~69_combout  & ( (!\CPU|ff|q [3] & (\CPU|mux3|z[7]~0_combout  & !\CPU|mux3|z[7]~3_combout )) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[7]~6_combout ),
	.datae(!\CPU|mux3|z[3]~70_combout ),
	.dataf(!\CPU|mux3|z[3]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~71 .extended_lut = "off";
defparam \CPU|mux3|z[3]~71 .lut_mask = 64'h2020202323232323;
defparam \CPU|mux3|z[3]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N57
cyclonev_lcell_comb \CPU|mux3|z[3]~100 (
// Equation(s):
// \CPU|mux3|z[3]~100_combout  = ( \CPU|mux3|z[3]~74_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[3]~74_combout  & ( (\CPU|mux3|z[3]~71_combout  & !\CPU|decode|mov_src~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux3|z[3]~71_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[3]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[3]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[3]~100 .extended_lut = "off";
defparam \CPU|mux3|z[3]~100 .lut_mask = 64'h0F000F00FF00FF00;
defparam \CPU|mux3|z[3]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N54
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[1]~37 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[1]~37_combout  = ( \CPU|alu|arithmetic|mul|s [1] & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout  ) ) # ( !\CPU|alu|arithmetic|mul|s [1] & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout  & ( 
// !\CPU|decode|mux1|z[1]~1_combout  ) ) ) # ( \CPU|alu|arithmetic|mul|s [1] & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout  & ( \CPU|decode|mux1|z[1]~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|alu|arithmetic|mul|s [1]),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[1]~37 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[1]~37 .lut_mask = 64'h00003333CCCCFFFF;
defparam \CPU|alu|mux0|mux2|z[1]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N24
cyclonev_lcell_comb \mux1|z[9]~0 (
// Equation(s):
// \mux1|z[9]~0_combout  = ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( \CPU|alu|mux0|mux2|z[3]~8_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (((!\CPU|alu|mux0|mux2|z[1]~37_combout  & !\CPU|alu|mux0|mux2|z[2]~9_combout )) # 
// (\CPU|alu|mux0|mux2|z[4]~32_combout ))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( \CPU|alu|mux0|mux2|z[3]~8_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (((!\CPU|alu|mux0|mux2|z[1]~37_combout  & \CPU|alu|mux0|mux2|z[2]~9_combout )) # 
// (\CPU|alu|mux0|mux2|z[4]~32_combout ))) # (\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|mux0|mux2|z[1]~37_combout  & ((\CPU|alu|mux0|mux2|z[2]~9_combout )))) ) ) ) # ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( !\CPU|alu|mux0|mux2|z[3]~8_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\CPU|alu|mux0|mux2|z[4]~32_combout  & ((!\CPU|alu|mux0|mux2|z[2]~9_combout ) # (\CPU|alu|mux0|mux2|z[1]~37_combout )))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( !\CPU|alu|mux0|mux2|z[3]~8_combout  & ( 
// (((!\CPU|alu|mux0|mux2|z[4]~32_combout ) # (!\CPU|alu|mux0|mux2|z[2]~9_combout )) # (\CPU|alu|mux0|mux2|z[1]~37_combout )) # (\CPU|alu|mux0|mux2|z[13]~7_combout ) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[1]~37_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|z[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|z[9]~0 .extended_lut = "off";
defparam \mux1|z[9]~0 .lut_mask = 64'hFFF70A020ACE8A0A;
defparam \mux1|z[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N27
cyclonev_lcell_comb \deco|LessThan0~4 (
// Equation(s):
// \deco|LessThan0~4_combout  = ( !\CPU|alu|mux0|mux2|z[7]~5_combout  & ( (!\CPU|alu|mux0|mux2|z[20]~20_combout  & (\deco|LessThan0~0_combout  & (\deco|LessThan1~2_combout  & !\deco|LessThan0~2_combout ))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datab(!\deco|LessThan0~0_combout ),
	.datac(!\deco|LessThan1~2_combout ),
	.datad(!\deco|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan0~4 .extended_lut = "off";
defparam \deco|LessThan0~4 .lut_mask = 64'h0200020000000000;
defparam \deco|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N54
cyclonev_lcell_comb \mux1|z[9]~1 (
// Equation(s):
// \mux1|z[9]~1_combout  = ( \deco|LessThan0~4_combout  & ( (!\mux1|z[9]~0_combout  & (\mem_read~combout  & ((\comb~4_combout ) # (\CPU|alu|mux0|mux2|z[13]~7_combout )))) ) ) # ( !\deco|LessThan0~4_combout  & ( (\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// (!\mux1|z[9]~0_combout  & \mem_read~combout )) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\comb~4_combout ),
	.datac(!\mux1|z[9]~0_combout ),
	.datad(!\mem_read~combout ),
	.datae(gnd),
	.dataf(!\deco|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|z[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|z[9]~1 .extended_lut = "off";
defparam \mux1|z[9]~1 .lut_mask = 64'h0050005000700070;
defparam \mux1|z[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \CPU|rf|rf~25 (
// Equation(s):
// \CPU|rf|rf~25_combout  = ( \comb~12_combout  & ( (\reset~input_o  & (!\mem_read~combout  & \CPU|alu|mux0|mux2|z[23]~42_combout )) ) ) # ( !\comb~12_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[23]~42_combout )) # 
// (\mem_read~combout  & ((\mux1|z[9]~1_combout ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mem_read~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[23]~42_combout ),
	.datad(!\mux1|z[9]~1_combout ),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~25 .extended_lut = "off";
defparam \CPU|rf|rf~25 .lut_mask = 64'h0415041504040404;
defparam \CPU|rf|rf~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \CPU|rf|rf[3][23]~feeder (
// Equation(s):
// \CPU|rf|rf[3][23]~feeder_combout  = ( \CPU|rf|rf~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[3][23]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N56
dffeas \CPU|rf|rf[3][23] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][23] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N18
cyclonev_lcell_comb \CPU|mux2|z[23]~129 (
// Equation(s):
// \CPU|mux2|z[23]~129_combout  = ( \im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[3][23]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[2][23]~q  ) ) ) # ( \im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( 
// \CPU|rf|rf[1][23]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[0][23]~q  ) ) )

	.dataa(!\CPU|rf|rf[3][23]~q ),
	.datab(!\CPU|rf|rf[0][23]~q ),
	.datac(!\CPU|rf|rf[2][23]~q ),
	.datad(!\CPU|rf|rf[1][23]~q ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[23]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[23]~129 .extended_lut = "off";
defparam \CPU|mux2|z[23]~129 .lut_mask = 64'h333300FF0F0F5555;
defparam \CPU|mux2|z[23]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \CPU|mux2|z[23]~131 (
// Equation(s):
// \CPU|mux2|z[23]~131_combout  = ( \CPU|mux2|z[5]~2_combout  & ( (!\CPU|mux2|z[5]~3_combout  & ((\CPU|rf|rf[8][23]~q ))) # (\CPU|mux2|z[5]~3_combout  & (\CPU|rf|rf[10][23]~q )) ) ) # ( !\CPU|mux2|z[5]~2_combout  & ( (\CPU|mux2|z[5]~3_combout  & 
// \CPU|rf|rf[9][23]~q ) ) )

	.dataa(!\CPU|rf|rf[10][23]~q ),
	.datab(!\CPU|mux2|z[5]~3_combout ),
	.datac(!\CPU|rf|rf[8][23]~q ),
	.datad(!\CPU|rf|rf[9][23]~q ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[23]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[23]~131 .extended_lut = "off";
defparam \CPU|mux2|z[23]~131 .lut_mask = 64'h003300331D1D1D1D;
defparam \CPU|mux2|z[23]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N57
cyclonev_lcell_comb \CPU|mux2|z[23]~130 (
// Equation(s):
// \CPU|mux2|z[23]~130_combout  = ( \CPU|rf|rf[6][23]~q  & ( \im|Mux19~7_combout  & ( (!\im|Mux20~2_combout ) # (\CPU|rf|rf[7][23]~q ) ) ) ) # ( !\CPU|rf|rf[6][23]~q  & ( \im|Mux19~7_combout  & ( (\CPU|rf|rf[7][23]~q  & \im|Mux20~2_combout ) ) ) ) # ( 
// \CPU|rf|rf[6][23]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & (\CPU|rf|rf[4][23]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][23]~q ))) ) ) ) # ( !\CPU|rf|rf[6][23]~q  & ( !\im|Mux19~7_combout  & ( (!\im|Mux20~2_combout  & 
// (\CPU|rf|rf[4][23]~q )) # (\im|Mux20~2_combout  & ((\CPU|rf|rf[5][23]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[7][23]~q ),
	.datab(!\im|Mux20~2_combout ),
	.datac(!\CPU|rf|rf[4][23]~q ),
	.datad(!\CPU|rf|rf[5][23]~q ),
	.datae(!\CPU|rf|rf[6][23]~q ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[23]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[23]~130 .extended_lut = "off";
defparam \CPU|mux2|z[23]~130 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \CPU|mux2|z[23]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \CPU|mux2|z[23]~132 (
// Equation(s):
// \CPU|mux2|z[23]~132_combout  = ( \CPU|adder2|generate_N_bit_Adder[23].f|s~combout  & ( (!\im|Mux17~5_combout  & (!\CPU|mux2|z[5]~1_combout  & ((\CPU|mux2|z[23]~130_combout )))) # (\im|Mux17~5_combout  & (((\CPU|mux2|z[23]~131_combout )) # 
// (\CPU|mux2|z[5]~1_combout ))) ) ) # ( !\CPU|adder2|generate_N_bit_Adder[23].f|s~combout  & ( (!\CPU|mux2|z[5]~1_combout  & ((!\im|Mux17~5_combout  & ((\CPU|mux2|z[23]~130_combout ))) # (\im|Mux17~5_combout  & (\CPU|mux2|z[23]~131_combout )))) ) )

	.dataa(!\im|Mux17~5_combout ),
	.datab(!\CPU|mux2|z[5]~1_combout ),
	.datac(!\CPU|mux2|z[23]~131_combout ),
	.datad(!\CPU|mux2|z[23]~130_combout ),
	.datae(gnd),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[23].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[23]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[23]~132 .extended_lut = "off";
defparam \CPU|mux2|z[23]~132 .lut_mask = 64'h048C048C159D159D;
defparam \CPU|mux2|z[23]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \CPU|mux2|z[23]~133 (
// Equation(s):
// \CPU|mux2|z[23]~133_combout  = ( \CPU|mux2|z[23]~132_combout  & ( (!\CPU|decode|alu_src~0_combout ) # (\CPU|mux2|z[18]~99_combout ) ) ) # ( !\CPU|mux2|z[23]~132_combout  & ( ((\CPU|mux2|z[5]~109_combout  & (!\CPU|decode|alu_src~0_combout  & 
// \CPU|mux2|z[23]~129_combout ))) # (\CPU|mux2|z[18]~99_combout ) ) )

	.dataa(!\CPU|mux2|z[5]~109_combout ),
	.datab(!\CPU|decode|alu_src~0_combout ),
	.datac(!\CPU|mux2|z[18]~99_combout ),
	.datad(!\CPU|mux2|z[23]~129_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[23]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[23]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[23]~133 .extended_lut = "off";
defparam \CPU|mux2|z[23]~133 .lut_mask = 64'h0F4F0F4FCFCFCFCF;
defparam \CPU|mux2|z[23]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \CPU|alu|flag_mod|z~0 (
// Equation(s):
// \CPU|alu|flag_mod|z~0_combout  = ( \CPU|mux3|z[23]~124_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (\CPU|mux2|z[23]~133_combout ) ) ) # ( !\CPU|mux3|z[23]~124_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  $ (!\CPU|mux2|z[23]~133_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|decode|mux1|z[0]~2_combout ),
	.datad(!\CPU|mux2|z[23]~133_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[23]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|z~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|z~0 .extended_lut = "off";
defparam \CPU|alu|flag_mod|z~0 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \CPU|alu|flag_mod|z~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout  = ( \CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|flag_mod|z~0_combout  $ 
// (((!\CPU|mux3|z[21]~118_combout  & ((!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ) # (!\CPU|mux3|z[22]~121_combout ))) # (\CPU|mux3|z[21]~118_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout  & !\CPU|mux3|z[22]~121_combout )))) ) ) ) # ( 
// !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|flag_mod|z~0_combout  $ (((!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ) # (!\CPU|mux3|z[22]~121_combout ))) 
// ) ) ) # ( \CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|flag_mod|z~0_combout  $ (((!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout  & 
// !\CPU|mux3|z[22]~121_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout  & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|flag_mod|z~0_combout  $ (((!\CPU|mux3|z[21]~118_combout  & 
// ((!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ) # (!\CPU|mux3|z[22]~121_combout ))) # (\CPU|mux3|z[21]~118_combout  & (!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout  & !\CPU|mux3|z[22]~121_combout )))) ) ) )

	.dataa(!\CPU|alu|flag_mod|z~0_combout ),
	.datab(!\CPU|mux3|z[21]~118_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[22]~18_combout ),
	.datad(!\CPU|mux3|z[22]~121_combout ),
	.datae(!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s .lut_mask = 64'h566A5AAA555A566A;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[23]~42 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[23]~42_combout  = ( \CPU|alu|arithmetic|mul|s [23] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [23] & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|decode|mux1|z[1]~1_combout  & \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[23]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[23]~42 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[23]~42 .lut_mask = 64'h00C000C00CCC0CCC;
defparam \CPU|alu|mux0|mux2|z[23]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N51
cyclonev_lcell_comb \CPU|cl|ff0|q[3]~0 (
// Equation(s):
// \CPU|cl|ff0|q[3]~0_combout  = ( \CPU|cl|ff0|q [3] & ( \CPU|cl|cc|Mux0~0_combout  & ( \reset~input_o  ) ) ) # ( \CPU|cl|ff0|q [3] & ( !\CPU|cl|cc|Mux0~0_combout  & ( (\reset~input_o  & ((!\im|Mux7~2_combout ) # ((!\CPU|decode|mov_src~0_combout ) # 
// (\CPU|alu|mux0|mux2|z[23]~42_combout )))) ) ) ) # ( !\CPU|cl|ff0|q [3] & ( !\CPU|cl|cc|Mux0~0_combout  & ( (\reset~input_o  & (\im|Mux7~2_combout  & (\CPU|alu|mux0|mux2|z[23]~42_combout  & \CPU|decode|mov_src~0_combout ))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\im|Mux7~2_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[23]~42_combout ),
	.datad(!\CPU|decode|mov_src~0_combout ),
	.datae(!\CPU|cl|ff0|q [3]),
	.dataf(!\CPU|cl|cc|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|ff0|q[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|ff0|q[3]~0 .extended_lut = "off";
defparam \CPU|cl|ff0|q[3]~0 .lut_mask = 64'h0001554500005555;
defparam \CPU|cl|ff0|q[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N54
cyclonev_lcell_comb \CPU|cl|ff0|q[3]~feeder (
// Equation(s):
// \CPU|cl|ff0|q[3]~feeder_combout  = ( \CPU|cl|ff0|q[3]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|cl|ff0|q[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|ff0|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|ff0|q[3]~feeder .extended_lut = "off";
defparam \CPU|cl|ff0|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|cl|ff0|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N56
dffeas \CPU|cl|ff0|q[3] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|cl|ff0|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|cl|ff0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|cl|ff0|q[3] .is_wysiwyg = "true";
defparam \CPU|cl|ff0|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \CPU|cl|cc|Mux0~0 (
// Equation(s):
// \CPU|cl|cc|Mux0~0_combout  = ( \im|Mux2~3_combout  & ( \CPU|cl|ff0|q [0] & ( (!\CPU|cl|ff0|q [2] & ((!\CPU|cl|ff0|q [3]) # (\im|Mux1~3_combout ))) # (\CPU|cl|ff0|q [2] & ((!\im|Mux1~3_combout ))) ) ) ) # ( !\im|Mux2~3_combout  & ( \CPU|cl|ff0|q [0] & ( 
// (!\CPU|cl|ff0|q [3] & \im|Mux1~3_combout ) ) ) ) # ( \im|Mux2~3_combout  & ( !\CPU|cl|ff0|q [0] & ( (!\CPU|cl|ff0|q [2] & ((\im|Mux1~3_combout ) # (\CPU|cl|ff0|q [3]))) # (\CPU|cl|ff0|q [2] & ((!\im|Mux1~3_combout ))) ) ) ) # ( !\im|Mux2~3_combout  & ( 
// !\CPU|cl|ff0|q [0] & ( (!\CPU|cl|ff0|q [3] & \im|Mux1~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|cl|ff0|q [3]),
	.datac(!\CPU|cl|ff0|q [2]),
	.datad(!\im|Mux1~3_combout ),
	.datae(!\im|Mux2~3_combout ),
	.dataf(!\CPU|cl|ff0|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|cl|cc|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|cl|cc|Mux0~0 .extended_lut = "off";
defparam \CPU|cl|cc|Mux0~0 .lut_mask = 64'h00CC3FF000CCCFF0;
defparam \CPU|cl|cc|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N51
cyclonev_lcell_comb \CPU|rf|Decoder0~14 (
// Equation(s):
// \CPU|rf|Decoder0~14_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|Decoder0~9_combout  & ( (!\im|Mux13~2_combout  & ((!\reset~input_o ) # ((!\CPU|cl|cc|Mux0~0_combout  & \CPU|rf|rf~1_combout )))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|cl|cc|Mux0~0_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\CPU|rf|rf~1_combout ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|Decoder0~14 .extended_lut = "off";
defparam \CPU|rf|Decoder0~14 .lut_mask = 64'h000000000000A0E0;
defparam \CPU|rf|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N8
dffeas \CPU|rf|rf[3][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[3][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N14
dffeas \CPU|rf|rf[1][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N35
dffeas \CPU|rf|rf[0][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[0][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y25_N8
dffeas \CPU|rf|rf[2][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[2][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N0
cyclonev_lcell_comb \CPU|mux2|z[2]~75 (
// Equation(s):
// \CPU|mux2|z[2]~75_combout  = ( \im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[3][2]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( \im|Mux19~7_combout  & ( \CPU|rf|rf[2][2]~q  ) ) ) # ( \im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( 
// \CPU|rf|rf[1][2]~q  ) ) ) # ( !\im|Mux20~2_combout  & ( !\im|Mux19~7_combout  & ( \CPU|rf|rf[0][2]~q  ) ) )

	.dataa(!\CPU|rf|rf[3][2]~q ),
	.datab(!\CPU|rf|rf[1][2]~q ),
	.datac(!\CPU|rf|rf[0][2]~q ),
	.datad(!\CPU|rf|rf[2][2]~q ),
	.datae(!\im|Mux20~2_combout ),
	.dataf(!\im|Mux19~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux2|z[2]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux2|z[2]~75 .extended_lut = "off";
defparam \CPU|mux2|z[2]~75 .lut_mask = 64'h0F0F333300FF5555;
defparam \CPU|mux2|z[2]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N18
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|mux0|z[2]~11 (
// Equation(s):
// \CPU|alu|arithmetic|adder|mux0|z[2]~11_combout  = ( \CPU|mux2|z[5]~51_combout  & ( \CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[2]~75_combout ) # (\CPU|mux2|z[5]~52_combout ) ) ) ) # ( !\CPU|mux2|z[5]~51_combout  & ( \CPU|decode|mux1|z[0]~2_combout  
// & ( (!\CPU|mux2|z[5]~52_combout  & (!\CPU|mux2|z[2]~76_combout )) # (\CPU|mux2|z[5]~52_combout  & ((!\CPU|mux2|z[2]~74_combout ))) ) ) ) # ( \CPU|mux2|z[5]~51_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( (\CPU|mux2|z[2]~75_combout  & 
// !\CPU|mux2|z[5]~52_combout ) ) ) ) # ( !\CPU|mux2|z[5]~51_combout  & ( !\CPU|decode|mux1|z[0]~2_combout  & ( (!\CPU|mux2|z[5]~52_combout  & (\CPU|mux2|z[2]~76_combout )) # (\CPU|mux2|z[5]~52_combout  & ((\CPU|mux2|z[2]~74_combout ))) ) ) )

	.dataa(!\CPU|mux2|z[2]~76_combout ),
	.datab(!\CPU|mux2|z[2]~75_combout ),
	.datac(!\CPU|mux2|z[5]~52_combout ),
	.datad(!\CPU|mux2|z[2]~74_combout ),
	.datae(!\CPU|mux2|z[5]~51_combout ),
	.dataf(!\CPU|decode|mux1|z[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|mux0|z[2]~11 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|mux0|z[2]~11 .lut_mask = 64'h505F3030AFA0CFCF;
defparam \CPU|alu|arithmetic|adder|mux0|z[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N33
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[2]~11_combout  & ( !\CPU|mux3|z[2]~133_combout  ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout  & ( \CPU|mux3|z[2]~133_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|mux3|z[2]~133_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N42
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[2]~9 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[2]~9_combout  = ( \CPU|alu|arithmetic|mul|s [2] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout 
// ))) ) ) # ( !\CPU|alu|arithmetic|mul|s [2] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout  $ (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout )) # (\CPU|decode|mux1|z[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[2].f|s~0_combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[1].f|c_out~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[2]~9 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[2]~9 .lut_mask = 64'h3FCF3FCF30C030C0;
defparam \CPU|alu|mux0|mux2|z[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[2]~21 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[2]~21_combout  = ( !\CPU|alu|mux0|mux2|z[2]~9_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[2]~21 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[2]~21 .lut_mask = 64'hAAAAAAAA00000000;
defparam \CPU|alu|mux0|mux2|z[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N9
cyclonev_lcell_comb \CPU|mux1|z[2]~9 (
// Equation(s):
// \CPU|mux1|z[2]~9_combout  = ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( \CPU|alu|mux0|mux2|z[2]~9_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\CPU|alu|mux0|mux2|z[4]~32_combout  & ((\CPU|alu|mux0|mux2|z[3]~8_combout ) # 
// (\CPU|alu|mux0|mux2|z[1]~37_combout )))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( \CPU|alu|mux0|mux2|z[2]~9_combout  & ( (!\CPU|alu|mux0|mux2|z[1]~37_combout  & (((!\CPU|alu|mux0|mux2|z[4]~32_combout ) # (\CPU|alu|mux0|mux2|z[3]~8_combout )) # 
// (\CPU|alu|mux0|mux2|z[13]~7_combout ))) # (\CPU|alu|mux0|mux2|z[1]~37_combout  & ((!\CPU|alu|mux0|mux2|z[3]~8_combout ) # ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|mux0|mux2|z[4]~32_combout )))) ) ) ) # ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( 
// !\CPU|alu|mux0|mux2|z[2]~9_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (((!\CPU|alu|mux0|mux2|z[1]~37_combout  & \CPU|alu|mux0|mux2|z[3]~8_combout )) # (\CPU|alu|mux0|mux2|z[4]~32_combout ))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( 
// !\CPU|alu|mux0|mux2|z[2]~9_combout  & ( (!\CPU|alu|mux0|mux2|z[1]~37_combout  & (((\CPU|alu|mux0|mux2|z[4]~32_combout )) # (\CPU|alu|mux0|mux2|z[13]~7_combout ))) # (\CPU|alu|mux0|mux2|z[1]~37_combout  & ((!\CPU|alu|mux0|mux2|z[3]~8_combout ) # 
// ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & \CPU|alu|mux0|mux2|z[4]~32_combout )))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[1]~37_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[2]~9 .extended_lut = "off";
defparam \CPU|mux1|z[2]~9 .lut_mask = 64'h7F2E0C8CF7AE040C;
defparam \CPU|mux1|z[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N42
cyclonev_lcell_comb \CPU|mux1|z[2]~10 (
// Equation(s):
// \CPU|mux1|z[2]~10_combout  = ( \CPU|mux1|z[3]~0_combout  & ( \deco|LessThan1~5_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[2]~21_combout )) # (\mem_read~combout  & ((!\CPU|mux1|z[2]~9_combout ))) ) ) ) # ( !\CPU|mux1|z[3]~0_combout  & ( 
// \deco|LessThan1~5_combout  & ( (!\CPU|mux1|z[3]~7_combout  & (\CPU|alu|mux0|mux2|z[2]~21_combout )) # (\CPU|mux1|z[3]~7_combout  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[2]~21_combout )) # (\mem_read~combout  & ((!\CPU|mux1|z[2]~9_combout ))))) ) ) 
// ) # ( \CPU|mux1|z[3]~0_combout  & ( !\deco|LessThan1~5_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[2]~21_combout )) # (\mem_read~combout  & ((!\CPU|mux1|z[2]~9_combout ))) ) ) ) # ( !\CPU|mux1|z[3]~0_combout  & ( !\deco|LessThan1~5_combout  
// & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[2]~21_combout )) # (\mem_read~combout  & ((!\CPU|mux1|z[2]~9_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[2]~21_combout ),
	.datab(!\CPU|mux1|z[3]~7_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\CPU|mux1|z[2]~9_combout ),
	.datae(!\CPU|mux1|z[3]~0_combout ),
	.dataf(!\deco|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[2]~10 .extended_lut = "off";
defparam \CPU|mux1|z[2]~10 .lut_mask = 64'h5F505F5057545F50;
defparam \CPU|mux1|z[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF40013E007FE007FFFFC000000000020000000000000000000000000000000003FE00003FFE00000000007FFFFFFFFFFFFFFE88007C01FF803FFFFC0000000000020000000000000000000000000000800003FF00001FFF00000000003FFFFFFFFFFFFFF80002FC03FF007FFF800000000000000000000000000000000000000000800000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FF80000FFF00000000001FFFFFFFFFFFFFFA1005F00FFC01FFFC000000000000000000000000000000000000000000800001FFC00007FF80000000001FFFFFFFFFFFFFF81003C01FF007FFE00000000000000000000000000000000000000000000000007FE00003FFC0000000001FFFFFFFFFFFFFF00007C07FE03FFF0000000BFFFF800200000000000000000000000000008000007FF00003FFE0000000001FFFFFFFFFFFFFFC001F00FF807FF8000007FFFFFFFFC00000000000000000000000000001800030FFF80001FFE00000000007FFFFFFFFFFFFF8401E01FE01FFE00001FFFFFFFFFFFC00000000000000000000000000030000043FFC0000FFF0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "0000000007FFFFFFFFFFFFE8003C03FC07FF80003FFFFFFFFFFFFC00000000000000000000000000140000203FFE00007FF80000000003FFFFFFFFFFFFD040580FF81FFC0001FFFFFFFFD7FFFE00000000000000000000000000100000217FFF00003FFC0000000001FFFFFFFFFFFFA000300FE03FF0001FFFFF00000001FE0000000000000000000000000030000001BFFF80001FFC0000000001FFFFFFFFFFFF8200E03F80FFC000FFFFE0000000000E00000000000000000000000000000000203FFF80001FFE0000000001FFFFFFFFFFFFE200407F81FF0007FFFC00000000000000000000000000000000000000000000013FFFC0000FFF0000000000FF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFA00000FE07FE001FFFC000000000000040000000000000000000000000500000400FFFE00007FF0000000001FFFFFFFFFFFF440001FC0FF800FFFE0000000000000008000000000000000000000000400001800FFFF00007FF8000000000FFFFFFFFFFFEA80003F03FE003FFE000000000000000000000000000000000000000001000010007FFF80003FFC000000000FFFFFFFFFFFE400007F07F800FFF0000000000000000020000000000000000000000001E50040023FFF80001FFE0000000003FFFFFFFFFFE7C010FC07F003FFC0000003FFFFFC000018000000000000000000000004D880C0021FFFC0001FFE0000000007FFFFFFFFFFEB4";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "001F81FE00FFE000003FFFFFFFFF80000000080000000000000000000008000000FFFE0000FFF0000000003FFFFFFFFFF828023F03F803FFC00007FFFFFFFFFFFE0000000800000000000000000040040000107FFF00007FF8000000003FFFFFFFFFF908027E0FF00FFE00007FFFFFFFFFFFFFF000601000300000000000000000060800003FFF80003FF8000000001FFFFFFFFFFD0800FC1FE01FF80003FFFFFFFFFFFFFFFF099EB000000000000000000000020000101FFF80003FFC000000000FFFFFFFFFF91001F83F803FE0001FFFFFFFFFFFFFFFFFF00018003A0000000000000060000000080FFFC0001FFE000000001FFFFFFFFFE00001F07F00FFC0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00FFFFFFFFFFFFFFFFFFFE0000005920000000000000200090001807FFE0800FFF000000000FFFFFFFFFF21007E0FE01FF0007FFFFFFFF3FBFFFFFFFFFC000018160000000000000200028000C03FFE3C007FF0000000007FFFFFFFFC43007C1FC07FC001FFFFFFC00000007FFFFFFF80D01830000000000000018000C002E03FFF00007FF8000000007FFFFFFFFC02003C3F00FF0007FFFFF80000000001FFFFFFE04428040000000000000000006003F01FFF84007FF8000000003FFFFFFFFD4220787E03FE001FFFFF80000000000007FFFFF800480A0000000000000000002603F80FFFD0003FFC000000007FFFFFFFFC86C070FC07F8007FFFF0000003F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000007FFFFE00800C0000000000000080000101F807FFD0001FFC000000003FFFFFFFFC840061F80FF001FFFFC0001FFFFFFF80000FFFFF80078400000000000003000000C2FC07FFE0001FFE000000003FFFFFFFFF042043F03FC003FFFC0003FFFFFFFFF80000FFFFE001E00000000000180200000005FE03FFF0000FFF000000000FFFFFFFF8000083E07F800FFFF0007FFFFFFFFFFFE0001FFFF80020000000000053010000000FFF01FFF00007FF000000000FFFFFFFF0042087C0FF003FFF8003FFFFFFFFFFFFFC0003FFFE00300000000000818080000017FF80FFF80007FF800000000FFFFFFFE408008F81FC007FFE001FFFFFFFFFFFFFFF8000F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FFF80100000000001808080000017FF80FFF80003FFC00000000FFFFFFFE000221F03FC01FFF800FFFFFFFFFFFFFFFFF0003FFFE000000005000200130000000FFFC07FFC0001FFC000000007FFFFFFF400319E07F007FFE007FFFFFFFFFFFFFFFFFE0007FFF840000020800200300000001FFFE03FFE0001FFE00000000FFFFFFFC80021BC0FE00FFF001FFFFFFFFFFFFFFFFFFFC001FFFC40000380000000800000003FFFF03FFE0000FFE000000003FFFFFFE40000F81FC01FFE007FFFFFC0000007FFFFFFF8007FFF20000700400200400000007FFFF01FFF0000FFE000000003FFFFFFE00006F83F803FFC01FFFFFC000000001FFFFFFE001FFF8809008";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "0200100200000004FFFF80FFF00007FF000000007FFFFFFC8001EF07E00FFF00FFFFF400000000001FFFFFF8007FFE81880000001002000000047FFF807FF80007FF800000001FFFFFF80000860FE01FFC03FFFF80000000000001FFFFFE003FFF41080400001800000000043FFFC07FFC0003FF800000003FFFFFF90000041FC03FF807FFFC000000000000001FFFFF800FFFC2080002000002000000003FFFE03FFC0003FFC00000002FFFFFF88006003F007FF01FFFE00000000000000003FFFFC003FF800002020088020000000C1FFFF01FFE0001FFC00000001FFFFFF10000107F00FFC03FFF0000000000000000007FFFF001FFA00000020180010000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00040FFFF01FFE0001FFE00000000FFFFFF10000107E01FF00FFFE0000000000000000001FFFFC00FFE01000060004010000000007FFF80FFF0000FFE00000001FFFFFE3000814FC07FE03FFF000000000040000000003FFFF003FC0000006060A010000000403FFFC0FFF8000FFF000000007FFFFE2000007F807FC07FFC000000FFFFFFF00000000FFFFC01FCC0800C00000008000000403FFFC03FF80007FF00000000FFFFFE0000823F00FF80FFF000001FFFFFFFFFC0000003FFFF007E80000012000008000000001FFFE03FFC0003FF800000007FFFFD0001001E01FE03FFE00003FFFFFFFFFFFC0000007FFFC03F80000C02000000000000200FFFF01";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "FFC0003FF800000007FFFFC6000081C03FC07FF00001FFFFFFFFFFFFFE000001FFFE01F00400404000008000000000FFFF01FFE0003FFC00000003FFFFE60003C1C07FC0FFE0001FFFF0000007FFFFC00000FFFF807C000081A0000000000000007FFF80FFE0001FFC00000007FFFFE400140380FF03FF80007FFF000000001FFFF000001FFFC03E80000030000000000001003FFF80FFF0001FFE00000007FFFFE000000001FE07FF0001FFC00000000000FFFE00000FFFF01F0C000000000080000003003FFFC07FF0000FFE00000001FFFF8400240003FC0FFC000FFE0000000000001FFFC00003FFF807B80200000000F6000000801FFFE07FF8000FFF00";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "000003FFFF8000240007FC1FF8003FF000000000000001FFF00000FFFC07F5260008000042000001800FFFE03FF80007FF00000001FFFFCC00440237F07FF000FF80000000000000003FFE00003FFF01FFE10008000001000003C007FFF01FFC0007FF00000001FFFFC80040043FE0FFC003FE000000000000000003FF80001FFF80FFF01808000000800001E007FFF01FFC0003FF80000000FFFF140080041FE0FF8007F8000000000000000001FFE00007FFC07FF810100000009D00006003FFF80FFE0003FF80000001FFFFA800040C3F83FF001FC00000001FB8000000003FF80003FFF03FFC0020000000000000B00BFFF80FFE0001FFC0000000FFFFA8";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "0000003F87FE007F0000007FFFFFFC00000007FC0000FFF80FFE10400000000000007809FFFC07FF0001FFC0000000FFFF300180087F0FFC01FC00000FFFFFFFFFF8000003FF00007FFC07FF08200000000080001981FFFE07FF0001FFC0000001FFFE2800000CFE0FF801F00000FFFFFFFFFFFF800000FFC0001FFE03FF80200000000080031C807FFE03FF0000FFE0000000FFFE300104347E3FF007E00007FFFFFFFFFFFFF800003FF0000FFF01FFCC000000000080003CC1FFFE03FF8000FFE00000007FFF30010041FC3FE01FC0003FFFFFFFFFFFFFFF00000FFC0007FFC1FFE2400000000000028F001FFF01FF80007FE0000000FFFE2000020BF87FC0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "3F0001FFFFFFFFFFFFFFFFE00003FF0001FFC07FE30000000000400387105FFF01FFC0007FF0000000FFFF7001084BF0FF807C0003FFFFFFFFFFFFFFFFF80001FF8000FFF03FF88A0000000040004D0E9FFF80FFC0007FF00000007FFC50020217E1FE00F80007FFFFFFFFFFFFFFFFFF00007FC0007FF83FF80C00000000600C00442FFF80FFE0003FF00000007FFE20000057E1FE01E0701FFFFFFFFF8FFFFFFFFFC0001FF0003FFC0FFC0800000008300069809FFFC07FE0003FF80000007FFEE0004347C3FC03C0203FFFFFFFC0007FFFFFFFF00007F8000FFE07FE080000000810303CC183FFC07FE0001FF80000003FFF20023607C7F8078220FFFFFFF0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "000007FFFFFFFC0003FE0007FF07FF080000000C90201FC0047FE03FF0001FF80000007FFD000200078FF00F0401FFFFF8000000005FFFFFFF0000FF8003FF83FF840000000010301FE003FFE03FF0001FFC0000007FFF200040070FE03400017FFF000000000003FFFFFF80007FC001FFC1FF864020000210100FF0403FE03FF8001FFC0000007FFF8002C0001FE0793040FFF80000002B80003FFFFFE0003FE000FFE0FFC060380004001807F0003FF01FF8000FFE0000001FFC4002000A3FC0F200007FC0000007FFF80003FFFFF8001FF0007FF07FE030CC2800303C07F8007FF81FF80007FE0000003FFD4000800C2F818200101F000001FFFFFF40003F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFC0007FC003FF07FF072E70801319C07F8007FF80FFC0007FE0000001FF8000000088F010100001400003FFFFFFFF00007FFFE0003FE001FF83FF8DAE00002003E03FC0D7FFC0FFC0007FE0000003FF84004A004CE0380000004000FFFFFFFFFFE0000FFFF0001FF000FFC0FFC01F8000E0EFE01FC0BBFFC0FFE0007FF0000003FFD000500040E060100080800FFFFFFFFFFFFC0003FFFC0007F8007FF0FF400F801EF01FF01FE01FFFC07FE0007FF0000001FFE000400000C0B0000081117FFFFFFFFFFFFF0001FFFE0003FC003FF07FE00FC01AE10FF00FE106FFE03FE0003FF0000001FF8000000040C1800000C117FFFFFFFFFFFFFF8000FFFF0003FE0";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "01FF87FE007C00CC70FF80FF1057FE03FF0003FF8000003FFC000400040418000000207FFFFFFFFFFFFFFF0007FFF8001FF000FFC1FF007E003C30FF807F0047FE03FF0001FF8000001FFE80041004061901000400BFFFFFFFFFFFFFFF8003FFFE0007F8007FC1FF803F004E387FC07F0003FF03FF0001FF8000001FF8000010000201010008203FFFFFFFFFFFFFFFF001FFFF0003FC003FE0FFC01F803EF83FC03F9001FF01FF0001FFC000001FF880A00004008901000940FFFFFFFD01FFFFFFF800FFFF8001FE003FF07FC00F803FFC3FE03F8803FF81FF8001FFC000000FF0801000040029010000003FFFFFC0003FFFFFFF007FFFC000FF001FF83FE007";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "C01FFE1FF03FC000FF81FF8000FFC000001FF8000000080000010000201FFFF0000007FFFFFF801FFFF000FFC00FF83FF007C00FFE1FF01FD007DF80FF8000FFC000001FF9820000480008000000109FFF80000000FFFFFFC00FFFF0003FC007FC1CF003E00FFF0FF81FE0011F80FFC000FFE000000FFA60001048002D000000002FE0000000001FFFFFF007FFFC001FE003FE1DF803E007FF0FF80FF00C1BC0FFC0007FE000001FF21000001000050000101015000000000003FFFFFC03FFFC000FF001FF0FFC01F007FF07F80FF02905C07FC0007FE000001FF2400010A0000000000008080000000000017FFFFE01FFFF0007F801FF05FC00F003FF87FC07";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "E03026607FC0007FE000000FF60400100000000000080A040000000000001FFFFF00FFFF8007FC00FF81FE00F801FFC3FC07E00018007FE0007FF000000FF6100020000004800000000000000000000007FFFFE07FFFC003FC007FC3FE007C01FFC3FE03E00008203FE0007FF000001FF2100020800000010808000100000000000001FFFFE03FFFE001FE003FE1FF007C00FFC3FE03F20000003FE0003FF000000FF8100000800000003C000000200000000000007FFFF81FFFF000FF003FE2FF803C00FFE1FF03F00000083FF0003FF000000FF400000080002481A4640000800000000000000FFFFE07FFF8007F801FF0FF801E007FE0FF01F00000001FF0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "003FF000001FF80800400000020080840001F000000000000007FFFF03FFFC003F800FF07FC01F007FF0FF81F400000C1FF0003FF800000FFA0800008000020000860004B000000000000003FFFF81FFFC003FC00FF9FFC00F003FF0FF80FC0040201FF0001FF800000FF00000100000408002020008F00000FF000000007FFFC0FFFE001FE007F9BFE00F803FF87F80F89D800003F8001FF800001FF2080600000000400200000014001FFFF00000003FFFE07FFF800FF003FC1FF007801FF87FC0FFE0C0001FF8001FF800001FF004040100004141000000003803FFFFFC0000000FFFF81FFF800FF003FE5FF007801FF83FC07E0881C180F8001FFC00001F";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N51
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N24
cyclonev_lcell_comb \image_controller|mux3|z[2]~26 (
// Equation(s):
// \image_controller|mux3|z[2]~26_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~6_combout ) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~6_combout  ) ) )

	.dataa(!\image_controller|mux3|z[0]~6_combout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~26 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~26 .lut_mask = 64'h00005555CCCCDDDD;
defparam \image_controller|mux3|z[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF00020879B02000031907FFFFFFFFFFFE000007E001FF81FF00F803FC3FE0000000000000000000001780FFFFFFFFFFFFFFFF8030001E0C1000008103FFFFFFFFFCFE00001FC003FF81FF00F803FC7FC1000000000000000000001F81FFFFFFFFFFFFFFFFC628001F0F1000000001FFFFFFFFFFFE00003FC003FF03FE00F007F87FDC0000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000003F03FFFFFFFFFFFFFFFFA8F7E20F871000000000FFFFFFFFFFFD00007F8007FE03FE01F007F87FD0000000000000000000003F01FFFFFFFFFFFFFFFFE2B3B307831000040020FFFFFFFFFFF80001FF000FFE07FC01E00FF0F9A0000000000000000000007E03FFFFFFFFFFFFFFFFC699C187C100000C00D33FFFFFFFFFF00007FE000FFC07FC01E00FF0F9C00000F0100000000000003E0FFFFFFFFFFFFFFFFFE1D8E083E088000F04065FFFFFFFFFE0000FFC001FF80FF803E00FF0FD000005B030000000000000FC0FFFFFFFFFFFFFFFFFF40CE0C1F000000F10024FFFFFFFFF80001FF8001FF01FF807C01FF1FE000007E0E000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00007C1FFFFFFFFFFFFFFFFFF48C7061F0C2002F800027FFFFFFF800003FF0003FF01FF007C01FE1FC0000280170000000000000F80FFFFFFFFFFFFFFFFFFE873830FC42009FF00021FFFFFF000000FFF0007FE03FF007C01FE1FE00004001F0000000000001F81FFFFFFFFFFFFFFFFFFF3338387C10040FE00108FFFF00000001FFC000FFC07FE007803FC3FE00008100E0000000000001F07FFFFFFFFFFFFFFFFFFF419C1C3E08800FC000883E2000000007FF8001FFC07FE00F803FC3F80002C301E0000000000007F0FFFFFFFFFFFFFFFFFFFF398E0E1F085403C0008400000000000FFF0001FF80FFE01F007F87F4000CC74180000000000007E07FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFB4E6061F8A7E01F0004200000000001FFE0003FF01FFC01F007FEFF8006882418000000000000FC0FFFFFFFFFFFFFFFFFFFFD863C30FC57F00C0002200000000003FF80007FE03FF801F00FE8FF000B006C78000000000000FC1FFFFFFFFFFFFFFFFFFFFAA330387E0FF80B000300000000000FFF0000FFC07FF003E00FF1CC001208C020000000000000F81FFFFFFFFFFFFFFFFFFFFE819C1C2203FE00000220000000003FFC0001FFC0FFF003C01F8110002008C0E8000000000003F03FFFFFFFFFFFFFFFFFFFFE01DE0E19C1FF04000110000000007FF00003FF80FFE007C01D8080002014E350000000000001F07FFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "FFF28CF560C40FF9040011000000002FFE00007FF01FFC007803E6A0080000FE7E0000000000007E07FFFFFFFFFFFFFFFFFFFFFC7632B04007FD020008C000003FFFF80000FFF03FFC00F8020880080000D85A000000000000FE0FFFFFFFFFFFFFFFFFFFFFFB36F8D83F05FC0200083E001FFFFFE00001FFE07FF801F00363041000001370000000000001FC1FFFFFFFFFFFFFFFFFFFFFFD89B2DC7FCCFDC000085FFFFFFFFFC00007FFC0FFF003F003CA040000001A600000000000027C3FFFFFFFFFFFFFFFFFFFFFFC1E3E964FE17FE00005DFFFFFFFFE00000FFF80FFE003E00AB8044000000300000000000000F83FFFFFFFFFFFFFFFFFFFFFFE60820F37";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "F83FF800026FFFFFFFF000001FFF81FFE003C01BCE081000000289500000000005F17FFFFFFFFFFFFFFFFFFFFFFF6807AD93FD5FFA000017FFFFFFC000003FFF03FFC007C03BC00090000001F2000000000003E1FFFFFFFFFFFFFFFFFFFFFFFFD00352D2FEA7F800000BFFFFFC000000FFFE03FF8009903FC100C0000001EC400000000003C3FFFFFFFFFFFFFFFFFFFFFFFFC400D8A37FE3FC8000043FFFC0000003FFFC07FF800C307F020000000002F0800000000017C7FFFFFFFFFFFFFFFFFFFFFFFFF4007C327FC0FCC0000C000000000007FFF80FFF0019303E060000000000E40000000000C78BFFFFFFFFFFFFFFFFFFFFFFFFE8003C503FF83CD20398";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000FFFF81FFC0039483F0FC200000001C600000000000F17FFFFFFFFFFFFFFFFFFFFFFFFF2001C2C13EC0FE0A40000000000003FFFF03FFC007D005E180E200000039860000000001F1FFFFFFFFFFFFFFFFFFFFFFFFFFF001E2E81FF039040000000000000FFFFE07FF800FF009C1824000000006060000000013E3FFFFFFFFFFFFFFFFFFFFFFFFFFD00065582FDC18020000000000003FFFF807FF000FE00BDB87800000000000F000000023CBFFFFFFFFFFFFFFFFFFFFFFFFFFE800316F9EBE1801E00000000001FFFFF00FFE003F020F91AD000000000000048000016F8FFFFFFFFFFFFFFFFFFFFFFFFFFFF400D923046F8002FC0000000007FFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FC01FFC007E231F0D78000000000000000060020F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFE007491883F80007F400000003FFFFF003FF0007C0D5F1F6800000000000000000B030E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF00E0DDE68F4001FFF8000001FFFFFE007FE000F8023ECB00000000000000000000163E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00506C90472000BFFFF0007FFFFFF803FFE003F0073A0000000000000003000000147C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03A1A681300001FFFFFFFFFFFFFC00FFF8007E00F74000000000C0000030000001279FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD07C07860000003FFFFFFFFFFFFF003FFF000FC01";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFC600100080160A3F6FFFFFC00007FFC07FE00F50400BF80FC00000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000A00C00C00006FFFFC00003FFF00FFC01F01800DF01F00000000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF480010010300001C710000000FFFC01FF007C03C00FC03E00000008DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA80100080000148000000007FFF007FC01F846800F807E00000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00109007458002900000007FFFC034F003E00F805F01F800000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFF808008013B78001D000003FFFE0074100780FF807E03E0000000CDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8160801453FF88600017FFFE003F1681F007708B807800028019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF206801BAD3FFFE6C7FFFFFF800FF8183C00EE2B500F80000002CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900018FE647FFEC7FFFFFF8007FE800F006241FF2360003C0049FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE84600BFD983FFAFFFFFF0003FF8801C01C7374E560003500007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "C407C9001FFFFFF00000FFE1000003D107B4D4800330017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC05104F25980000000000FFF0080000FF002E08000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20041C601C5C08000007FFF00000383F780C858000000016FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000598C0B23FF0027FFFF80018000FEE83B0F0000000023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8002320878BFBFFFFFFF800000017FD5E1C1240000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00033CC204FF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFC60000F0017F003F05800000C003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001C9A0001FFFFFC80200FE000FC580F0B030006C18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00055F840B00000000F0FB400240280B3600082404FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00095F140000000001FE0000380EE3AD16C480021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00002BE2080000054AC00000087FA052CBF4800E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000320802DE7CFFFFC0000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "001DFEC043CC150003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80050482FFFFFFE0003A00011FE21E65E48005BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000C120C87F000000000000BFCA063584A09DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC007000180000000F880001FE030A0B809B97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8018010F00000FFFC20000F008F0B661E4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00082C3BFFFFFFD410000403CFFD95";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "90DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0022E08FFFFFE016000041FF2E864E37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40438C1D0000203880004FEF9CA6377FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE83D518140003FFF00000784BFF1F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA007DED1FFFFFFDC0000BD76E0F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0980E77FFFFE0600021817074FFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10D0864080000C200535F03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA33F800000BFFD0023F017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6BFFFFFF9868E07C009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7B1D7FF0138FFC03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA7B90FFECA0D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8D9E96CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "E30000000001000000C00000004F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1AE0C45080C0003FFFFFFFFFFFC00FFFC001F803D80000000001000000C00000019E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0630623E8040000FFFFFFFFFFF007FFF8003F007D8000000000FC00000C00000039C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB110218AA080000CFFFFFFFFC000FFFE0007E00FF0000000001E0000018000000479FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD98C884CA02000050FFFFFFA0007FFFC001F801FF0000000000F800000800000087BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2C786398164000C200EFE00001FFFF0003F003FF0000000000E";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "8000020000000CE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED3180111030000B4000000000FFFFC000FE007FC0000000003880000180000019EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB98C00EAECA000B4000000007FFFF8003FC00FFB8000000001100000700000013EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0C6010A1560001F00000007FFFFC000FF003FF814000000002000006000000675FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35100821180006FFC0000FFFFFF0000FE007FE0B0000000042000000000000AE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E000C10C080077EFFFFFFFFFF80003F800FFC3E0000000004200000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "BEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1020408001401F9FFFFFFFFFE0001FF003FF83C800000050E0000000000007AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0A2021C000883D9FF7FFFFFF00007FC007FF07FC000000B8FE000000000027BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE877C002400080017F1FFFFE00001FF001FFE1FFE000001CBF800000000008E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0A01A0E00099038F1FFFC00000FFC003FF81FF800000187F000000000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE25410000006081120700000003FF000FFF07FF18000010FE180000000033FFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF8428210080260012080000003FF8001FFC0FFC00000001FC0C000000006E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0080100C01ED0040C000002FFE0007FF83FF800000001F806000000014FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97000C0C4009EA00C300001FFF8001FFE07FF010080007F00E00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE100020340017100420007FFF80007FFC0FFC03C90002FE0340000000177FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4C0030040074F83CAAFFFFFC0001FFF01FF803186005FC07C00000000EFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N12
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N18
cyclonev_lcell_comb \image_controller|mux3|z[2]~27 (
// Equation(s):
// \image_controller|mux3|z[2]~27_combout  = ( \image_controller|mux3|z[0]~8_combout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( !\image_controller|mux3|z[0]~8_combout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|mux3|z[0]~8_combout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(gnd),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\image_controller|mux3|z[0]~8_combout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~27 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~27 .lut_mask = 64'h00005555F0F0F5F5;
defparam \image_controller|mux3|z[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
cyclonev_lcell_comb \image_controller|mux3|z[2]~28 (
// Equation(s):
// \image_controller|mux3|z[2]~28_combout  = ( \image_controller|mux3|z[2]~26_combout  & ( \image_controller|mux3|z[2]~27_combout  & ( (!\image_controller|mux3|z[2]~13_combout  & (!\image_controller|mux3|z[2]~10_combout  & 
// !\image_controller|mux3|z[2]~11_combout )) ) ) ) # ( !\image_controller|mux3|z[2]~26_combout  & ( \image_controller|mux3|z[2]~27_combout  & ( (!\image_controller|mux3|z[2]~13_combout  & (!\image_controller|mux3|z[2]~5_combout  & 
// (!\image_controller|mux3|z[2]~10_combout  & !\image_controller|mux3|z[2]~11_combout ))) ) ) ) # ( \image_controller|mux3|z[2]~26_combout  & ( !\image_controller|mux3|z[2]~27_combout  & ( (!\image_controller|mux3|z[2]~13_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~10_combout  & !\image_controller|mux3|z[2]~11_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~13_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~10_combout ),
	.datad(!\image_controller|mux3|z[2]~11_combout ),
	.datae(!\image_controller|mux3|z[2]~26_combout ),
	.dataf(!\image_controller|mux3|z[2]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~28 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~28 .lut_mask = 64'h000020008000A000;
defparam \image_controller|mux3|z[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F2040001000000B000012A406C7FFFFFFF80000007FFFC1FFFC007F801FE5FF003C01FFC3FE07F1040004078001FFC00000FF0000001000000400200F2AB73FFFFFFFFE0000001FFFE0FFFE003F801FF4FF803E00FFC3FE03F004300005C000FFC00001FFA020402000000000200820063FFFFFFFFFC0000007FFF07FFF001FC00FF87FC01E00FFE";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "1FE07F005100002C000FFC00000FF200080200004000040001007FFFFFFFFFFF8000003FFF81FFF000FE007F87FC01E007FE1FF03F809000000C000FFC00001FF1010804000004000000010377FFFFE1FFFFE000000FFFE0FFFC00FF007F83FC00F007FE1FF01F801100000C000FFC00000FF90190080000000000000183F9FFFC003FFFFC000007FFF07FFC007F003FC3FE00F007FF0FF81FC181000004000FFC00001FF90000120000000000000000A5FF00080FFFFF000003FFF03FFE007F003FE1FE007103FC0FF81FC015000006000FFE00000FF1000012000004000400004043E0000003FFFFC00001FFFC1FFF003F801FE0FF007981FF07F81FC0B100";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00030007FE00000FF100100A00001A00000000400000002000FFFFF00000FFFC0FFF001FC01FE2FB01326EFF8FFC0FC0A00000008007FE00001FF000100A00002B000C00004000000000000FFFFE00007FFF03FF800FC00FF267806C103F9FFC0FC1004680000007FE00001FF900000A0000220018000020010000000003FFFF00003FFF83FFC00FE00FF87F820000BFC3FC0FE0005B00000007FE00000FF1000008000000C020000020000000000000FFFFC0000FFF80FFC007E007F85FC10018FFC3FC07E1005F50002007FE00000FF1004004000000C000000010010000C000001FFFF00007FFC07FE007F003FC3FC0E048FFC3FE07E000FF90000007FE00";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "000FF90000000000000000000048000000C0000003FFFC0007FFC03FF003F803FC3FE000407FC3FE07F001FF80000803FE00001FF1000004000000006000010400000000000000FFFF0001FFF01FF801F801FE1FE0100C7FE1FE03F002FF90000003FF00001FF900000600C00010800006C4010000418000003FFF8000FFF80FF801F801FE1FE008067F21FF03F001FF98000403FF00000FF000600201020000000008020100000000000007FFC0007FF807FC00FC01FE0FF006D45021FF03F203FF80000403FF00001FF1002000020000080003E0018700000380000001FFE0007FFC07FC00FC00FE0FF003800060FF03FE01FF88000203FF00000FF8000003";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "34000008002C0000C900007FF00000007FF0007FFC03FE007E00FF0FF003804078FF01F403FF88000003FF00001FF9003001200000020020000021000FFFFF0000000FF0003FFE03FF007E007F07F801C02C20FF81F807FFC8000003FF00000FFC001000C0000000002000000100FFFFFFC0000007F8003FFF03FF003F007F87F801C41008FF81F803FFC0000201FF00001FFD0000008000006000200000013FFFFFFFF0000003FC001FFF01FF803F007F83FC01C216007F81F80BFFC4000001FF00003FF8800800000002800020000001FFFFFFFFF8000003FC001FFF01FF801F003FC3FC00C40E807FC1F00BFFC0000003FF00003FFC800000400002000010";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "000000FFFFFFFFFC000001FC000FFF81FFC01F803FC3FC00EC0F453F00FA43FFC0000401FF00003FFC000800400000000010000000FFFFFFFFFE000001FE000FFF80FFC00F801FC3FE00E00FE05FC0FC03FFC4000001FF00001FF8800000400000000000000001FFFFFFFFFF000000FE0007FFC0FFE00FC01FE1FE00E007F833C2FC03FFC0000401FF00001FFE800000400000000008000000FFFFFFFFFF800000FF0007FFC0FFE007C01FE1FE007187FA0AE0FC01FFC0000501FF00001FFE800800400000000008000000FFFFFFFFFF8000007F0003FFE07FF007C00FE0FF007D07FD03C0FC01FFE4000001FF00001FFE0000000000000000080000007FFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "FFFFE000007F8003FFE07FF807C00FF0FF007087FC8308FC01FFE4000401FF00007FFC8008004000000000040000007FFFFFFFFFF000003F8001FFF07FF803E00FF0FF003027FCC0A07E01FFE4000401FF00007FFE0004004000000000040000007FFFFFFFFFF000001FC000FFF03FFC03E007F87F803823FC16E07E01FFE4000001FF00007FFC8000004000040000040000001FFFFFFFFFF800001FC000FFF03FFC01F007F07F803813FE1FE07E01FFE4000001FF00003FFF4004004000000000000000001FFFFFFFFFFC00000FE000FFF81FFC01F007F87F803833DE1FE07E01FFE0000001FF00007FFF4000000000020000020000001FFFFFFFFFFC00000F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "E0007FF81FFC01F003F83F8018039E1FF03E01FFE0000209FF00007FFF4004004000000000020000001FFFFFFFFFFF000007F0007FFC0FFE00F003FC3FC01C119E0FF03E01FFE0000229FF00007FFF0000004000020000020000002FFFFFFFFFFF800003F0003FFC0FFE00F803FC3FC01C11FE0FF03E01FFE0000001FF0000FFFF40040040000100000100000017FFFFFFFFFF800003F8003FFC0FFF00F801FC3FC00C09CE0FF03F00FFE8000029FF0000FFFE4000004000000000010000000BFFFFFFFFFFC00003F8001FFE0FFF007801FC3FC00C01CF0FF03F00FFE8000021FF0000FFFFE0000000000000000100000003FFFFFFFFFFE00001FC001FFE07FF";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "0000400080000000230000000000000003FFFFF0007F0007FC0FF80F803FE3FC01803FC18C0C30C002000003FC003FFFFFFB0000404000000000100004000000000003FFFFF8003F0007FC0FFC07803FE3FC01803F800C050100035000C3FC001FFFFFFB8000184000000000040070100000000003FFFFFC007F000FFC0FF807801FE3FC01803FC0013A00000100002F7C001FFFFFFD0010006500000000020200000000000001FFFFFC007F000FFC0FF807803FE3FC01803F80004000000010009778007FFFFFFD4010020300000000008000000000000001FFFFFC007F000FFC0FFC07801FF3FC01803F800000000000000037F8007FFFFFFFC03800400000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000042002000000FE001FFFFF8007F000FFC0FF807801FE1FC01803F800000000000000097F8003FFFFFFEA0200040000000000010000000007FE001FFFFF8007F000FFC0FFC07803FE3FC00803F000000000000000117F8007FFFFFFE6080000000000000000500004000FFF001FFFFF8007E000FFC0FFC07801FE3FC01803E000000000000080107F800FFFFFFFE930000000C000000000100A00C07FFE000FFFFF000FE000FFC0FFC07801FE3FC01803F00000000000000014FF001FFFFFFFF5A0000000000000000000022103FFFE001FFFFF0007E001FFC0FF807C01FE1FC01803E00000000000000404FF000FFFFFFFF5C0000000000000000008006";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "11BFFF0001FFFFF000FE001FFC0FFC07801FE1FC01C03E00000000000009602FF001FFFFFFFFD002000001000000000080020000000001FFFFE000FE001FFC0FFC0F801FE1FE01C0300000000000000308EFF001FFFFFFFFD803000001000000000001000000000001FFFFC000FE001FF80FFC07801FE3FE0180300000000000000000AFE003FFFFFFFFEE01000000800000000040060000000001FFFFC000FE001FF80FFC0F801FF1FE01800000000000000000002FE003FFFFFFFFE201800000800000000040000000000001FFFFC000FC001FFC0FF80F801FE3FE01804000000000000000001FE003FFFFFFFFCC00800000800000000042000000000003FF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FF8000FC001FF81FFC07803FE3FC01800000000000000000003FE007FFFFFFFFF000C00000400000000002000000000003FFFF8000FC003FF81FFC0F803FE3FC01810000000000000000031FE00FFFFFFFFFF200000000000000000082000000000007FFFF0000FC003FF81FF80F803FE3FE01820000000000000000039FC007FFFFFFFFF200000000400000000000000000000007FFFF0001FC003FF81FF80F803FE3FC01880000000000000000001FC017FFFFFFFFF28020000000000000020000000000000FFFFF0001FC003FF81FF80F803FE3FC01900000000000000000003FC01FFFFFFFFFF18000000020000000040200000000000FFFFE0001FC003F";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "007801FE1FE00E059F4FF03F00FFE8000209FF00007FFF600000400001C00000800001C7FFFFFFFFFFF00001FE001FFF07FF807C01FE1FE00C06CF27F03F00FFE0000015FF0001FFFF60000000000080000080001807FFFFFFFFFFF80000FE000FFF03FF807C01FE1FE00600FF17F01F00FFD0000005FF0001FFFFE0040020000300000080000007FFFFFFFFFFFC0000FE000FFF83FF803C00FE0FE00600FF17F83F00FFC0000105FF0001FFFF30040000000010000040001003FFFFFFFFFFFC00007F0007FF83FFC03E00FF0FE006007F9FF81F00FFC0000005FF0001FFFF7002002000000C000040001003FFFFFFFFFFFF00007F0007FF81FFC03E00FF0FF0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "0601FF07F81F00FFA0000105FF0000FFFFD0000020000802000040001003FFFFE3FFFFFF00003F8003FFC1FFC03E00FF0FF00701EF83F81F00FFF8000185FF0001FFFF90020010000001800020000803FFFE007FFFFF80003FC003FFC1FFC03E007F0FF007019F0BF81F00FFE8000085FF0003FFFF80000000000000800020000807FFE0001FFFFFC0001FC001FFE0FFE01E007F0FF003003F87F81F80FFC0000091FE0003FFFFA8000010000800000020000807FF00000FFFFFC0001FC001FFE0FFE01E007F87F003007F83F81F80FF84000021FF0001FFFFC801000000000030000000000FF8000007FFFFF0000FE000FFE07FE01F007F87F803007F01F81F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "80FF84000105FE0003FFFFD8018008001000080010000007C0000003FFFFF0000FE000FFF07FE01F007F87F803007F85F81F80FFC4000001FE0007FFFFC000800000000006000000200E00000001FFFFF80007F0007FF07FF00F007F87F803007F87F80F80FF40000139FE0003FFFFE000800800100001000800200800000000FFFFFC0003F0007FF83FF00F007FC7F803003F01F80F80FF00000085FE0007FFFFF000C008002000008008000000000000007FFFFE0003F8003FF83FF00F003FC3F801803F81F81F80FE84000011FE0007FFFFE4000004000000006004001010000000003FFFFF0003F8003FF83FF00F803FC3F801803F07FC1F80FE04000013";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "FE0007FFFFE8006004000000001004000010000000001FFFFF0001FC001FFC1FF80F803FC3FC01803F03F80F80FB0000001DFE000FFFFFEC00D800000000000800000010000000001FFFFF8001FC001FFC1FF80F803FC3F801803F01FC0B80F200000019FE001FFFFFFA00C001000000000602000000000000000FFFFFC000FE000FFC1FF807803FC3FC01803F81F80B00E004000089FC000FFFFFF40004000000000001020000000000000007FFFFE000FE000FFE0FF80F803FE3FC01803F80FC1D20F00400002FFC000FFFFFF20041008040000000810000000000000007FFFFE000FF0007FC0FF807803FE3FC01803F81CC0C2000027000ABFC000FFFFFF9";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "F81FF80F803FE3FC01900000000000000000007F800FFFFFFFFFFD4000000000000000080000000000001FFFFE0001FC003FF81FF80F803FE3FC0380000000000000000000BF803FFFFFFFFFFC6000000010000000080180000000003FFFFE0001F8003FF81FF80F803FE3FC02E00000000000000000003F803FFFFFFFFFFEE000000000000000080040000000003FFFFC0001F8003FF81FF80F803FE7FC01200000000000000000007F007FFFFFFFFFFE0008000008000000100060000000007FFFFC0003F8003FF81FF80F003FC7FC0100000000000000000000FF003FFFFFFFFFFE28000000000000000000F800000007FFFFF80003F8007FF01FF01F007F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "C7FC01C0000000000000000000FF007FFFFFFFFFFE08040000060000002000FC0012FFFFFFFFF80003F8007FF81FF01F007FC7F803000000000000000000007E007FFFFFFFFFFE880000000000000010007FFFEFFFFFFFFFF80003F8007FF83FF01F007FC7FC0100000000000000000000FE01FFFFFFFFFFFF100200000000000010003FFFFFFFFFFFFFF00003F8007FF03FF01F007FC7FC0480000000000000000000FE00FFFFFFFFFFFF440100000080000000003FFFFFFFFFFFFFF00003F8007FF83FF01F007F87F806000000000000000000007C01FFFFFFFFFFFF820080000080000020003FFFFFFFFFFFFFE00003F0007FF03FE01F007F8FF807000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "000000000000007C01FFFFFFFFFFFF8600000000400001E0007FFFFFFFFFFFFFE00003F0007FF03FE03E00FF8FF80500000000000000000000FC03FFFFFFFFFFFFE300C000004000000000FFFFFFFFFFFFFFC00003F0007FF03FE03E00FF8FF80C000000000000000000017807FFFFFFFFFFFFF100000000A0000000007FFFFFFFFFFFFFC00003F0007FF07FE03E00FF8FF80500000000000000000001F807FFFFFFFFFFFFE8E02000001000004001FFFFFFFFFFFFFFC00007F000FFF07FC03E00FF1FF00B00000000000000000000F00FFFFFFFFFFFFFF0200020004800002001FFFFFFFFFFFFFF800007F000FFF07FC07E00FF1FF00C800000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "00F01FFFFFFFFFFFFFF0501008004C00003003FFFFFFFFFFFFFF800007F000FFF0FF807C01FF1FF01C00000000000000000003F00FFFFFFFFFFFFFF8301023804000001002FFFFFFFFFFFFFF800007F000FFE0FF807C01FF1FF06E00000000000000000005E01FFFFFFFFFFFFFFA080420C000000008017FFFFFFFFFFFFF000007E000FFF0FF807C01FE3FF0D00000000000000000000FE03FFFFFFFFFFFFFFC0800006040000000013FFFFFFFFFFFFF000007E000FFE0FF807803FE3FE01000000000000000000007C03FFFFFFFFFFFFFFE0402087C00000004001FFFFFFFFFFFFE00000FE001FFE1FF00F803FC3FE0800000000000000000000FC07FFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N48
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout )))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y29_N3
cyclonev_lcell_comb \image_controller|mux3|z[2]~29 (
// Equation(s):
// \image_controller|mux3|z[2]~29_combout  = ( \image_controller|mux3|z[0]~15_combout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ) ) ) ) # ( !\image_controller|mux3|z[0]~15_combout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|mux3|z[0]~15_combout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datae(!\image_controller|mux3|z[0]~15_combout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~29 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~29 .lut_mask = 64'h000000FFF0F0F0FF;
defparam \image_controller|mux3|z[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8ED4C26CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D800006B400A5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA000000013C00005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88000000002030000011FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD800000000010020000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF500000000000280200000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000000060260000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000003601200000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88000000000000010004400000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC000000000000000800240000000037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000000001E8002100000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100000000000000020000198000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000004000001000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000000004000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "000001000000000E000007FFE000000000001FFFFFFFFFFFFFFFFFFFFFF640BFFE001FF800000007FFFF80000000000000000000001001000007000007FFF000000000003FFFFFFFFFFFFFFFFFFFFFE000FFFC007FC000000FFFFFFFFFC06000000000000000000001000003C00001FFF8000000000017FFFFFFFFFFFFFFFFFFFFE8017FF801FE000007FFFFFFFFFFFF4000000000000000000800000000E00000FFFC000000000007FFFFFFFFFFFFFFFFFFFFF000FFE00FF800007FFFFFFFFFFFFF8000000000000000000401480000F000003FFE000000000003FFFFFFFFFFFFFFFFFFFFD200FFC03FE0000FFFFFFFFFFFFFFEC00000000000000000040380";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00007800001FFF000000000003FFFFFFFFFFFFFFFFFFFF8203FF007F00007FFFFFFFFFFFFFFE00000000000000000000080400003E00000FFF800000000000FFFFFFFFFFFFFFFFFFFF8403FE01FC0003FFFFFFFFFFFFFFFF00000000000000000002080000001F000007FFC00000000001FFFFFFFFFFFFFFFFFFFE4401F807F8001FFFFFFFEC8217FFFE000000000000000000020004E0003F800003FFE00000000000FFFFFFFFFFFFFFFFFFFC0807F00FC000FFFFFFC000000007FC00000000000000000002600530001FE00001FFF00000000000BFFFFFFFFFFFFFFFFFFC000FE03F8007FFFFF0000000000000000000000000000000010002000007F00000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFF800000000003FFFFFFFFFFFFFFFFFFE204F807C001FFFFE0000000000000000000000000000000000000004000FF800007FFC00000000003FFFFFFFFFFFFFFFFFF0CA9F01FC007FFFE000000000000000000000000000000000000000060003FC00007FFE00000000002FFFFFFFFFFFFFFFFFF9040E07E001FFFE00000DFFFFFFA010000000000000000000000000000003FE00001FFE00000000001FFFFFFFFFFFFFFFFFF2001C0F8007FFF00001FFFFFFFFFF90000000000000000000000000000001FF00000FFF800000000007FFFFFFFFFFFFFFFFF000381F001FFFC0007FFFFFFFFFFFA00000000000000000000000000080017F80000FFF80000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "000BFFFFFFFFFFFFFFFFE200107C007FFC000FFFFFFFFFFFFF800000000000000000000000000040007FC00003FFC00000000003FFFFFFFFFFFFFFFFA20020F801FFF0007FFFFFFFFFFFFFC00000000000000000000000000000003FE00001FFE00000000003FFFFFFFFFFFFFFFF420081E003FFC003FFFFFFFFFFFFFE800000000000000000000000000040002FF00001FFF00000000000FFFFFFFFFFFFFFFF400087C00FFE001FFFFFFFE43C7FFE0000000000000000000000000000000017F80000FFF80000000001FFFFFFFFFFFFFFFE00000F003FF800FFFFFF800000007F000000000000000000000000000000000FFC00007FFC0000000000FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "000FF80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FE00000007FFFFFFFFFFE000004030000021FFF00000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F8000000FFFFFFFFFFFFFF04000020000001FFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE000003FFFFFFFFFFFFFFFF8007020000018FFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFC00100C0000083FFFC0000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00001FFFFFFFFFFFFFFFFFFC0010020000303FFFF0000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F80001FFFFFFFFFFFFFFFFFFF80010001000003FFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5F00007FFFFFFFD0003FFFFFFC00016000800200FFFFF000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE0003FFFFFF0000000001FFF4000000006002803FFFF8000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF970001FFFFFC0000000000007C8000010003080C00FFFFE000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E0007FFFFC00000000000000200000100010C04103FFFF80000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5C003FFFF00000000000000018000000080058A2100FFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB000FFFF800003FFFFFFFC01B8000000440080030803FFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9E003FFFC0007FFFFFFFFFFFD40000000000000000800FFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1000FFFE000FFFFFFFFFFFFFC000000000000000000003FFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82003FFF000FFFFFFFFFFFFFFA000000000000400040000FFFF800000000000007FFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF8000FFF800FFFFFFFFFFFFFFFC0000000000000000600007FFFE00000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8003FFE007FFFFFFFFFFFFFFF80000000000004000400001FFFF000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD680FFF007FFFFFFFFFFFFFFFF800000000028100002200007FFFC0000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8501FFE03FFFFFFFFFFFFFFFFF000000000016900002300003FFFE00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4A07FF80FFFFFFFFFFFFFFFFFC000000000010000001100000FFFF00000000000000FFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFE320FFC07FFFFFFFFFFFFFFFFFC0000000000000000008800003FFFC0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FF01FFFFFFFFFFFFFFFFFFC0000000000100000000A00001FFFE00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C8FFE0FFFFFFFFFFFFFFFFFFFE00000000001000000042000007FFF80000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA11FF01FFFFFFFFFE0000005FF800000000001000000030400001FFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE333FE0FFFFFFFFE00000000003C00000000001800000010200001FFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "6FF81FFFFFFFC0000000000008000000000000000000201800003FFF80000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC05FE07FFFFFF800000000000008000000000002000000200100001FFFC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FC1FFFFFF0000000000000008000000000000000000300000000FFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF887F07FFFFF800000000000000000000000000000000001C00200003FFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC2FE0FFFFF8000000000000000000000000000000000000E00100001FFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFD03F87FFFFE0000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000FFFE000100000000000001800000A00000000FFFE0000000000005FFFFFFFFFFFFFFFFFFFFFFFFFF243F0FFFFF00000007FFFFFFFF83000000000000008000000000600003FFF0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFE48FE3FFFFC000007FFFFFFFFFFFE000000000000000000000000200001FFFC000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF10787FFFE00000FFFFFFFFFFFFFC0000000000000040000000001000007FFE000000000000FFFFFFFFFFFFFFFFFFFFFFFFFDB0F0FFFF80000FFFFFFF79FFFFFC0000000000000000000000000800003FFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFF21E3FFFE00007FFFF800000001F";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "C0000000000000040000000000400003FFF8000000000001FFFFFFFFFFFFFFFFFFFFFFFF00387FFF80007FFFC0000000000060000000000000040000040000000000FFFC000000000003FFFFFFFFFFFFFFFFFFFFFFFFC831FFFE0003FFF0000000000000000000000000000040000200002000007FFE000000000000FFFFFFFFFFFFFFFFFFFFFFFD9803FFF8001FFF00000000000000000000000000000024000000003000001FFF0000000000003FFFFFFFFFFFFFFFFFFFFFFF104FFFE000FFE800000000000000000000000000000005000400001800001FFFC000000000003FFFFFFFFFFFFFFFFFFFFFFC004FFFC007FF0000000000000000200000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFE0000001FFFFFD00002000004C000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400003FFFFFFFFF800300000040000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20000FFFFFFFFFFFFE0180000240000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8000FFFFFFFFFFFFFFD360000130000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6001FFFFFFFFFFFFFFFC0200000800000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFE001FFFFFFFFFFFFFFFFC0000000C80000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFF002000002C00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFEC020000024000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF403FFFFFFFFF7EFFFFFFE1000000010000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFFF000000007FFE0C000000080000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "FE000000000000F805100000080000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD83FFFFC000000000000002007000000100000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF8000000000000001C006000000400000000000000005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF8000000000000000100020000000800000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0FFFC0000000000000000300020000004C00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF000000000000000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00200000000004400000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0000000000000000000000400000043800000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF00000000000000000004001000000047E00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFC000000000000000000000025E0000041F80000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF800000000000000000000000800000003FE00000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF8000000003FFFFFFE00000000010000";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N24
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout )))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout )) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout )))) ) ) ) # ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ))))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N0
cyclonev_lcell_comb \image_controller|mux3|z[2]~30 (
// Equation(s):
// \image_controller|mux3|z[2]~30_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~17_combout ) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~17_combout  ) ) )

	.dataa(!\image_controller|mux3|z[0]~17_combout ),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~30 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~30 .lut_mask = 64'h00005555CCCCDDDD;
defparam \image_controller|mux3|z[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N18
cyclonev_lcell_comb \image_controller|mux3|z[2]~31 (
// Equation(s):
// \image_controller|mux3|z[2]~31_combout  = ( \image_controller|mux3|z[2]~29_combout  & ( \image_controller|mux3|z[2]~30_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[2]~29_combout  & ( \image_controller|mux3|z[2]~30_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[2]~29_combout  & ( !\image_controller|mux3|z[2]~30_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~10_combout ),
	.datab(!\image_controller|mux3|z[2]~11_combout ),
	.datac(!\image_controller|mux3|z[2]~13_combout ),
	.datad(!\image_controller|mux3|z[2]~5_combout ),
	.datae(!\image_controller|mux3|z[2]~29_combout ),
	.dataf(!\image_controller|mux3|z[2]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~31 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~31 .lut_mask = 64'h0000004C3333337F;
defparam \image_controller|mux3|z[2]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N15
cyclonev_lcell_comb \CPU|rf|rf~15 (
// Equation(s):
// \CPU|rf|rf~15_combout  = ( \image_controller|mux3|z[2]~28_combout  & ( \image_controller|mux3|z[2]~31_combout  & ( (\reset~input_o  & ((!\CPU|mux1|z[3]~6_combout  & (\CPU|mux1|z[2]~10_combout )) # (\CPU|mux1|z[3]~6_combout  & ((!\CPU|mux1|z[3]~8_combout 
// ))))) ) ) ) # ( !\image_controller|mux3|z[2]~28_combout  & ( \image_controller|mux3|z[2]~31_combout  & ( (\reset~input_o  & ((!\CPU|mux1|z[3]~6_combout  & (\CPU|mux1|z[2]~10_combout )) # (\CPU|mux1|z[3]~6_combout  & ((!\CPU|mux1|z[3]~8_combout ))))) ) ) ) 
// # ( \image_controller|mux3|z[2]~28_combout  & ( !\image_controller|mux3|z[2]~31_combout  & ( (\reset~input_o  & ((!\CPU|mux1|z[3]~6_combout  & (\CPU|mux1|z[2]~10_combout )) # (\CPU|mux1|z[3]~6_combout  & ((!\CPU|mux1|z[3]~8_combout ))))) ) ) ) # ( 
// !\image_controller|mux3|z[2]~28_combout  & ( !\image_controller|mux3|z[2]~31_combout  & ( (\reset~input_o  & (!\CPU|mux1|z[3]~6_combout  & \CPU|mux1|z[2]~10_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\CPU|mux1|z[3]~6_combout ),
	.datac(!\CPU|mux1|z[2]~10_combout ),
	.datad(!\CPU|mux1|z[3]~8_combout ),
	.datae(!\image_controller|mux3|z[2]~28_combout ),
	.dataf(!\image_controller|mux3|z[2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~15 .extended_lut = "off";
defparam \CPU|rf|rf~15 .lut_mask = 64'h0404150415041504;
defparam \CPU|rf|rf~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y26_N11
dffeas \CPU|rf|rf[10][2] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[10][2] .is_wysiwyg = "true";
defparam \CPU|rf|rf[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N6
cyclonev_lcell_comb \CPU|mux3|z[2]~75 (
// Equation(s):
// \CPU|mux3|z[2]~75_combout  = ( \CPU|mux3|z[7]~6_combout  & ( \CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[10][2]~q  ) ) ) # ( !\CPU|mux3|z[7]~6_combout  & ( \CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[8][2]~q  ) ) ) # ( \CPU|mux3|z[7]~6_combout  & ( 
// !\CPU|mux3|z[7]~5_combout  & ( \CPU|rf|rf[9][2]~q  ) ) )

	.dataa(gnd),
	.datab(!\CPU|rf|rf[10][2]~q ),
	.datac(!\CPU|rf|rf[8][2]~q ),
	.datad(!\CPU|rf|rf[9][2]~q ),
	.datae(!\CPU|mux3|z[7]~6_combout ),
	.dataf(!\CPU|mux3|z[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[2]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[2]~75 .extended_lut = "off";
defparam \CPU|mux3|z[2]~75 .lut_mask = 64'h000000FF0F0F3333;
defparam \CPU|mux3|z[2]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N33
cyclonev_lcell_comb \CPU|mux3|z[2]~77 (
// Equation(s):
// \CPU|mux3|z[2]~77_combout  = ( \CPU|rf|rf[5][2]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout ) # (\CPU|rf|rf[7][2]~q ) ) ) ) # ( !\CPU|rf|rf[5][2]~q  & ( \CPU|mux_reg1|z[0]~1_combout  & ( (\CPU|rf|rf[7][2]~q  & 
// \CPU|mux_reg1|z[1]~0_combout ) ) ) ) # ( \CPU|rf|rf[5][2]~q  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[4][2]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[6][2]~q ))) ) ) ) # ( !\CPU|rf|rf[5][2]~q  & ( 
// !\CPU|mux_reg1|z[0]~1_combout  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[4][2]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[6][2]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[4][2]~q ),
	.datab(!\CPU|rf|rf[7][2]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[6][2]~q ),
	.datae(!\CPU|rf|rf[5][2]~q ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[2]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[2]~77 .extended_lut = "off";
defparam \CPU|mux3|z[2]~77 .lut_mask = 64'h505F505F0303F3F3;
defparam \CPU|mux3|z[2]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N15
cyclonev_lcell_comb \CPU|mux3|z[2]~76 (
// Equation(s):
// \CPU|mux3|z[2]~76_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[3][2]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[1][2]~q  ) ) ) # ( 
// \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[2][2]~q  ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|mux_reg1|z[0]~1_combout  & ( \CPU|rf|rf[0][2]~q  ) ) )

	.dataa(!\CPU|rf|rf[0][2]~q ),
	.datab(!\CPU|rf|rf[1][2]~q ),
	.datac(!\CPU|rf|rf[2][2]~q ),
	.datad(!\CPU|rf|rf[3][2]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|mux_reg1|z[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[2]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[2]~76 .extended_lut = "off";
defparam \CPU|mux3|z[2]~76 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU|mux3|z[2]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N54
cyclonev_lcell_comb \CPU|mux3|z[2]~133 (
// Equation(s):
// \CPU|mux3|z[2]~133_combout  = ( !\CPU|mux3|z[7]~3_combout  & ( (!\CPU|decode|mov_src~2_combout  & ((!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[2]~76_combout )) # (\CPU|mux3|z[7]~0_combout  & (((\CPU|ff|q [2])))))) ) ) # ( \CPU|mux3|z[7]~3_combout  & ( 
// (!\CPU|decode|mov_src~2_combout  & ((!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[2]~77_combout )))) # (\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[2]~75_combout )))) ) )

	.dataa(!\CPU|decode|mov_src~2_combout ),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[2]~75_combout ),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|mux3|z[7]~3_combout ),
	.dataf(!\CPU|mux3|z[2]~77_combout ),
	.datag(!\CPU|mux3|z[2]~76_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[2]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[2]~133 .extended_lut = "on";
defparam \CPU|mux3|z[2]~133 .lut_mask = 64'h082A0202082A8A8A;
defparam \CPU|mux3|z[2]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \CPU|alu|arithmetic|mul|s [23] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout )) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [23] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout  & !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout )))) # (\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|mul|s [22])) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|mul|s [22]),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[23].f|s~combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|mul|s [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'hE444E444A000A000;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N57
cyclonev_lcell_comb \comb~12 (
// Equation(s):
// \comb~12_combout  = ( \deco|LessThan3~8_combout  & ( (\deco|LessThan1~4_combout  & ((\comb~4_combout ) # (\CPU|alu|mux0|mux2|z[13]~7_combout ))) ) ) # ( !\deco|LessThan3~8_combout  & ( (\CPU|alu|mux0|mux2|z[13]~7_combout  & \deco|LessThan1~4_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\comb~4_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\deco|LessThan3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~12 .extended_lut = "off";
defparam \comb~12 .lut_mask = 64'h00330033003F003F;
defparam \comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \CPU|rf|rf~16 (
// Equation(s):
// \CPU|rf|rf~16_combout  = ( \CPU|alu|mux0|mux2|z[1]~12_combout  & ( \deco|LessThan3~7_combout  & ( (!\mem_read~combout ) # ((!\mux1|z[9]~0_combout  & !\deco|LessThan0~3_combout )) ) ) ) # ( !\CPU|alu|mux0|mux2|z[1]~12_combout  & ( \deco|LessThan3~7_combout 
//  & ( (!\mux1|z[9]~0_combout  & (\mem_read~combout  & !\deco|LessThan0~3_combout )) ) ) ) # ( \CPU|alu|mux0|mux2|z[1]~12_combout  & ( !\deco|LessThan3~7_combout  & ( (!\mem_read~combout ) # ((!\mux1|z[9]~0_combout  & (!\deco|LessThan1~4_combout  & 
// !\deco|LessThan0~3_combout ))) ) ) ) # ( !\CPU|alu|mux0|mux2|z[1]~12_combout  & ( !\deco|LessThan3~7_combout  & ( (!\mux1|z[9]~0_combout  & (\mem_read~combout  & (!\deco|LessThan1~4_combout  & !\deco|LessThan0~3_combout ))) ) ) )

	.dataa(!\mux1|z[9]~0_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan1~4_combout ),
	.datad(!\deco|LessThan0~3_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.dataf(!\deco|LessThan3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~16 .extended_lut = "off";
defparam \CPU|rf|rf~16 .lut_mask = 64'h2000ECCC2200EECC;
defparam \CPU|rf|rf~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FA0004010000002A000024403B87FFFFFE7FFFC007FC03DFE03F07F601C1FF0F83BE1F83B81C7EE01200C007F01FFBFFFFFFF2000400000000200200F195E4FFFFFFFFDFFFF001FE01FFF81F83FF81E0AF87C3DE0FC3FC1C3EF851000003F00FFBFFFFFFF00000020000010002004200AFFFFFFFFFFBFFFE007F80FFF80FC1FB80F07783C1DE0FC1";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "DC1C7FF880000033F80FFBFFFFFFF800040400004000000001007FFFFFFFFFFE7FFF003FC07DFC0FC0FDC0707FC3C1FF07C1DC0C3F7C8000001BF00FFBFFFFFFF1010800000024000400000377FFFFE1FFFFDFFF800FE01EFE03E0FEE0787BE3E0EF07E1FC0E1FFD11000003F80FFFFFFFFFF901801A00000000040001807DFFFC003FFFE3FFE007F00F7F03F07EE0383BE1E0EF87E0EE061FBE01000003F80FFFFFFFFFF00000020000000004000000A5FF00000FFFFCFFF803F80FBFC1F07FF03C1DF1E07E83F0EE071FBE00000005F80FFDFFFFFFF8001002000004000400000063E0000803FFFF3FFC01FE03DFC0F83F781C1EF0F07600F0EF071FBEB300";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "0002F807FDFFFFEFF800000200002C00040000000000006000FFFFEFFF00FE03EFE0FC1FBC1E1CF6F93E087077030FFE200000007807FDFFFFFFF9001008000028001800004000000000000FFFF9FF807F00FBF07C0FFC0E0D62793E1C386F830FFE40000000F807FDFFFFEFF100A0000000208018000000010000000003FFFCFFC03F807FF83E0FDE0F07787A0003B83B838FDF0094C0001C07FDFFFFFFF8000000000020C0300000000000003FF800FFFFBFF00FC07EFC3F07DF07075C3D000CFC3B8387FF007090003C07FFFFFFFFF800400C0000008020000030000007BFFF001FFFEFF807E03F7E1F07EF8383BC3CA008FC3BC187FC007860000C07FFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "FFEFF000400000000040200000000100FF3FFFE003FFFBFC07F03FBF0F83F783C3BC1C70407C3FC1C7EE00F860001C03FFFFFFFFF10040000008002040000004011FFFFFFFF800FFFCFE01F80FDF8781F7C1C1DE1E00447E1DC1C3EE02F870000403FEFFFFFFF1000002005000008000064400FFFFBEFFFF003FFF7F00FC07EF87C1FFC1E1DF1F1C3076BDC0C3EE01F868000403FEFFFFEFF9004000011600100000000000FFFFFF7FFF8007FFBF807E07F7C3E0FBE1E1EF0F0520773FE0C3FD01F878000403FEFFFFEFF0000003020000090002200187FFFFFC7FFFE001FFDFC07E03F7C3E0FFE0E1EF0F0378001EE0E3F403F870000203FEFFFFFFF1000000";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "07DF078F7C3C1BC3C1400000000000000000003F7FEFFFFFFFFFF9C00000001000000000017FFFFFFFFFFFF001FFC1FBF03F07DF070F7C3C1BC3C3600000000000000000007F7FFFFFFFFFFFF820100000000000000001BFFFFFFFFFFFF001FF81FFF03F07DF070F7C3C1BC380E00000000000000000003F7FFFFFFFFFFFFE400000000800000008005FFFFFFFFFBFE003FF81FFE03F07DF070F7C3C1F83C320000000000000000000BFFFFFFFFFFFFFFE60000000000000001000EFFFFFFFFE7FE003FF83FFF03F07DE070FFC3C3FC381000000000000000000007EFFBFFFFFFFFFFC200400000400000000007BFFFFD007FFC007FF83FFE07F0FDE0F1FFC7C";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "37838340000000000000000000FEFFFFFFFFFFFFFF18000000060000002000FCF002FFFFFFC007FF03F7E07E07DE0F1FF87837878100000000000000000000FFFFFFFFFFFFFFFE800000000200000000007FFFEFFFFFFFC007FF03F7E07F07FE0F1FF878378380000000000000000000007DFFFFFFFFFFFFFF000200000100000010003FFFFFFFFFFF800FFE03F7E07E0FBE0E1EF878378385800000000000000000007DFFFFFFFFFFFFFF480000000000000000003FFFFFFFFFFF800FFE03F7E07E07BE0E1EF87877878600000000000000000000FFFEFFFFFFFFFFFF860080000000000020003FFFFFFFFFFF801FFE03FFE07E0FBE1E1EF8706F8702000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "000000000000007BFDFFFFFFFFFFFFE000800000400001E0005FFFFFFFFFFF001FFC03FFE07E0FBE1E3FF8F07F070C000000000000000000007BF9FFFFFFFFFFFFC100C00000C0000000008FFFFFFFFFFF003FFC03EFC07E0FBC1E3FF8F06F0704000000000000000000007FFFFFFFFFFFFFFFF180400000000000000007FFFFFFFFFE003FF803FFC07E0FFC1C3DF8F06F070800000000000000000000F7F7FFFFFFFFFFFFF840200000000000000003FFFFFFFFFE003FF807EFC0FC0F7C3C3DF8E0FE0F0F80000000000000000001FFFFFFFFFFFFFFFFF820101000480000000000FFFFFFFFFC007FF807EFC0FE0F7C3C7DF8E0FE0E0C800000000000000000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "03EFFFFFFFFFFFFFFFF4500004004800003002007FFFFFFFFC007FF007EFC0FC0FF87C7FF1E0DE0E3C00000000000000000003EFEFFFFFFFFFFFFFFC281805804200001003003FFFFFFFFC007FF007EFC0FC1FF87C7BF1E0DE0E4200000000000000000007DFFFFFFFFFFFFFFFFA280433204100000000803FFFFFFFF800FFE007FF80FC0EF8787BF1E1BE0E0000000000000000000007DFDFFFFFFFFFFFFFFE100013900080000001C01FFFFFFFF800FFE007FFC0F81EF0787FF3C1FC1E1000000000000000000007BFFFFFFFFFFFFFFFFE1C02098C2040000001E007FFFFFD0001FFC00FDF81F81FF0F0FFE3C3BC1E8000000000000000000007BFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "1400000100140000C1FFFF800FFFF8007FEFE07F03FBE1F07DE0F0EF8F837C4006E0E1F403F870000203FEFFFFFFF9001001200000100000000021FFF00000FFFE000FFFE03F01FBE0F07DE070F78781BC244FE061F803FC38000203FEFFFFEFFC001000C00000200020000001FF0000003FFF0007F7E03F80FBE0F83EF078778781BA180FF071F803FC38000201FEFFFFEFFC001000C00000200000000000C00000000FFF8003FBF01FC0FDF0783EF07873C381BE15037071F00FFC38000401FEFFFFDFFC8008004000020000000000010000000007FFC003FBF01FC0FDF07C1FF0383BC3C0FE0E0370B1F013FC38000203FEFFFFFFFC000800400006000010";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "0000000000000003FFE001FBF80FC07FF03C1F783C3FC3C0D20F463890F663FC38000201FEFFFFFFF8000000400004000000000001000007C001FFF001FDFC0FE07EF83E0F781C3FE1C0DE0FE0787CFBE3FC3C000201FEFFFFDFFC80080040000400000000000000001FE000FFF800FFFC07E03EF81E0FBC1E1DE1E0FE07D8103AFBE3FE38000201FEFFFFFFFE0000004000040000000000008001FFE0007FFC00FEFC07F03FF81F07BC1E1DF1E06707C80004FFF1FE3C000701FEFFFFDFFC000000400004000000000000000FFFF8007FFE007FFE03F01F7C0F07FC0E1EF0E06607C70440FFE1FE1C000601FEFFFFDFFE00080000000000000000000040FFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "F8001FFF007F7F03F81F7C0707FC0E0EF0F06F87E38104FFE1FE1C000601FFFFFFBFFE8008004000000000040000000FFFFFFC000FFF803FFF01F80FFE0783DE0F0EF0F03FA7E340387DF1FE1C000601FFFFFFBFFE0004000000040000000000007FFFFFFE000FFF801FBF00FC0FBE0383FE070778783793E3DE9C7DF1FE1C000601FFFFFFBFFC8000004000000000000000001FFFFFFF0007FFC01FFF80FC0FFE03C1EE070F787837B3E1FC1C7DF1FF1C000001FFFFFFBFFF4000004000000000000000001FFFFFFF0003FFE00FDF80FE07DF03C1EF0787787837C3E1FE1C7FF1FF10000001FFFFFFBFFF0000004000000000000000001FFFFFFF8003FFF00F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "FFC07E07FF03C1EF0387BC781FC391FC0C3FF1FF10000019FFFFFFBFFE0000000000020000000000003FFFFFFFC000FFF007EFC07F03EF01E0FF03C3BC381BD191EE0E3FF9FF10000011FFFFFF7FFF0004000000000000020000002FFFFFFFE0007FF803FFE03F03EF81E0F783C3BC3C1BD1C1EE0E3FF1FF18000021FEFFFFFFFE40000040000100000100000017FFFFFFF0007FFC03F7E03F83EF80F0F781C3FC3C0BC1C9EE0E3EF0FF10000229FEFFFF7FFF40000000000100000000000007FFFFFFF8003FFC03F7F01F81FFC0F077C1C3FE3C0BC1C0EE0E3EF0FF10000009FFFFFFFFFE20000000000100000100000007FFFFFFFC001FFE01FBF01FC1F7C0";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "F07FC1C1DE1E0DC530AE0E3EF8FF08000011FEFFFF7FFFE00000400000000000800001C3FFFFFFFC000FFF01FDF81FC0FFC0707BC1E1DE1E0FC4C8D60E3FF8FF00000001FEFFFFFFFFE0040040000180000000001803FFFFFFFE0007FF80FDFC0FE0FBE0787BC1E1DF1E05E2F8870E1EF8FF20000111FEFFFFFFFFC0000020000120000080000003FFFFFFFF8003FF80FDFC0FE07FE0783FE0F1EF1E05E0F807073EF8FF20000011FEFFFFFFFF70000000000010000040001007FFFFFFFF8003FFC07EFE07E07FE0383DE0F0EF1E07E07817071FF8FF20000015FEFFFEFFFFA0020020000400000000001003FFFFFFFFC000FFC07EFE07F07DE03C3DF0F0EF0F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "05F0F80F061FF8FF00000111FEFFFEFFFFF0000000000802000040001003FFFFE3FFE000FFE03F7E03F03DF03C3DF0F0EF0F06E1E883071FF8FF38000181FEFFFFFFFFE0020000000801000020000803FFFE3F7FF0007FF03FBF03F83FF03C3FF070FF8F06E10887071FF8FF08000011FEFFFFFFFF80000000000800000000000807FFE3FF9FF0003FF01FBF01F81EF01C1FF070FF8F02F0BC83071F78FF44000031FFFFFDFFFFC8000010000000400020000807FF3FFFEFF8003FF81FFF81FC1FF81E1FF878778F02F07C01071F78FF44000005FEFFFFFFFFC800001000000030000000000FF9FFFFF7FC000FFC0FDFC0FC1F781E1EF878778782F07C03071F";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "78FF04000115FFFFFFFFFFD8018000000000000000000007CFFFFFFFFE000FFC0FFFC0FE0F7C1E1EF878778782F07C87071F78FF00000121FFFFFBFFFFE000000000100002000000200EFFFFFFFDFF0007FE07EFC07E0FFC0E0EF87C7F8783F07C81870F78FF0000000DFFFFFBFFFFC0000008000000000008002003FFFFFFFEFF8003FE03FFE07E07BC0E0FF87C37C783F03C03870F78FF00000019FDFFFFFFFFF800C00000200000000800000FFFFFFFFF7FC001FF03F7E03F07FE0F0FFC3C3BC781703C83871F78FE00000085FDFFF7FFFFF000000400200000600400101FFFFFFFFFBFC000FF03F7F03F07FE0F0F7C3C3BC781703E03831F78FC04000093";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "FDFFFFFFFFE000000400200000100000001FFFFFFFFFDFE000FF81FBF01F83DE070F7C3C3BC381703C83870F78FD0000001BFDFFFFFFFFE400980000000000000000001FFFFFFFFFFFF0007F81FFF01F83DF070F7C3C3BC781783C85830B78FE00000009FDFFE7FFFFF000C40100400000060200000FFFFFFFFFEFF8003FC0FDF80F83FF07077C3C3BC381783C01870AB8E004000021FFFFEFFFFFF600400100000000010200000FFFFFFFFFF7FC001FC0FDFC0FC1EF070F7C3E1BC381783E80831B78E0040000AFFFFFEFFFFFF000400080400000008100000FFFFFFFFFFFFE001FE0FEFC07C3EF07077E3E1BC3C1F83C4183081CC00200008BFFFFFFFFFFFA";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00200080000000002300000FFFFFFFFFFBFF000FE07FFC07C3EF070F7E3E1BC3C1783C41930C240000100083FBFFFFFFFFF800200040000000001000040FFFFFFFFFFBFF8007F03FFC07C3EF03077C3E1FC3C1F83C408B0702000100000BFBFFDFFFFFFE00001840800000000400701FFFFFFFFFFFFF8003F07EFC0FC3EF07877C1E1BC3C1783E4000590000018000277BFFFFFFFFFE80100C61000000000202001FFFFFFFFFFDFFC003E07EFC0FC3EF0787FE3E1FC3C1F83E400040000000100007FFFFBFFFFFFC00000243000000000080001FFFFFFFFFFDFFE003E07EFC0FC3EF0387FE1E0FE3C1F83E000000000000100017FFFFFFFFFFFD000801C00000";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000042003FFFFFF01FFFFFC007F07EFC0FC3EF0787FE1E1DC3C1F83E800000000000100037FFFFBFFFFFFE20480040400000000010001FFFFF801FFFFFC007F07EFC0FC3EF0387FE3E1FC3C0F83E000000000000000197F7FFFFFFFFFE81800000180000000005001FBFFF000FFFFF8007E07FF80FC3EF0387FE1E1FC3C1F83E800000000000000027F7FFFFFFFFFFB30400000C000000000100BFB3F8001FFEFF800FF0FDFC0FC3EF0387FE1E1FC3C1F83F00000000000000011FFFFE7FFFFFFFFC040000040000000000001DE7C0001FFFFF800FE07FF81FC3EF0787BE1E1DC3C1F83C00000000000000C15FEFFFFFFFFFFF680200000000000000008079";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "EE4000FFFFFF000FE0FDF81F83EF0387FE1E1DC3C1B83E00000000000008780FEFFFFFFFFFFFC400000000000000000080FDFFFFFFFFFFFF001FE0FDF81F83EF038FFE1E1DE1C1B8340000000000000D002FEFFDFFFFFFFF9001000000000000000000FFFFFFFFFFFDFF003FE0FDF81F87EF0387FE1E1FE1C1F82000000000000000058FFFFDFFFFFFFFB600000000000000000041F9FFFFFFFFFDFE003FE0FDF81F87EF038FFE1E0DC1C1F86000000000000000042FDFFDFFFFFFFFE201000000000000000041FFFFFFFFFFFDFE003FE0FFF81F83EF078FFE1E1FC1C1F88000000000000000003FDFFFFFFFFFFFEA00800000800000000043FFFFFFFFFFFBFC";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "007FE0FFF01F87FF0387FC3E1BC3C1F98000000000000000001FDFFFFFFFFFFFE700400000400000000003FFFFFFFFFFFBFC007FE0FBF03F87FF038FFC3E1FC3C1F90000000000000000021FDFFBFFFFFFFFE600000000400000000081FFFFFFFFFFFFF800FFC0FFF03F87FF078FFC3E1FC1C1FC0000000000000000039FBFF7FFFFFFFFEA00400000400000000003FFFFFFFFFFF7F800FFC1FBF03F87FF078F7C3C1BC3C1740000000000000000001FBFFFFFFFFFFFFA80000000200000000203FFFFFFFFFFFFF800FFC1FBF03F07FF078F7C3C1BC3C1600000000000000000003FBFEFFFFFFFFFF080200000000000000401FFFFFFFFFFEFF001FFC1FBF03F";
// synopsys translate_on

// Location: LABCELL_X40_Y38_N6
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  
// & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \image_controller|mux3|z[1]~23 (
// Equation(s):
// \image_controller|mux3|z[1]~23_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & \image_controller|mux3|z[0]~15_combout )) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & \image_controller|mux3|z[0]~15_combout ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(!\image_controller|mux3|z[0]~15_combout ),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[1]~23 .extended_lut = "off";
defparam \image_controller|mux3|z[1]~23 .lut_mask = 64'h11111111F1F1F1F1;
defparam \image_controller|mux3|z[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "000000800200000DFF8007FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24040FE1FE7F8007FFFF800007FFFE000000000000000002001000004FFC007FFEFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFE80083FC7FBFC007FFF0000000003FE0000000000000000008000000003FE001FFF7FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE8008FF8FEFE007FF800000000000080000000000000000000000000011FF800FFFBFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFC0011FE7F3F803FF8000007F80000040000000000000000000031000018FF8003FFDFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFB0007FCFCFE01FF0000FFFFFFFF001C00000000000000000000128";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "000087FE001FFEFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFE0007F1FBF00FF8001FFFFFFFFFFF1000000000000000000000804000041FF000FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0401FE7EFC03FC007FFFFFFFFFFFFD000000000000000000020000000000FFC007FFBFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFC401F9FBF81FE00FFFFFEC8217FFFC0000000000000000000020002000207FC003FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0807F3F7C07F003FFFC1FFFFFE07FC00000000000000000002A0003000181FE001FFEFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFE9807E7CF81F807FFF1FFFFFFFFFF040000000000000000000100021400080FF800";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFF7FFFFFFFFFFDFFFFFFFFFFFFFFFFFFA20CF8FBC07E03FFE3FFFFFFFFFFFF800000000000000000000000004000C07FC007FFBFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC21AF3EFC1F80FFE7FFFFFFFFFFFFF800000000000000000000000004000203FE007FF9FFFFFFFFFFCFFFFFFFFFFFFFFFFFF8480E7BE07E07FE7FFFF20000005FE000000000000000000000000003000001FF001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFEA002CF781F81FF3FFFE00000000004000000000000000000000000001000100FF800FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFD7001BEF07E07FDFFF80000000000000000000000000000000000000008000807FC00FFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFF3FFFFFFFFFFFFFFFFE00037BC0F83FCFFF000007FFFC00000000000000000000000000000008000003FE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0006F783E07F3FF8000FFFFFFFFFA00000000000000000000000000004000601FF001FFDFFFFFFFFFFDFFFFFFFFFFFFFFFFC2007FE07C1FDFFC001FFFFFFFFFFE00000000000000000000000000004000100FF801FFEFFFFFFFFFFDFFFFFFFFFFFFFFFFC2007BC0F0FE7FE00BFFFFE43C7FFE000000000000000000000000000000001007FC00FFF7FFFFFFFFFFFFFFFFFFFFFFFFFE6400F703C1F9FF007FFF800000007F000000000000000000000000000000000403FE007FFBFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFA1F0FCF800003FFFFFFFFFFFFE0000000000100000008FE0003FFFBFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6BC3F3E00007FFFFFFFFFFFFFC00000000000000000057F0001FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4F0FEF00007FFFFFFFFFFFFFFE00000000001000000071F80007FFE7FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18E1F3E0003FFDFFE0000005FF800000000000000000010FF0001FFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE41C3E70001FFFFE000000000038000000000008000000103FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "10FBE000FFFFC0000000000000000000000004000000201BE0003FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC21EF8007FFF800027FFFFD40000000000000000000000000F8001FFFBFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807DE007FFF0002FFFFFFFFFF800000000000000000003800FC000FFFDFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFEC01F7800FFF8017FFFFFFFFFFFE00000000000018000001C001F0003FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB21EF007FF8017FFFFFFFFFFFFF00000000000001000000C00078001FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC227B803FFE00FF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFF0001FFFF0000000000000180000000007E000FFFDFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFE02F7007FF00FFFFF81FFFFF807D0000000000000000000080005F0003FFEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFEC0DEC01FFC0BFFF81FFFFFFFFFDA0000000000000080000040003FC001FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10FB807FE03FFF0FFFFFFFFFFFFC00000000000000C0000080000FE0007FFDFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFCA17701FF81FFF1FFFFFF79FFFFFE00000000000000000000C0000BF0003FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF901FC07FE07FF9FFFF800000001F";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "E00000000000000000000000007FC003FFF7FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF843B81FF87FF9FFFC00000000000600000000000000400000000003FF000FFFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEC81203DE0FFCFFF0000000000000000000000000000100000200003FF0007FFDFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFD806C0FF87FE7FF00003FFFFFF000000000000000000024000000003FFC001FFEFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFC20103FE1FF3FE8001FFFFFFFFFFC200000000000000003000000001FFF001FFFBFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFA00707FC7F9FF0007FFFFFFFFFFFFE00000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFE000002FFFFE0000047FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFC07FFFFFFC7FFC0000027FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFF0FFFFFFFFFFF9FF0000027FFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF1FFFFFFFFFFFFFA26000011FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFE1FFFFFFFFFFFFFFC06000011FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFCFFE3FFFFFFFFFFFFFFF8000000047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF9FFFFFFFFFFFFFFFFE4020000037FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FCFFFFFFFFF7EFFFFFFE2010000011FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF3FFFFFF000000007FFE101000000AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F9FFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "FE000000000000FA0010000001FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFFFFC00000000000000E00E0000001FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF800000000000000100020000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DFFF80000000000000001000200000007FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FFC0000000000000000100040000000BFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF000000001F84000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "002000400000007FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF7FF0000005FFFFFFFFA004000C000000027FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF000007FFFFFFFFFFFFC40010000000419FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FC00007FFFFFFFFFFFFFFC0004B0000041F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFF8000FFFFFFFFFFFFFFFFC004000000021FDFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7F80007FFFFC0000001FFFFC000010000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "021FF7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE000FFFF800000000001FFC005020000020FFCFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF8003FFF00000000000000F8001020000010FFFBFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FE003FFC000010414000000000030200000107FFEFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF801FFC0007FFFFFFFFC00004001000000008BFFF3FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE007FE003FFFFFFFFFFFF00000000030000303FFFCFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF803FE003FFFFFFFFFFFFFF838001000F000207FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F007F803FFFFFD0003FFFFFFE0001A001000000FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FE03FC03FFFF03FFFFFF41FFF4000020004001023FFFF7FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1700FE03FFFC7FFFFFFFFFF87F8000010003000010FFFFDFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAE03F80FFFCFFFFFFFFFFFFFE600000100008800103FFFE7FFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5C0FC0FFF1FFFFFFFFFFFFFFEC00000018009100000FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8703F01FF8FFFFC00000003FE48000000280000011803FFFEFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE860FC0FFC7FF800000000000200000000000000010000FFFFBFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003F07FE7FF00000000000000000000000000000088003FFFEFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20FC1FF3FF000000000000006000000000200000000000FFFF7FFFFFFFFFFFFFDFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF041F07F8FF00000000000000000000000000004000440007FFF9FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF987C1FEFF800000000000000080000000000000000000001FFFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60F07F1F8000000027FFFD401000000000018000002100007FFF3FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE33E1FEFC000000BFFFFFFFFFD0000000000106000000C0003FFFDFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA787FFF000003FFFFFFFFFFFC0000000000110000011F0000FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N3
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ))))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ))))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ))))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h220A225F770A775F;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBDABC4FA5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D7FFFF2F1FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFE37FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFF043FFFFF9FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFF003FFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFD8017FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFC01DFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFCC011FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE00003FFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF80001FFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFE700030FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC000001FFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8000001FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFC0000007FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N39
cyclonev_lcell_comb \image_controller|mux3|z[1]~24 (
// Equation(s):
// \image_controller|mux3|z[1]~24_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & ( \image_controller|mux3|z[0]~17_combout  ) ) ) # ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & ( (\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ) # 
// (\image_controller|mux3|z[0]~17_combout ) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~17_combout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[1]~24 .extended_lut = "off";
defparam \image_controller|mux3|z[1]~24 .lut_mask = 64'h00FF0FFF00000F0F;
defparam \image_controller|mux3|z[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \image_controller|mux3|z[1]~25 (
// Equation(s):
// \image_controller|mux3|z[1]~25_combout  = ( \image_controller|mux3|z[1]~23_combout  & ( \image_controller|mux3|z[1]~24_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~10_combout ) # 
// (\image_controller|mux3|z[2]~13_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[1]~23_combout  & ( \image_controller|mux3|z[1]~24_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[1]~23_combout  & ( !\image_controller|mux3|z[1]~24_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~10_combout ) # 
// (\image_controller|mux3|z[2]~13_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~13_combout ),
	.datab(!\image_controller|mux3|z[2]~10_combout ),
	.datac(!\image_controller|mux3|z[2]~11_combout ),
	.datad(!\image_controller|mux3|z[2]~5_combout ),
	.datae(!\image_controller|mux3|z[1]~23_combout ),
	.dataf(!\image_controller|mux3|z[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[1]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[1]~25 .extended_lut = "off";
defparam \image_controller|mux3|z[1]~25 .lut_mask = 64'h000000700F0F0F7F;
defparam \image_controller|mux3|z[1]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFE18000D81A000000109F803FF80000001FFC007DF81F07DF0F0F7E383BC1C000000000000000000001FFF7FFFFFFFFFFFFFFF140804E2FC0000017EFC000000000201FF801FFF03E07DE0F0F7E383F83F000000000000000000000F7FFFFFFFFFFFFFFFFF8E070463770000001FFE000000000001FF803FBF03C0FFE1F0FFE787782D0000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000002EFFFFFFFFFFFFFFFFFFC9712231BD10000207FF000000000001FF007FFE07C1FBC1E1EFC787782A000000000000000000001EFFFFFFFFFFFFFFFFFFF1B4BD389D10000003FF00000000000FFE01FFFC0F81FFC3E1FFCF0FFD20000000000000000000001DFFFFFFFFFFFFFFFFFFD52A4F98DE08000C00DC40000000000FFE07FFFC0F03F7C3C1DF8F0EF340000310100000000000007DF7FFFFFFFFFFFFFFFFEA6B678C6F00000F020E60000000001FF80FFFF81E07EF87C3DF0F0CF380000610400000000000003FFFFFFFFFFFFFFFFFFFE115274E3F840007300230000000007FF01FF7F01E0FFF8787FF1E0DE4000017C04000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "0000FBEFFFFFFFFFFFFFFFFFF29093A61300001F80003800000007FFE03FEFE03C0FDF0F87FF1E1DE0000064C090000000000001FFFFFFFFFFFFFFFFFFFFFBB3D9F31FA0002FF0003E000000FFFF80FFCFE0781FBE0F87BE1E1DE20000F08130000000000000F7DFFFFFFFFFFFFFFFFFFFA548D985F10577E0001F0000FFFFFF01FFFFC0F83F7E1F077E3C3BC40000800020000000000001EFFFFFFFFFFFFFFFFFFFFC42A4ECC6F80033E00003C1DFFFFFFC07FF7F81F03E7C1F0F7C383BC40003810260000000000001EFBFFFFFFFFFFFFFFFFFFF32927667786C3DE00087FFFFFFFFE00FFEFF01E07EFC1E1FFC787788002C424240000000000003DF7FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFF0D7A3A61BE1E0EF00041FFFFFFFE801FFDFE03E0FDF83E1EF8705F80000C80828000000000000FFFFFFFFFFFFFFFFFFFFFFF14ADBD30FD8F07400003FFFFFF80003FF7F807C1FBF07C1EF8F01F700080090400000000000017BFFFFFFFFFFFFFFFFFFFFFCC543D9B6F0783400010FFFF800000FFCFF80F83F7F0FC3DFCF03D80014053000000000000000FFFFFFFFFFFFFFFFFFFFFFFC43A46CC07C3E1F000220FA0000003FFBFE01F03FFE0F83BF1EE3C80020063020000000000003FFBFFFFFFFFFFFFFFFFFFFFF08E6F6603E1F0BC00000000000007FEFFE03E07EFE1F07BE1D80802280072200000000000003EFBFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "FFEA1532A307F079FC0001000000002FF9FF807E0FDFC3F077C3A02808000042640000000000007FF7FFFFFFFFFFFFFFFFFFFFF22AD05194F83D5E0000C000003FFFF7FF00FC0FBF83E0F7820A2010000067020000000000007DEFFFFFFFFFFFFFFFFFFFFFF9188868E77C1C8400083E001FFFFFDFFE01F81FFF87C1FF868204100000BA680000000000007BDFFFFFFFFFFFFFFFFFFFFFFD0BF31421F005C000005FFFFFFFFE3FF807F83FFF0FC3EF8CA8042000003C200000000000007BBFFFFFFFFFFFFFFFFFFFFFFE80921210EC83E000005FFFFFFFF9FFE00FF07EFE1F83DE016C006000000200000000000000F77FFFFFFFFFFFFFFFFFFFFFFFA40FA118";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "FA40F800026FFFFFFFEFFFC01FE07DFC1F03FE1E8C085000000231400000000001EF7FFFFFFFFFFFFFFFFFFFFFFF2C02CAA43D207E000007FFFFFE3FFF803FC0FBFC3F07BE3E30089000000306400000000003DFFFFFFFFFFFFFFFFFFFFFFFFFB40223551FB81C00000C7FFFF3FFFC00FF81F3F87E086C383A04400000020620000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFD401B8E68FBC0DC00007C7F43FFFF003FF03F7F07C0CF879F000C00000021D800000000037BBFFFFFFFFFFFFFFFFFFFFFFFFF0009494878F00C00003FFFFFFFFE007FC07EFE0F818BD30E180000000001E000000000067F7FFFFFFFFFFFFFFFFFFFFFFFFF8006C2E53E3C35C0287";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFF000FF007DFC3F03E6010EDC0C00000012E00000000008EE7FFFFFFFFFFFFFFFFFFFFFFFFF400251200F9F1B02800FFFFFFF8003FE00FBF83E07E0001D406600000017820000000011EFFFFFFFFFFFFFFFFFFFFFFFFFFFD001BA1827D7CB000000FFFFFE000FF801FFF07E0FE0043901C000000016030000000003DBFFFFFFFFFFFFFFFFFFFFFFFFFFE000752C35BDE00600003FFF40003FF007F7E0F80F000023438000000000012000000003B3FFFFFFFFFFFFFFFFFFFFFFFFFFF80010B304BF2803E00000000001FFE00FEFC1F83EF2006185000000000000041000010F77FFFFFFFFFFFFFFFFFFFFFFFFFFF400E94D206F0002FC0000000007FF8";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "03FDF83E07DC808E100000000000000000240028F7FFFFFFFFFFFFFFFFFFFFFFFFFFFF800568E881FC0017F400000003FFE00FFFF0FE07BC9D0FD8000000000000000000F000FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE006CDB664F40001FF8000001FFF801FE7E1F80F780108DE0000000000000000000863DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00147F71E6C00047FFF0007FFFF007FFFC1F03EF07220000000010000003000000187B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC04C199051100000FFFFFFFFFFC03FEFF07E07DE0F0000000000080000070000001C76FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0620848000000100FFFFFFFFF00FFBFE0FC0FBC1";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "0021FC802606BE0037FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00010D6317FFE01FFE000003DF121CD4500004BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00080509F80FFFF804000033036010C8580DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00205841FFFFC00FCC0001E1E18FB90D05B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8008370580000FFFFC0000CF0C7F527E21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00201C3FFFFFFA2CB0000383F05E4E";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "123FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA0036E08A0F001FF6000041FA46E78F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00EC8C12FFFFFC3E00004FDBDD9BBA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00FCD8D3DE03FFD0000021AB1FDB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9231A82DFFFFE0140001CA521ED7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6080116000001F800001D31E6EFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1092ABBF7FF00C800CB78E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B5F800040BFFC00DE0C13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C0FFFFFC5B75583F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA8B8800FEB6E03C67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAD3B8F9FE2DF0AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF924E4F67AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFF820010008011F40C5FFFFE3FF807E03E7C1E0F8C400B870F0000000091FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800E000005FF0B8FFE03FFC03FC0FCF03C1ED1C00D0E1F00000003B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600020010081FF178EFFFFA00FE03F9E0F07B83C02C383C00000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD380140001801E45FFFFFC007F80FE783C1F7C58038707E00000015BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8201300147800797FFF0007FC03FBA0F03DF0EC070E1F0000000397FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFB02C100011780197000003FE01FE762E077C782031C3E0000000DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8120401256FF88600017FF81FF3E9601CF800C04787C000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4048305A711FFA287FFFE007F8FD8103BE04FCB4D0D000010035FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0481AC35C8016C3FFF4007FC7E100AEF87909D103400008007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4060140CFFC003800000FFF3F878033E1E6371FD60000F000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF841";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "82288F43E020000FFFF0F81F000FC3F1070009800130015FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00420733DF0FFFFFFFFC0FC0FC800E0F001198A0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF600C1298543C03FFF907FE0FF000043C500C784000000016FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00009841C17FB0027FFC07F018030F1D012FA4000000073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400006F050103FFFF2007FC000007C395238E00000001EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0004F4C28140";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000004CFC00E001708062ED400001004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00015DA0C1600000300400F000103D827D103000281AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00054F840B7FFFFF80E0E640013FA01C1200080C02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001998140FFFFE880EF1E00007CE2211827501C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800488810C000005103FE000177F4067C9EC4002BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA002C3688BE7CFFF63FC80";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "F60000000006800000000000000EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB120C030004000401FFFFFFF003FCFF83F81F7C3E4000000000C000000800000039FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8ED00011C0400010007FFFF800FF7FF07E03EF07880000000004C00000000000019B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB564118020A8000B000000003FFCFFC1FC079E0F1000000000118000018000000A77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA94004960280005F0000005FFF7FF03F81FFC1F2000000000000000014000000277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD74A8079402000087FF101FFFF9FF80FE03EF83E10000000001B";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000080000000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F681B190F2000B1FFFFFFFFEFFE03F80FDE0781000000000270000038000001997FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEB4009925A000F9FFFFFFFC7FF807F03FBC0F058D00000002F000000000000231FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD54A01080480007F1FFFFFC7FF803FC0FEF83E07D800000001C00000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD78500801100006FFC0000FFFA00FF00FDF07C1CB000000001C000000000000ADBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE598C0410408007FFFFFFFFFE007FC03F7C0F83FA00000000F8200000000000";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "B8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5E604080018000FFFFFFFC001FE01FCF83E073DA0000004FC400000000000F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F700042009841D097F40000FF807F3F07C0E7860000000EC000000000001E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8E30014700021E101300001FFC01FCFC1F81DF010000000B060000000000DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45BE03120029502C310003FFF00FFBF03E079E06800000770E0000000001DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93D71510200E1811C28FFFFF003FCFE0FC0F7C0E000002FE1C8000000000B1FFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF842411808010200C0FFFFE003FF7F01F03CF83E000001DC380000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF420016C0001FC0050BFF0002FF9FE07E07FE079800003987040000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE70000104008FA0E4200001FFE7F81F81F7C0F181800370E0A00000002B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000001800218084A0007FFE7FC07E03EF83C3C50000E1C340000000667FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40020040013187F9AFFFFF3FF01F80FDE078396C005C387400000004EFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N30
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) # ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout )))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  
// & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N45
cyclonev_lcell_comb \image_controller|mux3|z[1]~21 (
// Equation(s):
// \image_controller|mux3|z[1]~21_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & \image_controller|mux3|z[0]~8_combout )) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & \image_controller|mux3|z[0]~8_combout ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datad(!\image_controller|mux3|z[0]~8_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[1]~21 .extended_lut = "off";
defparam \image_controller|mux3|z[1]~21 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \image_controller|mux3|z[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF0001CE0787E7F803FFC00000000000000000000000000000000000000000000201FF003FFDFFFFFFFFFFFFFFFFFFFFFFFFFC8003BC1E1F9FC01FFC000004800000000000000000000000000000000080000000FF801FFEFFFFFFFFFFBFFFFFFFFFFFFFFE00033C7C3F7F80FF8000FFFFFFF7020000000000000000000000000000800001";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "007FC00FFEFFFFFFFFFFBFFFFFFFFFFFFFFC0002F0707DFE07FC001FFFFFFFFFFC0000000000000000000000000000000000803FE007FF7FFFFFFFFFDFFFFFFFFFFFFFFC100CC1E1F7F81FE007FFFFFFFFFFFC0000000000000000000000000000000000C01FF003FFBFFFFFFFFFFFFFFFFFFFFFFFF40003C383EFC07F003FFFF400007FFE0000000000000000000000000000000000600FF803FFDFFFFFFFFFFFFFFFFFFFFFFFF42017070FBF81F807FFF83FFFFFF03C0000000000000000000000000001000028F007FC01FFFFFFFFFFFFF7FFFFFFFFFFFFF0403E1E3E7E07E07FFE1FFFFFFFFFF000000000000000000000000000030000083803FC00FFEF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFF7FFFFFFFFFFFFF8001C1C7DF83F81FFCFFFFFFFFFFFFE00000000000000000000000000120000027C01FE007FF7FFFFFFFFFFFFFFFFFFFFFFF0801870FFE07C07FE7FFFFFFFD7FFFC00000000000000000000000000400000017E00FF003FFBFFFFFFFFFFFFFFFFFFFFFFC00030F1EFC1F07FE7FFFF00000001FE00000000000000000000000000500000003F007F801FFFFFFFFFFFFDFFFFFFFFFFFF820061C79F07C0FF3FFFE0000000000E00000000000000000000000000000000213F807FC01FFDFFFFFFFFFEFFFFFFFFFFFF00004387BE1F03F9FFFC00000000000100000000000000000000000000000000413F803FE00FFEFFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFF4400070EF83E0FEFFFC000000FC800002000000000000000000000000040000040EFE01FF007FFFFFFFFFFFFFFFFFFFFFFFEA4000E3DF0787F3FFE0001FFFFFFFE000800000000000000000000000000000001FFE00FF007FFFFFFFFFFFF7FFFFFFFFFFFA0011C77C1E0FCFFE0001FFFFFFFFFFC06000000000000000000000000500003017FF007F803FFBFFFFFFFFFFFFFFFFFFFFE400038FF8387F3FF000FFFFFFFFFFFFFC30000000000000000000000001C5000001FF807FC01FFDFFFFFFFFFBFFFFFFFFFFFC40171DF8F07CFFC007FFFC000003FFFFF00000000000000000000000008000C001FFC03FE01FFFFFFFFFFFFBFFFFFFFFFFAD4";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "01E07FF1F07FF08C0EE070FEE0AFC1FBC0FE03FF7FFFFFDFFC0004000403E001000D000000FFFFFFFF8000FFF7F807F81FEF00F039F0F87DF82E4FF0787EF007C1FFC0FE01FF7FFFFFEFF00000000007D901000820C03FFFFFFFFFF0007FFBFC01FC07F780783DF87C3EF84E0770387FE007E0FFE0FE01FFFFFFFFFFFA0000000403080000000041FFFFFFFFFFFE000FFDFF00FE03FBC0381EFC3E1F783E87B8383F7007E0FDE0FF01FFBFFFFFEFF800241000008000000860BFFFFFFD01FFFF8007FEFF007F01FFE03C0F7E3E0F7C3F83F81C3FF803F07DE07F01FFBFFFFFEFFA009010000020010000E03FFFFFC0003FFFE000FF7F803F80FEE01F073E1F07";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "BE1FC1DC0C3FB005F07FF07F80FFFFFFFFFFFA808010080008010008005FFFF0000007FFF8007FDFC00FC0FF300F07BF0F87BE0FC1DC0E1FB005507EF07F80FFFFFFFFEFFBC2000040000002001010BFFF80000000FFFE003FEFF00FE03FF80783DC0F83DF0FE0EE071FC002187FF03F80FFDFFFFFFFF862000048002102000010BFE0000000001FFFC00FF7F803F01FDC03C1FD8783FF87E0EE070FD00C183FF03F807FDFFFFFFFF02600103000010200100085000000000003FFE003FBFC03F80FEC01C0EFC3C1EF87F0F7070FF018423F783FC07FDFFFFFEFFA540010000024000008010C0000000000017FF801FDFF00FC07F601E0F7C3E0FF83F0770387";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "E000C01F783FC07FFFFFFFFFF81400108000210100000C00000000FE00001FFE00FEFF007E07FB00F07BE1E0F7C1F83B8387F0C0083FFC1FC07FEFFFFFEFFC000000800024800000000000001FFFE00007FF001FFF803F03FF00783BE1F07BC1F83B81C3E000081FBC1FC07FEFFFFFEFFC10002000002001180800020003FFFFFC0001FFC01FBFC01F81FDC03C1DF0F87BE0FC3FC1C3EA00000FBC1FE03FEFFFFFFFF810002000002001BC200000807FFFFFFFC0007FF007FFF00FC0FEE03C1DF8783FE0FC1DC0E3E0000017FC0FE03FEFFFFFEFF800004080002480A574000177FFFFFFFFE0000FFC01F7F807E07F601E0EF87C1DF07E1EE0E1F000002FDE0F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E03FFFFFFFFFF00800E08000000082C400008FFFFFFFFFFE0007FE00FBFC03F03FF00E0E7C3C1EF07E0EE061F0002003DE0FE03FF7FFFFFFF80801A08000020002840002DFFFFFFFFFFF8003FF007DFE03F83FB00F07FE3E0EF83F0FE070FC000027FE0FE01FF7FFFFEFF808013100000000800000088FFFFF3CFFFFF0007FC03EFF01FC1FDC0786BE1E0F783F077070FA462021E207F01FF7FFFFFFF80C0410000000000202000003FFE3FF8FFFF8003FE01F7F807C0FEC03839F0F077C1F077030FE30C023E507F01FFFFFFFEFF000000100004101000100040FFCFFFFF3FFFF000FF8079FC07E0FFE03C19F0F07FC1F87B8387FF8A1004187F01FFBFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "008003C7B87E3FBF007FFF80000003FFFF0007FFFE00FC07CFC1E0600000000000005621FF03F780FE01FFBFFFFFFEFFFFC801000B8F70FCFE7C01FFF00000000007FFF003FFFF807E03E7E0F0000000000000013EA1FF81F7C0FF01FFFFFFFFFFFFFF000000130E71F9FFF007FF0000000000007FFC00FFBFE01F01F3F078000000000000011B04FF81FBE0FF00FFDFFFFFFFFFFF00010C731EC3F3FBE01FF800000000000007FF803FEFF00FC0F9F834200000000080013FC67F81FFE07F80FFDFFFFFFFFFFF30000006BDC7E7EFC07FC000000000000000FFE00FFBFC07E03DFC1E40000000000002EC007FC0FDE07F807FFFFFFFFFFFFE500000443B8FCF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "DF00FE00001FFFFFF800001FF803FCFF01F03F7E1F000000000040030710BFE0FDF03FC07FEFFFFFFF7FFED0010A0C731F9FBC03FC001FFFFFFFFFF00007FE01FF7F80F80F3F07A20000000040040C203FE07EF03FC07FFFFFFFFFFFFCD0010000E63E7F7827F803FFFFFFFFFFFFC000FF807FFFE07C07FF87EC0000000040084078AFF07FF81FC03FFFFFFFFFBFFEA0020061EE3EFFE0C7E01FFFFFFF8FFFFFFC003FE01FEFF03F03CFC3E00000000F3008497C1FF03F781FE03FF7FFFFFFBFFE80000501DC7CFFC107C07FFFFFC3F87FFFFF800FF807F7F80F01E7E1F000000006002C3DBD83F83F7C1FE01FFFFFFFFFBFFE40003403D8FBFF812101FFFFF1";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFE7FFFFF003FC03FDFC07C0F7F0F800000002801C1FFE03781FBC0FF01FFFFFFFFFFFFCA0000001B1F3FF060103FFF8FFFFFFFF5FFFFE00FF00FF7F03E07BF07400000007902E1FDF01FC1FBE0FF01FFBFFFFFFBFFF8000400773E7D400400FFF1FFFFFFFFFE3FFFF007F807FBF81E03DF87BC0000001001E0FEF017C1FFE07F01FFFFFFFFFBFFAA000400263EFB95000FFF9FFFFFFD47FFF3FFFE01FE03FDFC0F81EFC3F40400000203707EF807E0FDE07F80FFDFFFFFFDFFD00020006C7DF4300003FCFFFFFF80007FFF3FFF807F01FEFE07C0F7E1F30FC0000302307F7B03E07FF07F807FDFFFFFFDFFD40004001EFBE6200102F7FFFFE000000BFFF3F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FC03F807FBF03C0FFF0FD0DC0800210387F7C07F07EF03F807FFFFFFFFDFFD4004000DC77E0000101CFFFFC00000000FFFC7FE01FE03FDF01E07BF074AFF880300C1C3FBD97F03EF03F807FFFFFFFFDFF9400480030E7F0000080FFFF00000000001FFFCFF00FF01FEF80F83CF83C1F7C4098881C1FBEABF83FF81FC07FEFFFFFFFFFC000500060EF901000801FF000000FE00003FFF3FC03F807F7C0780EFC3E2F7E0A80DC0E1FDE0DF83F781FC07FFFFFFFFDFFE0004200005F300000801E800001FFFE0000FFFDFE01FE03FBE03C0F7E9F0FBE18C1EE0E0FDE1FF81FBC1FE03FFFFFFFFFFFE0000000003E801000F00800003FFFFFE0007FFEFF00FF03FFE";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "0200200100000000FFC07EF80FF807FFFFFFFFFFBFFFFFFC0000EB3BE0F03F7F01FFF400000000001FFFC007FC7F0001E80000001003000000007FE07F7C07FC07FF7FFFFFFFDFFFFFF800028677E1E0FDFC07FF80000000000001FFF001FF3FC042080000001802000000003FE03FFE03FC03FF7FFFFFFFFFFFFFFD000304EFC3C1FBF81FFC00000D620000001FFC007FCFE042000402000802000000083FF01FBE03FE03FFBFFFFFFFEFFFFFF9000004DF0783F7E07FE0007FFFFFFE000003FF003FE3F840000002008002000000001FF80FDF01FE01FFFFFFFFFFEFFFFFF1000413BF0F07DFC3FF000FFFFFFFFFFE00007FE00FF9FC200000020004020000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000FFC0FFF81FF01FFDFFFFFFFFFFFFFF8000007FE1E1F3F07FE01FFFFFFFFFFFFE0001FF803FCFF041000820178010000000007FE07EF80FF00FFDFFFFFFFF7FFFFE10000137C383EFC1FF00FFFFFFFFBFFFFFE0003FE00FFBF84080000000E018000000603FE03FFC07F80FFEFFFFFFFFFFFFFE1000000F8787DF87FC03FFFF03FFF80FFFF8000FF803F9FE40C00C00000000000000303FF03FBC07F807FFFFFFFFFFFFFFFF0000023F0F0F9F0FF01FFFE3FFFFFFFE3FFF0003FE00FF7F00400433000000000000301FF81FBE03FC03FF7FFFFFFFFFFFFF2001021E1E1E7C3FE0FFFCFFFFFFFFFFF3FFF0007F803F3F00400400000000000000180FF80FD";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "F03FC03FF7FFFFFFFBFFFFC0001183C3C3CF87F03FFE3FFFFFFFFFFFF1FFE001FE01FDF00000C000000080000003C0FFC0FDF81FE03FFBFFFFFFFFFFFFC00012C1C387FF0FE0FFE7FFF0000007FFFF3FF800FF007F7C00008080000080000003C07FC07EF81FE01FFBFFFFFFFFFFFFE0001601870F7C3F83FFBFFF000000001FFFCFFE001FC03F3F84000000000000000000F03FE07EF80FF01FFDFFFFFFFFFFFFA00024000E1E787F0FFEFFC00000000000FFF9FFC00FF00FDF08010000000080000003F03FF03F7C0FF00FFDFFFFFFFDFFFFCC0004011C3DF1FC1FF3FE0000000000001FFF3FE003F807E7D8000000000044000002701FF01FFC07F80FFEFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "FFFFFDFFFFC4000402387DE3F87FCFF000002010000001FFEFFC00FE03F7E9370000000040000001F80FF81FBE07F807FEFFFFFFFDFFFFC800000008F787F1FF7F8000FFFFFFFE00003FF1FF003F00F9FD1E0000000001000003BC07F80FDE03FC07FEFFFFFFFDFFFF0C004004E0E70FC7FDFE001FFFFFFFFFF80003FE7FC01F807EFE0F0800000000800000DE077C0FDF03FC03FF7FFFFFFFFFFF9000840CE1EF1F8FFBF801FFFFFFFFFFFF8001FFDFE007E03F7F079000000000900000FE03FE07EF81FE03FF7FFFFFFEFFFF80000401C39C3F1FEFC00FFFFFE047FFFFF8003FE7FC03F00FBF83F000000000000000EE8BFE07EF81FE01FFBFFFFFFEFFFF90";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "01639E1E1F3FE003FFC0000000007FFFC00008000000000000000000000000003FFE01FE00FFEFFFFFFFFFDFFFFFFFFFFAB002C77C387CFFC01FF8000000000001FFE00008000000000000000000000008001F7E00FF007FF7FFFFFFFFFFFFFFFFFFF400018EF0F1F3FE007F800000000000000FF06030001000000000000000400408000FBF807F803FFFFFFFFFFFFFFFFFFFFFF918011DE1E3EFF807FC0001FFFFFFE80000F570C0002000000000000000000110001FDF807FC03FFBFFFFFFFFFFFFFFFFFFFA00003BC387DFE01FE0003FFFFFFFFFF0000FFC480024000000000000002000100017EFC02E601FFDFFFFFFFFFFFFFFFFFFE80006778F0F7FC0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "7F000FFFFFFFFFFFFF8001FF880029380000000000000000100027E7E01FE00FFEFFFFFFFFFFFFFFFFFFEA0004EF0E3FFF01F800FFFFFF3FBFFFFFF8003FE80081500000000000001000480013FBF01BB007FEFFFFFFFFF7FFFFFFFFE00005DE3C7BFC07E003FFFC03FFE407FFFF8007F901412000000000000008003C0011FFF80D7007FF7FFFFFFFFBFFFFFFFFE00005DC70F7F01F803FFF87FFFFFFFF1FFFE001FE4080C00000000000000800020020FDF8077807FFFFFFFFFFFFFFFFFFFFD02007F8E3CFE07E00FFF8FFFFFFFFFFF87FFC007FC60120000000000000080000E0207EFC02FC03FFBFFFFFFFFBFFFFFFFF88680FF1C7BF81F807FF0FFFFFC0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFC7FF801FF8000000000000000000000030007F7E02FE01FFFFFFFFFFFFFFFFFFFF884206E38FFF03E01FFDFFFE00000007FFF8FFF007FC74800000000000000000001C303FFE01FE01FFDFFFFFFFFFFFFFFFFF280005C71CFC0FC07FCFFFC0000000007FFFCFFC01FE168000000000014020000000C01FBF00FF00FFEFFFFFFFFFFFFFFFFFA0520BCE39F81F01FF3FF8000000000001FFF9FF007F8A8000000000043018000000780FDF80FF807FEFFFFFFFFFFFFFFFFF50D00F8C77F07C07F8FFC0000F7F4000003FFF3FE01FE20000000000080800000000F807EFC07F807FF7FFFFFFFF7FFFFFFE20221718EFC0F81FE7FE0017FFFFFFE00007FFCF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "F807F100000020000810080000007C07FFC07FC03FFBFFFFFFFF7FFFFFFF40025631DFC1E07F9FF003FFFFFFFFFF0000FFFBFE01FE0000001000200048000000FE03F7E03FE01FFBFFFFFFFFFFFFFFFF00009663BF0780FE7F801FFFFFFFFFFFFC001FFC7F80780000020000200B00000001FE01FBE01FE01FFDFFFFFFFFFFFFFFFE000014C77E0F03F1FE01FFFFFFFFFFFFFF0003FF1FE03C0000460400400C00000001FF00FFF01FF00FFDFFFFFFFFFFFFFFFC0000098EFC1E07EFF807FFFC0000007FFFF0007FC7F80E0000700000600000000001FF80FDF80FF00FFFFFFFFFFFBFFFFFF80000399DF87C1FDFE03FFFC000000001FFFE001FF1FC07800848";
// synopsys translate_on

// Location: LABCELL_X27_Y38_N24
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout )))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ))))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ))))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ))))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N48
cyclonev_lcell_comb \image_controller|mux3|z[1]~20 (
// Equation(s):
// \image_controller|mux3|z[1]~20_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & \image_controller|mux3|z[0]~6_combout )) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33~portadataout  & \image_controller|mux3|z[0]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|mux3|z[0]~6_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[1]~20 .extended_lut = "off";
defparam \image_controller|mux3|z[1]~20 .lut_mask = 64'h00330033F0F3F0F3;
defparam \image_controller|mux3|z[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N21
cyclonev_lcell_comb \image_controller|mux3|z[1]~22 (
// Equation(s):
// \image_controller|mux3|z[1]~22_combout  = ( \image_controller|mux3|z[1]~21_combout  & ( \image_controller|mux3|z[1]~20_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~13_combout  & 
// !\image_controller|mux3|z[2]~10_combout )) ) ) ) # ( !\image_controller|mux3|z[1]~21_combout  & ( \image_controller|mux3|z[1]~20_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~13_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & !\image_controller|mux3|z[2]~10_combout ))) ) ) ) # ( \image_controller|mux3|z[1]~21_combout  & ( !\image_controller|mux3|z[1]~20_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & 
// (!\image_controller|mux3|z[2]~13_combout  & (!\image_controller|mux3|z[2]~5_combout  & !\image_controller|mux3|z[2]~10_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~11_combout ),
	.datab(!\image_controller|mux3|z[2]~13_combout ),
	.datac(!\image_controller|mux3|z[2]~5_combout ),
	.datad(!\image_controller|mux3|z[2]~10_combout ),
	.datae(!\image_controller|mux3|z[1]~21_combout ),
	.dataf(!\image_controller|mux3|z[1]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[1]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[1]~22 .extended_lut = "off";
defparam \image_controller|mux3|z[1]~22 .lut_mask = 64'h0000800008008800;
defparam \image_controller|mux3|z[1]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \CPU|rf|rf~17 (
// Equation(s):
// \CPU|rf|rf~17_combout  = ( \image_controller|mux3|z[1]~25_combout  & ( \image_controller|mux3|z[1]~22_combout  & ( (\reset~input_o  & (((\mem_read~combout  & \comb~12_combout )) # (\CPU|rf|rf~16_combout ))) ) ) ) # ( 
// !\image_controller|mux3|z[1]~25_combout  & ( \image_controller|mux3|z[1]~22_combout  & ( (\reset~input_o  & (((\mem_read~combout  & \comb~12_combout )) # (\CPU|rf|rf~16_combout ))) ) ) ) # ( \image_controller|mux3|z[1]~25_combout  & ( 
// !\image_controller|mux3|z[1]~22_combout  & ( (\reset~input_o  & (((\mem_read~combout  & \comb~12_combout )) # (\CPU|rf|rf~16_combout ))) ) ) ) # ( !\image_controller|mux3|z[1]~25_combout  & ( !\image_controller|mux3|z[1]~22_combout  & ( (\reset~input_o  & 
// \CPU|rf|rf~16_combout ) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\comb~12_combout ),
	.datac(!\reset~input_o ),
	.datad(!\CPU|rf|rf~16_combout ),
	.datae(!\image_controller|mux3|z[1]~25_combout ),
	.dataf(!\image_controller|mux3|z[1]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~17 .extended_lut = "off";
defparam \CPU|rf|rf~17 .lut_mask = 64'h000F010F010F010F;
defparam \CPU|rf|rf~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \CPU|ff|q[0]~0 (
// Equation(s):
// \CPU|ff|q[0]~0_combout  = ( !\CPU|cl|cc|Mux0~0_combout  & ( \reset~input_o  & ( !\CPU|cl|pc_src_p~1_combout  ) ) ) # ( \CPU|cl|cc|Mux0~0_combout  & ( !\reset~input_o  ) ) # ( !\CPU|cl|cc|Mux0~0_combout  & ( !\reset~input_o  ) )

	.dataa(!\CPU|cl|pc_src_p~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|cl|cc|Mux0~0_combout ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[0]~0 .extended_lut = "off";
defparam \CPU|ff|q[0]~0 .lut_mask = 64'hFFFFFFFFAAAA0000;
defparam \CPU|ff|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N38
dffeas \CPU|ff|q[1] (
	.clk(\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ff|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[1] .is_wysiwyg = "true";
defparam \CPU|ff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N45
cyclonev_lcell_comb \CPU|mux3|z[1]~103 (
// Equation(s):
// \CPU|mux3|z[1]~103_combout  = ( \CPU|rf|rf[10][1]~q  & ( \CPU|rf|rf[8][1]~q  & ( ((\CPU|mux3|z[7]~6_combout  & \CPU|rf|rf[9][1]~q )) # (\CPU|mux3|z[7]~5_combout ) ) ) ) # ( !\CPU|rf|rf[10][1]~q  & ( \CPU|rf|rf[8][1]~q  & ( (!\CPU|mux3|z[7]~6_combout  & 
// (\CPU|mux3|z[7]~5_combout )) # (\CPU|mux3|z[7]~6_combout  & (!\CPU|mux3|z[7]~5_combout  & \CPU|rf|rf[9][1]~q )) ) ) ) # ( \CPU|rf|rf[10][1]~q  & ( !\CPU|rf|rf[8][1]~q  & ( (\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[9][1]~q ) # (\CPU|mux3|z[7]~5_combout ))) 
// ) ) ) # ( !\CPU|rf|rf[10][1]~q  & ( !\CPU|rf|rf[8][1]~q  & ( (\CPU|mux3|z[7]~6_combout  & (!\CPU|mux3|z[7]~5_combout  & \CPU|rf|rf[9][1]~q )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[7]~6_combout ),
	.datac(!\CPU|mux3|z[7]~5_combout ),
	.datad(!\CPU|rf|rf[9][1]~q ),
	.datae(!\CPU|rf|rf[10][1]~q ),
	.dataf(!\CPU|rf|rf[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~103 .extended_lut = "off";
defparam \CPU|mux3|z[1]~103 .lut_mask = 64'h003003330C3C0F3F;
defparam \CPU|mux3|z[1]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N24
cyclonev_lcell_comb \CPU|mux3|z[1]~104 (
// Equation(s):
// \CPU|mux3|z[1]~104_combout  = ( !\CPU|decode|mov_src~2_combout  & ( \CPU|mux3|z[1]~83_combout  ) ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|mux3|z[1]~83_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q [1])) # 
// (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[1]~103_combout ))))) ) ) )

	.dataa(!\CPU|ff|q [1]),
	.datab(!\CPU|mux3|z[7]~0_combout ),
	.datac(!\CPU|mux3|z[7]~3_combout ),
	.datad(!\CPU|mux3|z[1]~103_combout ),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(!\CPU|mux3|z[1]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[1]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[1]~104 .extended_lut = "off";
defparam \CPU|mux3|z[1]~104 .lut_mask = 64'h10130000FFFF0000;
defparam \CPU|mux3|z[1]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[21]~22 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[21]~22_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|mul|s [21]))))) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|mul|s [21]))))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\CPU|alu|arithmetic|mul|s [21]),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[21]~22 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[21]~22 .lut_mask = 64'h880C880C440C440C;
defparam \CPU|alu|mux0|mux2|z[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \CPU|rf|rf~21 (
// Equation(s):
// \CPU|rf|rf~21_combout  = ( \comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[21]~22_combout  & \reset~input_o )) ) ) ) # ( !\comb~12_combout  & ( \mux1|z[9]~1_combout  & ( (\reset~input_o  & 
// ((\CPU|alu|mux0|mux2|z[21]~22_combout ) # (\mem_read~combout ))) ) ) ) # ( \comb~12_combout  & ( !\mux1|z[9]~1_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[21]~22_combout  & \reset~input_o )) ) ) ) # ( !\comb~12_combout  & ( 
// !\mux1|z[9]~1_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[21]~22_combout  & \reset~input_o )) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(gnd),
	.datac(!\CPU|alu|mux0|mux2|z[21]~22_combout ),
	.datad(!\reset~input_o ),
	.datae(!\comb~12_combout ),
	.dataf(!\mux1|z[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~21 .extended_lut = "off";
defparam \CPU|rf|rf~21 .lut_mask = 64'h000A000A005F000A;
defparam \CPU|rf|rf~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \CPU|rf|rf[1][21]~feeder (
// Equation(s):
// \CPU|rf|rf[1][21]~feeder_combout  = ( \CPU|rf|rf~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|rf|rf~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf[1][21]~feeder .extended_lut = "off";
defparam \CPU|rf|rf[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|rf|rf[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y19_N38
dffeas \CPU|rf|rf[1][21] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(\CPU|rf|rf[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|rf|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[1][21] .is_wysiwyg = "true";
defparam \CPU|rf|rf[1][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N51
cyclonev_lcell_comb \CPU|mux3|z[21]~116 (
// Equation(s):
// \CPU|mux3|z[21]~116_combout  = ( \CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[2][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[3][21]~q ) ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( \CPU|rf|rf[2][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & 
// ((\CPU|rf|rf[0][21]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][21]~q )) ) ) ) # ( \CPU|mux_reg1|z[1]~0_combout  & ( !\CPU|rf|rf[2][21]~q  & ( (\CPU|mux_reg1|z[0]~1_combout  & \CPU|rf|rf[3][21]~q ) ) ) ) # ( !\CPU|mux_reg1|z[1]~0_combout  & ( 
// !\CPU|rf|rf[2][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & ((\CPU|rf|rf[0][21]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[1][21]~q )) ) ) )

	.dataa(!\CPU|mux_reg1|z[0]~1_combout ),
	.datab(!\CPU|rf|rf[1][21]~q ),
	.datac(!\CPU|rf|rf[3][21]~q ),
	.datad(!\CPU|rf|rf[0][21]~q ),
	.datae(!\CPU|mux_reg1|z[1]~0_combout ),
	.dataf(!\CPU|rf|rf[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[21]~116 .extended_lut = "off";
defparam \CPU|mux3|z[21]~116 .lut_mask = 64'h11BB050511BBAFAF;
defparam \CPU|mux3|z[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N9
cyclonev_lcell_comb \CPU|mux3|z[21]~127 (
// Equation(s):
// \CPU|mux3|z[21]~127_combout  = ( \CPU|rf|rf[7][21]~q  & ( \CPU|rf|rf[4][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[6][21]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & (((\CPU|rf|rf[5][21]~q ) # 
// (\CPU|mux_reg1|z[1]~0_combout )))) ) ) ) # ( !\CPU|rf|rf[7][21]~q  & ( \CPU|rf|rf[4][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (((!\CPU|mux_reg1|z[1]~0_combout )) # (\CPU|rf|rf[6][21]~q ))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (((!\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[5][21]~q )))) ) ) ) # ( \CPU|rf|rf[7][21]~q  & ( !\CPU|rf|rf[4][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][21]~q  & (\CPU|mux_reg1|z[1]~0_combout ))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (((\CPU|rf|rf[5][21]~q ) # (\CPU|mux_reg1|z[1]~0_combout )))) ) ) ) # ( !\CPU|rf|rf[7][21]~q  & ( !\CPU|rf|rf[4][21]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout  & (\CPU|rf|rf[6][21]~q  & (\CPU|mux_reg1|z[1]~0_combout ))) # (\CPU|mux_reg1|z[0]~1_combout  & 
// (((!\CPU|mux_reg1|z[1]~0_combout  & \CPU|rf|rf[5][21]~q )))) ) ) )

	.dataa(!\CPU|mux_reg1|z[0]~1_combout ),
	.datab(!\CPU|rf|rf[6][21]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|rf|rf[5][21]~q ),
	.datae(!\CPU|rf|rf[7][21]~q ),
	.dataf(!\CPU|rf|rf[4][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[21]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[21]~127 .extended_lut = "off";
defparam \CPU|mux3|z[21]~127 .lut_mask = 64'h02520757A2F2A7F7;
defparam \CPU|mux3|z[21]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \CPU|mux3|z[21]~128 (
// Equation(s):
// \CPU|mux3|z[21]~128_combout  = ( \CPU|rf|rf[8][21]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[9][21]~q  & (\CPU|mux3|z[7]~6_combout ))) # (\CPU|mux3|z[7]~5_combout  & (((!\CPU|mux3|z[7]~6_combout ) # (\CPU|rf|rf[10][21]~q )))) ) ) # ( 
// !\CPU|rf|rf[8][21]~q  & ( (\CPU|mux3|z[7]~6_combout  & ((!\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[9][21]~q )) # (\CPU|mux3|z[7]~5_combout  & ((\CPU|rf|rf[10][21]~q ))))) ) )

	.dataa(!\CPU|rf|rf[9][21]~q ),
	.datab(!\CPU|mux3|z[7]~5_combout ),
	.datac(!\CPU|mux3|z[7]~6_combout ),
	.datad(!\CPU|rf|rf[10][21]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[21]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[21]~128 .extended_lut = "off";
defparam \CPU|mux3|z[21]~128 .lut_mask = 64'h0407040734373437;
defparam \CPU|mux3|z[21]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \CPU|mux3|z[21]~117 (
// Equation(s):
// \CPU|mux3|z[21]~117_combout  = ( \CPU|adder1|generate_N_bit_Adder[21].f|s~combout  & ( \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (\CPU|mux3|z[7]~3_combout  & ((!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[21]~127_combout )) # 
// (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[21]~128_combout ))))) ) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[21].f|s~combout  & ( \CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[21]~127_combout  & 
// ((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[21]~128_combout )))) ) ) ) # ( \CPU|adder1|generate_N_bit_Adder[21].f|s~combout  & ( !\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( 
// (!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[21]~127_combout  & ((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[7]~3_combout ) # (\CPU|mux3|z[21]~128_combout )))) ) ) ) # ( !\CPU|adder1|generate_N_bit_Adder[21].f|s~combout  & 
// ( !\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout  & ( (\CPU|mux3|z[7]~3_combout  & ((!\CPU|mux3|z[7]~0_combout  & (\CPU|mux3|z[21]~127_combout )) # (\CPU|mux3|z[7]~0_combout  & ((\CPU|mux3|z[21]~128_combout ))))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|mux3|z[21]~127_combout ),
	.datac(!\CPU|mux3|z[21]~128_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|adder1|generate_N_bit_Adder[21].f|s~combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[21]~117 .extended_lut = "off";
defparam \CPU|mux3|z[21]~117 .lut_mask = 64'h0027552755270027;
defparam \CPU|mux3|z[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \CPU|mux3|z[21]~118 (
// Equation(s):
// \CPU|mux3|z[21]~118_combout  = ( \CPU|mux3|z[21]~117_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) # ( !\CPU|mux3|z[21]~117_combout  & ( (!\CPU|mux3|z[7]~1_combout  & (\CPU|mux3|z[21]~116_combout  & !\CPU|decode|mov_src~2_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|mux3|z[7]~1_combout ),
	.datac(!\CPU|mux3|z[21]~116_combout ),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[21]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[21]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[21]~118 .extended_lut = "off";
defparam \CPU|mux3|z[21]~118 .lut_mask = 64'h0C000C00FF00FF00;
defparam \CPU|mux3|z[21]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N3
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout  = ( \CPU|mux2|z[21]~114_combout  & ( !\CPU|mux3|z[21]~118_combout  $ (\CPU|decode|mux1|z[0]~2_combout ) ) ) # ( !\CPU|mux2|z[21]~114_combout  & ( !\CPU|mux3|z[21]~118_combout  $ 
// (!\CPU|decode|mux1|z[0]~2_combout ) ) )

	.dataa(!\CPU|mux3|z[21]~118_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux2|z[21]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0 .lut_mask = 64'h55AA55AAAA55AA55;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N39
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout  & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout  & ( (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ) # 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s .lut_mask = 64'h55FF55FFAA00AA00;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \deco|LessThan0~0 (
// Equation(s):
// \deco|LessThan0~0_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [21] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout  & !\CPU|decode|mux1|z[1]~1_combout )) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [21] & ( 
// (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout  & !\CPU|decode|mux1|z[1]~1_combout )) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [21] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout ))) # (\CPU|decode|mux1|z[1]~1_combout  & (((!\CPU|alu|arithmetic|mul|s [19])))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( 
// !\CPU|alu|arithmetic|mul|s [21] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout ))) # (\CPU|decode|mux1|z[1]~1_combout  & 
// (((!\CPU|alu|arithmetic|mul|s [19])))) ) ) )

	.dataa(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[21].f|s~0_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|s~combout ),
	.datac(!\CPU|decode|mux1|z[1]~1_combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [19]),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan0~0 .extended_lut = "off";
defparam \deco|LessThan0~0 .lut_mask = 64'h4F408F8040408080;
defparam \deco|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \deco|LessThan3~8 (
// Equation(s):
// \deco|LessThan3~8_combout  = ( \deco|LessThan3~4_combout  & ( (!\CPU|alu|mux0|mux2|z[20]~20_combout  & (\deco|LessThan0~0_combout  & !\CPU|alu|mux0|mux2|z[18]~0_combout )) ) ) # ( !\deco|LessThan3~4_combout  & ( (!\CPU|alu|mux0|mux2|z[20]~20_combout  & 
// (\deco|LessThan0~0_combout  & (!\CPU|alu|mux0|mux2|z[17]~1_combout  & !\CPU|alu|mux0|mux2|z[18]~0_combout ))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datab(!\deco|LessThan0~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.datae(gnd),
	.dataf(!\deco|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~8 .extended_lut = "off";
defparam \deco|LessThan3~8 .lut_mask = 64'h2000200022002200;
defparam \deco|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \CPU|mux1|z[0]~27 (
// Equation(s):
// \CPU|mux1|z[0]~27_combout  = ( \comb~4_combout  & ( (\mem_read~combout  & (\deco|LessThan1~4_combout  & ((\CPU|alu|mux0|mux2|z[13]~7_combout ) # (\deco|LessThan3~8_combout )))) ) ) # ( !\comb~4_combout  & ( (\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// (\mem_read~combout  & \deco|LessThan1~4_combout )) ) )

	.dataa(!\deco|LessThan3~8_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(gnd),
	.dataf(!\comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[0]~27 .extended_lut = "off";
defparam \CPU|mux1|z[0]~27 .lut_mask = 64'h0003000300070007;
defparam \CPU|mux1|z[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N12
cyclonev_lcell_comb \CPU|mux1|z[0]~28 (
// Equation(s):
// \CPU|mux1|z[0]~28_combout  = ( !\CPU|alu|mux0|mux2|z[4]~34_combout  & ( \deco|LessThan3~7_combout  & ( (\mem_read~combout  & (!\deco|LessThan0~3_combout  & \CPU|alu|mux0|mux2|z[0]~11_combout )) ) ) ) # ( !\CPU|alu|mux0|mux2|z[4]~34_combout  & ( 
// !\deco|LessThan3~7_combout  & ( (!\deco|LessThan1~4_combout  & (\mem_read~combout  & (!\deco|LessThan0~3_combout  & \CPU|alu|mux0|mux2|z[0]~11_combout ))) ) ) )

	.dataa(!\deco|LessThan1~4_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan0~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.dataf(!\deco|LessThan3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[0]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[0]~28 .extended_lut = "off";
defparam \CPU|mux1|z[0]~28 .lut_mask = 64'h0020000000300000;
defparam \CPU|mux1|z[0]~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F5FBFFEEFFFFFFE6FFFFF737A7880000017FFF3FFFFC023FFFBF0407FE215FF8003DF04037C001F7ADFF7FBC081003FFFFEFFFFBFBF3FFFFBE8FFFFFAEF0FB000000003FFFEFFDFF010FF7DF82077F101FF8021FF0023BC001FFFFFFFFF8080003FFFFFFFDFDFFF4FFFFBEFFFCFFFFFF5C0000000003FFF9FF7F0087F7EF8007FF8007F8001FF020";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "1BF240FF7EFFFFD8000003FFFFEFF5FEF7FDFFFFFEFFFFFFBFFF0800000400017FFCFFBFC041FFFFE001BF0807FC211EF0213FE220FFFF7FFFEC080007FFFFEFF4FFFFF9FFFFDEFFFBFFFFF9080000E180003FFFFFCFD000FDFBC080DFC003DE100FFC111FE0007B7F7FFFF4000803FFFFEFF6FFEFF9FFFFFBFFFBFFFEFB04001C0020001BFFDFF7F8007FFBE001FF8427FE109FFC100DF0003D7F7FFFFE000803FFFFEFFFFFFFEFFFFFDBFFFBFFFF3F18030008080002FFF7FBFC087FBDF860EFE003EF100E78039FF8003D6AFFFFF8040801FFFFEFFFFF6FEDFFFFDBFFFBFFFFFFCE000020030000BFFFFFFC023FFEF820F7E210EE084E3D0B96FC107DFEFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFD040001FFFFEFF6FF7FFFFFFFFBFFFFFFFFBFFF00004000C0001FFEFFFF031FFFFC103BF112FB800ADB4807F8803E7FFFFFFF840003FFFFEFF6FF6FF7FFFFD7FFF3FFFFBFFF00000000000001FF7F7F8003FFFE003FF1026D0529AB840778883E7FFC7FFF440403FFFFFFFFFF5FF7FFFFDF7FE7FFFFFFFE800007C0020002FFBFFFC003FFBC083FF88077C7FFACC4037E081FFF043FFFA00403FFFFFFFFFF5FFFFFFFDFFFFFFFFFDFFF00004FE400C0007FEFEFE040FFFE003EF880DB83FFE70003FE401FFF908FFFF00401FFFFEFFEFF9FF3FFFFDFFFFFFFFF8FFF0019BFFE8010000FFFF7F0007FFF840F78403FE3DFF78207BC401FFF000FFFE20401FF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFEFF7FFBFF7FFFFDF9FDFFFFFA7FE017F3FFFC0020003FFFFF8307EEF82077C007FC25FBF0223BE040FFE001FFFFA0001FFFFFFF6FFBFFDFFFFDFFFBFFFFFFFFE67FFFFFFF4008000FFFDF8083F77C007BC001FC11FB38003BE201FFD000FFFF20000FFFFEFFEFFBFFFFE2FFFEF7FFFF87FFE7FFFFFFFFE0030007FFEF8001FFFE007FC003EF009DDD8D3FE201EFC001FFFFE0000FFFFFFFEFFDFFCFDD99FEFFFFFFFFFFDFFFFFFFFFFC006003F7F7C0407BBC007DF010EE087A7FDD1DF200DFC044FFFFE0200FFFFEFF7FFFFFCFFFDFFE67FFEEFFCF8FFFFFC7FFFF001001FFF7F000FBFE083DF111FF0807F7FB0DF0209FC0447FFFC0200FFFFEFF6FFDFFF";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "F807BE203DC001FF485FF120F60017FFFF0901FFFFFFFF5FFBFFFFFFFEBFFFFFFFFFFFDBFFFFFFFFFFEFFF0101F7FFC007FF7847FF003FC00BFC1087F920F600AFFFFF1C01FFFE7FFFDFFBFFFFFFFEFFFFFFFFFFC3FBFFFFFFFFFFF7FF0001FBEFC087DFF047FF013EE001DF0066F901F7001FFFFF1C01FFFEFFFFBFFBFFFFFFFAFFFFFFFFFFEFFBFFFFFFFE7FFBFF8083FBFFE003DFF803DE010EF003FF0466F021F6009FFFFE1901FFFEFFFFBFFDFFFFFFFFCFFFFFFFFFFFFBFFFFFFFF7FFFFF8000FDF7F003FFBC01FF000EF105FF046EF000F7003FFFFE0801FFFFFFFF0FFDFFFFFFFFF5FFFFFFFFEFFFFFFFFFFFBFFCFFE041FFFFE041FFF821EF800FE0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "07EE04FEF110FF007FFFFE1901FFFFFFFF8FFFFFDFFFF3FEFFFFFFFFFFFBFFFFEFFFDFFEFFE0007FFBF803EFFC23EF889FF004FF8C76F010FF00AFFFFF9D00FFFCFFFF9FFDFFFFFFF7FFFFFFFFFFFFFBFFFEC07FEFFF7FE0203EFFF021FFFC21EF088F7804FFEC73F810F70097FFFF1000FFFFFFFF8FFDFFEFFFF7FF7FFFFFFFFFFFFFE4005FFFFFBFF8003FFDFC01FFDE01FF888F7800EF40FBF8107F801FFFFF9001FFFFFFFFDFFFFFFFFFF7FFFFFFFFFFFFF7FF40000FF7FFFFF8103F7DF800FFFC01F78007F882EF807FFC907F80FFFFFF9900FFFFFFFFC7FEFFFFFFE7FFCFFFEFFFE7FFFA000007FFFFEFF8001FBEFC107FFC10F7C047F003EF817FFC90";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "7F007BFFFE1801FFF9FFFFD7FF7FFFFFEFFFF7FFFFFFEFF7C0000003FDFFFFFE081FBFFC08FBFE11F7C44FF803FFC07FFC107F80FFFFFF2801FFFFFFFFD7FFFFF7FFEFFFFDFFE7FFFFF600000003FEFFFFFC000FFF7E087FEE01FFC047F802FFC07F7C80FF00BFFFFE2001FFFBFFFFE7FF7FFFFFEFFFFDFFF7FFFFF400000001FF7FFBFF000FDFFF003FEF00FFC00FB802FF807F7C807F80FBFFFF8803FFFBFFFFE7FF7FF7FFEFFFFFBFFFFFEFF000000000FFBFFDFF0007FFBE003DFE00FB8003B8007F82FF7C907F00FFFFFF0803FFF7FFFFF3FFFFFFFFDFFFFFBFFFFFEFF0000000003FFFFEFF820FEFFF843FFE007B8023BC007F80FF78907F82FBFFFF8C";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "03FFF7FFFFE3FFBFFDFFFFFFFFCFFFFFEFE0000000001FFFFFFF8103FFDF001FF6007BC023F840FFC27F7C80FF83FBFFFE1E03FFF7FFFFEFFF7FFDFFBFFFFFFFFFFFF7F0000000001FFFFFFFC103FFFFC03EF7087FC227BC4077C2FD78807709FBFFFF1001FFF7FFFFFDFFBBFDFFFFFFFFF9FDFFFFE0000000001FF7FFBF8001FFEFC21EF7807FC223F840F7C2FF7C81F787FFFFFFA003FFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFF00000000007FFFFDFE083FBEF800FF7887FC007F841F7803E7894F77FFBFFFFB203FFFFFFFFFBFFFEFF7FBFFFFFFF7FFFFBF00000000007FDFFFFE080FFF7C20FFF80FDE007BC0077C27F7887F7FFFFCFFF1C03FFFFFFFFFB";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "FFFF7FFF7FFFFFFF99FFFBF80000000003FEFFFFF000FFF7C20FFF88FDE017FC00F7C23F6887E93FFFBFFF9007FFFFFFFFFBFFFFFFFFFFFFFFFFE7FFFBF00000000007FF7FF7E000FFF7C20FFB80FFE013FC017FC23FF88EFCFFFF7FFF3007FFDFFFFFFD7FFFEFDFFFFFFFFFFFFFF3E00000000003FF7FFBE041FFFFC20FFF00FFC117FE01F7C03FFA60FFFFFEFFFF3483FFDFFFFFFD7FFFFB96FFFFFFFFFEFEFFF00000000003FFFFFBF041FBFFC01FFF807DE113FE017FE07FF9FFFFFFFFFFFFA407FFBFFFFFFD7FEFFEFD7FFFFFFFFF7DFFC00000010003FFDFFBF041FBEF801FFB007DC103DE2177E07FFFFFFFFFFFFFFFA007FFFFFFFFFF7FC7FEFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "FFFFFF9FFFE00000100001FFFFFFE040FBFF820FFF807DC111FE017FC03FFFFFFFFFFFFFFF0007FFBFFFFFFEDF3FFFFF7FFFFFFFFFE7FFC00100801001FFFFF7E000FBEF800FFB807DE113FE207FC07FFFFFFFFFFFEFFFA00FFFFFFFFFFFBE73FFFF8FFFFFFFFFF5FFE00403000001FFFFF7F001FFEF800FFB007DC113FE017FE17FFFFFFFFFFFEFFE0007FF7FFFFFFEA3FBFFFFFFFFFFFFFFFCFFA09818001000FFFFFFE083FBEF800FFB807DC113FE2177C1FFFFFFFFFFFFF7FF680FFE7FFFFFFFB1FBFFFFF9FFFFFFFFFF01C001C0000001FF7FEFF001FFFF800FFF803DC111FE217FC3FFFFFFFFFFFFFFBF781FFEFFFFFFFF2BFBFFFFFDFFFFFFFFFF3F42";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00C0008001FFFFEFF083F7FFC00FFB807DC111FE0137C5FFFFFFFFFFFFFF87381FFFFFFFFFFFCFFFFFFFFCFFFFFFFFFFFE840000000001FEFFFFE083FFFF800FFB887DC111DC213FCBFFFFFFFFFFFFF2F7680FFCFFFFFFFFFBFDFFFFFE7FFFFFFFFF7F000000000003FEFFFFE083FFFF840FFB807DC113DC2177FFFFFFFFFFFFFFFFF6401FFDFFFFFFFF99FEFFFFFF7FFFFFFFFFFF000000000001FDFFFFE081F7DF840FFB887DC101FC017FFFFFFFFFFFFFFFFFFB603FFFFFFFFFFFE1FFFFFFFF7FFFFFFFFFBC000000000001FDFFBFC003F7DF800FFF087DC013FC0177BFFFFFFFFFFFFFFFFDF03FFFFFFFFFFFEDFF7FFFFFFFFFFFFFFFBE000000000007FF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "FFFFC003FFDF041FFB807FE117FE0176FFFFFFFFFFFFFFFFFDF01FFBFFFFFFFFE9FF7FFFFFFFFFFFFFFF3C000000000003FBFFFFC007FFFF041FFB087FE013FE0077FFFFFFFFFFFFFFFFFFD01FFBFFFFFFFFFEFFBFFFFFFFFFFFFFFF7C000000000007FFFFFFE003FFFF041FFF087FE013FC0173FFFFFFFFFFFFFFFFFF807FFFFFFFFFFFF8FFBFFFFFDFFFFFFFFF7E00000000000FFFFEFFC107FFFF041FFF08FFE207FE00FBFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFF5FFFFFFFFFFFFFFFFFEFE00000000000FF7FEFFC107EFFF841FFF08FBC217FE00EFFFFFFFFFFFFFFFFFFFA03FEFFFFFFFFFFF3FFFFFFFDFFFFFFFF9FE00000000000FFFFFFF8107EFBF";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "803EFF08FFE213BC00EFFFFFFFFFFFFFFFFFFF80FFEFFFFFFFFFFE3FCFFFFFFFFFFFFFFFFE80000000001FFFFDFF8103EFFF843EFF807BC203BE029FFFFFFFFFFFFFFFFFFF00FFDFFFFFFFFFFF3FFFFFFFF7FFFFFFF7FEC0000000003FEFFDFF8007EFBF803EF7807B8203BC40BFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFF60000000003FFFFBFF8007FFBF001EF7007B8207FC033FFFFFFFFFFFFFFFFFFF20FFBFFFFFFFFFFFCFF7FFFFFBFFFFFFFFFF60000000017FDFFBFF0207EFBF001FF780FB8027B840BFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFEB7F7FFFFFBFFFFFFDFFF7C00002A87FFFFFFFF0207FFFE081FFF10FBC0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "2FF8417FFFFFFFFFFFFFFFFFFF80FF7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7D0F42FFFFFFFFF7FF020FDFFF001FFF10FFC40FFC42FFFFFFFFFFFFFFFFFFFF01FF7FFFFFFFFFFFFFFDFFFFFDFFFFFFFFFF7FFFEFFFFFFFBFF7FE020FFFFE003FEE10FF8407F841FFFFFFFFFFFFFFFFFFFF03FF7FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFEFFF020FDFFF087FEF01FF800F7807FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFF33FEFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFEFFE0207DF7F007DEE10F700477804FFFFFFFFFFFFFFFFFFFF03FCFFFFFFFFFFFFFEFFFFFFFE7FFFFFFFFFDFFFFFFFFFFF7FFFFC000FDF7E087DFE00FF085F78807FFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFF07FFFFFFFFFFFFFFB87FFFFFFFBFFFFF3FFFAFFFFFFFFFFFFFFFFE000FDF7E083DFC21F7880FF88FFFFFFFFFFFFFFFFFFFFF03FBFFFFFFFFFFFFCFFF7FFFFFDFFFFF7FFFF7FFFFFFFFFEFFFFF8001FFF7C083FDC21F7881FF08B7FFFFFFFFFFFFFFFFFFF87FBFFFFFFFFFFFFFE7FDFFFFF9FFFFF3FFFFBFFFFFFFFFFFFFFFC000FFF7C007FDE03F7000FF0857FFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFF5FDFFFFFEFFFFFFFFEFDFFFFFFFFFDFFBFF8041FFFFE08FBFC01F7109FF80CFFFFFFFFFFFFFFFFFFFE0FF7FFFFFFFFFFFFFF4FFFD7FFA7FFFFDFFFFFFFFFFFFFFFFFFFF0041FBFFC007BBC41F6109FF90D7FFFFFFFFFFFFFFFFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FD1FEFFFFFFFFFFFFFFFDFFFEFFFB3FFFFFFFFFFFFFFFFFFFBFF7FF0001FFFFE00FFF843FF103FF119FFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFBC7E7E57FFBFFFFEFFFFFFFFFFFFFFBFF7FE0040FBFFE10FFF847FE001FE02FFFFFFFFFFFFFFFFFFFF83FDFFFFFFFFFFFFFF9E3F7C7FFFFFFFFF7FEBFDFFFFFFFFFFFFFE0001FFEFC01F7FC43EC017DE0FBFFFFFFFFFFFFFFFFFFF01F9FFFFFFFFFFFFFFFE3FFF1FFDE7FFFF3FFDFEFFFFFFFF7FEFFE0001FBEFC11FF7807EE203FF0FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFDEBFDFBF7DFFFFFFFFEEFFBFFFD82FFFFFFE0083FFDF001EFF887FE223FE0FFFFFFFFFFFFFFFFFFFFF83FBFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image2|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add0~33_sumout ,\image_controller|Add0~29_sumout ,\image_controller|Add0~25_sumout ,\image_controller|Add0~21_sumout ,\image_controller|Add0~17_sumout ,\image_controller|Add0~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ArquiProject.ram0_image_memory2_9748588d.hdl.mif";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image2|altsyncram:RAM_rtl_0|altsyncram_7ae1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "EDFFFFF7FFDFFFFFAAFFFF9FCFFFF400601FDFFE0203DFE001FF801F7802FB9F81FF9009F80447FFFC0201FFFFFFFF7FFFFFDFFFFFFDFFFFFFFF8EFFF1FFFCFFFC00080FFFBF8007DEF843FF088770403BEBB0FF1003FC0007FFFC0200FFFFFFFA7FFFFFFFFFFFDFFFFFFFFFFEFF3FFFFFBFFE80040FFFBF8007FFF000EFC00F78403DE7F0EF8107F80003FFFC0001FFFFFFFEFFE7FFBFFFFFBFFFFFFFFFFFCFFFFFFFEFFFC00003FFDF8001EF7C20FFC04BB84179F8FC6FC10FF00003FFFA0001FFFFDFFB7FF7FFBFFFFF7FFFDFFFFFFEFFFFFFFFF7FFE00207FFFFC083EFFC00FFC407FC003DE1FCFF0107E00003FFF80201FFFFFFFBFFFFFFBFFFFFFFFFEF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFBFFF00007FFEFE041FFBC0077E023FE201BE01F37480E9C0223FFF80001FFFFFFFB7FF7FFFFFFFBFFFFFFFFFFFEFFFFF93FFDFFF80103FBFFE040F7FC00FFC023DC203DF82F976E87DC0227FFFC0001FFFFFFF97FFFFFFFFFFBFFFFEFFFFFFFFFFFF7DFFEFFF80001FBF7F021FFDF003BE001FE009FF037C7C207DE0027FFF90001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFDFFF7FFC0080FFFFE020FFFE003BF003EF1047F827FEF083EC0027FFFC0001FFFFFFFFFFF7FFFFFFFFFFFFF7FFFFFF7FF7FFE7FFFFFE0040FDFBF800FBEF003FF010EE1042F838FDDC83FC0003FFF90001FFFFDFFD7FFFFFBFFFFFFFFFFFFFFFFFBF3FFF";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "FFFF9FFE00407EFFF810FFF7843FF101FE005EFC017E6083FC0107FFF90000FFFF9FFDFFFFFFFFFFFBFFFFFFFFFFFFB7FFFFFFFFCFFF00207EFDFC007DFF803DF809FF882F5C02DF6441EE0107FFF90000FFFFBFFD7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC0003FFEF8007DFBC01FF000770027480239E043EE0017FFFD0100FFFFFFFDFFF3FFBFFFFBFFFFFBFFFFFF9FFFFFFEFFF7FFC0103FFEFE083FFB800FF8887F80277C101FF243FF000FFFFB0100FFFFBFFFBFFFFFFFFFFDFFFFFBFFFFFF9FFFFFFFFFFBFFC0001FFFFC001EFBC01EFC00FF842F9E101DF041FE0007FFFD0000FFFFBFFEFFFFFFBFFFFDFFFFFFFFFFFFDFFFFFFFFFFFFFE008";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "1FFF7F041EFFE11FF8443BC407BE201FE201EF0017FFFF0900FFFFBFFEFFFFFFBFFFFFFFFFFFFFFFFFDFFFFFFFFFFEFFF8001FFFFE000FFFC00FFC003B84132C610DE001F70007FFFD2900FFFF3FFEBFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFDFFE7FF8000FDFBF820F7FE0877C007FC013BE210DF001FF0017FFFD1801FFFFFFFF3FFBFFBFFFFFFFFFFFFFFFFFF7FFFFFFEFFFFFF8000FFFFF021FFEE00FFC023FE007E6211FF020FE001FFFFD3101FFFF7FFF1FFFFFBFFFFFFFFFFFFFFFFFFBFFFFFFF7FFFFFE020FEFDFC10FBEE00FBE223DE207FF081FF121FE0007FFFD1900FFFF7FFF7FF7FFBFFFFEFFFFFFFFFFFFF7FFFFFFFBFFDFFE0003FFDF810FBF";
// synopsys translate_on

// Location: LABCELL_X37_Y37_N42
cyclonev_lcell_comb \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]) # 
// ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) # (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & 
// ( (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) # 
// (\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ))) ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \image_controller|mux3|z[0]~16 (
// Equation(s):
// \image_controller|mux3|z[0]~16_combout  = ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~15_combout ) ) ) ) # ( !\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// \image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( !\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// !\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~15_combout  ) ) )

	.dataa(!\image_controller|image2|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[0]~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_controller|image2|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\image_controller|image2|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~16 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~16 .lut_mask = 64'h00003333AAAABBBB;
defparam \image_controller|mux3|z[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFD83FFD080001C0000000000003FFFFFFFFFFEFFFFFFFE8000020003FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB07DF420000800000000000003FFFFFFFFFFEFFFFFFFB2080010003FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB977F10001800000017E800001FFFFFFFFFFFFFFFFFF8F0600040017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72FF46000400203E3FFFFE5C07FFFFFFFFFFEFFFFFFFCF8000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDE7FF90006000067FFFFFFFFE3BFFFFFFFFFFF3FFFFFFEFC020010001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "977860030000DFFFFFFFFFFFF3FFFFFFFFFFFDFFFFFFDFFC100000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE08008001BFFFD9AFFB2BFF7FFFFFFFFFFFFFFFFFFDFFF000010007FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF97BBE20000013FFD3FFFFFFFF86FFFFFFFFFFFFDFFFFFFCFFE820008003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE96EF0801000BFE8FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFD3FF8000000017FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFEDFE3008009FEBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEBFFD040010003FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF99DB8000002FF3F";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "FFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFBFFF410008003FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF9FDF1008013F3FFFF8E000007E7DFFFFFFFFFFFFFFFFFFFFBFFFC08002001FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFE9BBF002005F5FFF9E00000000021FFFFFFFFFFFFFFFFFFFFBFFFE00001000BFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFC76B880800FDFFF30000000000003FFFFFFFFFFFFFF3FFFFFBFFFE010000001FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF7FFB0200BE7FF20000BF79FFC001FFFFFFFFFFFFFFBFFFFFFFFFFC0C000000FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDFDE40802FFFFA001F8000000018";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "3FFFFFFFFFFFFFFFFFFFFBFFFF802002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5BD88200B8FFA005C000000000005FFFFFFFFFFFFFF8FFFFFFFFFFE000008007FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFEBFFC0422FFFD003000010FEF00001FFFFFFFFFFFFFFFFFFFFBFFFFE00C004003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFB41007BFE8030007C000000F801FFFFFFFFFFFFFFFFFFFFBFFFFF802000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFE0402EFF400801E000000000039FFFFFFFFFFFFFFFFEFFFBFFFFFC000010003FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFBFFF080FBFA0300380000000000003FFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFE7FFDFFFFFE000004001FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF83006FE818038001F81FC078001FFFFFFFFFFFFFFFFFCFFEFFFFFB802006000FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFF37F0001BF8040380033FFFFFFFF3C1FFFFFFFFFFFFFFFFFF7FEFFFFFD8010010007FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFD7FF000F7F00018008FFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFBFF7FFFFDD004008007FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFE7FE200BF4080C019FFFFF807FFFFF3FFFFFFFFFFFFFFFFFFBFF8FFFFFF804000001FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF9EFF0077C0602013FFF03FFFFD0FFFFFFFFFFFFFFFFFFFFFFBF93B";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFF7C00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFE81EF820100BFFE3FFFFFFFFF8EFFFFFFFFFFFFFFFFFFF9FBFFFFFFBC008000007FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF9FC02BE040C0FFF9FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF7FBFFFFFE800000003FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF97FA02F818202FF0FFFFEC8217FFFDFFFFFFFFFFFFFFFFFFFFCFFA5FFFEF802000001FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFDB7F805F840817FDFFFCE000001C7FFFFFFFFFFFFFFFFFFFFFEBFFBEFFFEFC01000000FFFFFFFFFFFBFFFFFFFFFFFFFFFFFF927F02BD18601F9FFF20000000000E7FFFFFFFFFFFFFFFFFFFFFFFDFBFFF7E00000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0007FFFFFFFFFF9FFFFFFFFFFFFFFFFFFF4FE03FC0082FCFFEC000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F002000003FFFFFFFFFFDFFFFFFFFFFFFFFFFFFF42605F0C20BF3FE8000037FFE8000FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFA01004005FFFFFFFFFFCFFFFFFFFFFFFFFFFFEEDBE3F82083FBFE8000120000005617FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FC578020FEFF4000E00000000005FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFCFF804000007FFFFFFFFFFFFFFFFFFFFFFFFFFFCCFFEFF1003FFFE0018000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC02008007FFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFF7FFFFFFFFFFFFFFFFF3FF9FC010BCFD0010000F80003EC03FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF3FE01000003FFFFFFFFFF9FFFFFFFFFFFFFFFFEEFFBF8800FBF401800700000000057FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFF00800003FFFFFFFFFFDFFFFFFFFFFFFFFFF7FFF9E008FEFE00C00E00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFF80401000FFFFFFFFFFDFFFFFFFFFFFFFFFF5DFF3803177E8060140002E43C7001FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE7FC02008007FFFFFFFFFFFFFFFFFFFFFFFFFF3BFFF0045EFA07008003B7FFFFFE71FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFBFE01004003FFFFFFFFFF7FFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFE2FFE22FFFF9FFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFC3800000037FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF1000000000001FF3FFFFFDFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF60000000000000773FFFFDEFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE6000000000000005FDFFFFEEFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFEFFE40000000000000003FFFFFFF6FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF600000000000000003FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFA000000000000000009FDFFFFFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FD00000017F7EF8000018FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC00001F000000007002F3EFFFFFEDFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFA000";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "0E000000000000E7F9FFFFFFFEFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D0003C00000000000000BFEAFFFFFF6FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000180000000000000001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C00080000000000000001BFFDFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF800C00000000000000000FFFFFFFFFFF7FFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A0070000005FE07BFC0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "003FFFBFFFFFFBFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801000007A000000005E01FFF7FFFFFFBD7FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000380000000000003FFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE780400058000000000000003FFD0CFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE01800300000010400000003FFFFEFFFFFBC03FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB80000180001C7FFFFC1C0007FFEFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "FFF00FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50600100019FFFFFFFFFF9407FFBFDFFFFFEE002FFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C0000C0077FFFFFFFFFFFFFE3FFAFFFFFFFFF0003FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30200C000FFFFEFBEBFFFFFFFFFFCFFFFFFFE70000FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0802005FFF85FFFFFE03FFFFBFFFFFFFFFFEF8000BFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8200802FFC3FFFFFFFFFFCFFFBFFEFFEFFFFCFC0002FFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000400FFC7FFFFFFFFFFFFE7CFFFFFFFEFFFDF80000FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD410180BFCFFFFFD5003FFFFFF1FFFEFFFF7FFDFC80000FFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF860407FDFFFF1C000000A1FFF3FFFFFFFFFFFEFE20000FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF680302FCFFFC8000000000067CFFFFFFFFFEF3FBD080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE520C0FF7FFD00000000000001DFFFFFFFFFE77FFF0200017FFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDAC105F1FF200005FFFFD000007FFFFFF8FFF371FF0080003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF390417FFFB0003C00000003A0D7FFFFFFD3FF7FFCF0020001FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE76105F3FD8038000000000003FFFFFFFFFFFF7FFF780080003FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD0417BFE80500000000000001FFFFFFFFFFFFBFFF780000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE105E7F403000000000000001FFFFFFFFF9FFBFFF3800000007FFFFFFFFFFFFFDFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFF3C2179FB01000000000000000FFFFFFFFFFEFFFFFFDC00040005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC81EFE0380000000000000007FFFFFFFFFFFF7FFFDB00010001FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE913BF2080000006580002BC07FFFFFFFFFDFF7FFFDCC0004000BFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF943EFE0400000340000000003FFFFFFFFFFF9FFFFFFF300020003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB48FBF81000000000000000001FFFFFFFFFFFFFFFFFF608000C000FFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N45
cyclonev_lcell_comb \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) # 
// (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0])) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout )))) ) ) )

	.dataa(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image4|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add2~33_sumout ,\image_controller|Add2~29_sumout ,\image_controller|Add2~25_sumout ,\image_controller|Add2~21_sumout ,\image_controller|Add2~17_sumout ,\image_controller|Add2~13_sumout ,\mux4|z[6]~15_wirecell_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .init_file = "db/ArquiProject.ram0_image_memory2_b5b2cf11.hdl.mif";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image4|altsyncram:RAM_rtl_0|altsyncram_ode1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41A313D89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EFFFFF16DFE56FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFFFFFFFFD7FFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFF7BFFFFC9FFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47FFFFFFFFFEFF6FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFC7FF7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFDFC5FFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFEFFFEFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFBFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF7FFD9FFFFFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDFFFFFFFFFFFFFFFE7FFEFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFCFFFFEE7FFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFBFFFFFB7FFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N18
cyclonev_lcell_comb \image_controller|mux3|z[0]~18 (
// Equation(s):
// \image_controller|mux3|z[0]~18_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~17_combout ) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \image_controller|mux3|z[0]~17_combout  ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(!\image_controller|mux3|z[0]~17_combout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~18 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~18 .lut_mask = 64'h0000CCCC00FFCCFF;
defparam \image_controller|mux3|z[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N27
cyclonev_lcell_comb \image_controller|mux3|z[0]~19 (
// Equation(s):
// \image_controller|mux3|z[0]~19_combout  = ( \image_controller|mux3|z[0]~16_combout  & ( \image_controller|mux3|z[0]~18_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~10_combout ) # 
// (\image_controller|mux3|z[2]~13_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[0]~16_combout  & ( \image_controller|mux3|z[0]~18_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[0]~16_combout  & ( !\image_controller|mux3|z[0]~18_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~10_combout ) # 
// (\image_controller|mux3|z[2]~13_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~11_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~13_combout ),
	.datad(!\image_controller|mux3|z[2]~10_combout ),
	.datae(!\image_controller|mux3|z[0]~16_combout ),
	.dataf(!\image_controller|mux3|z[0]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~19 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~19 .lut_mask = 64'h0000022255555777;
defparam \image_controller|mux3|z[0]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \CPU|mux1|z[0]~30 (
// Equation(s):
// \CPU|mux1|z[0]~30_combout  = ( \CPU|alu|mux0|mux2|z[3]~8_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|mux0|mux2|z[4]~32_combout  & ((!\CPU|alu|mux0|mux2|z[2]~9_combout ) # (\CPU|alu|mux0|mux2|z[1]~37_combout )))) # 
// (\CPU|alu|mux0|mux2|z[13]~7_combout  & (((\CPU|alu|mux0|mux2|z[1]~37_combout )))) ) ) # ( !\CPU|alu|mux0|mux2|z[3]~8_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (!\CPU|alu|mux0|mux2|z[1]~37_combout  & (!\CPU|alu|mux0|mux2|z[2]~9_combout  $ 
// (\CPU|alu|mux0|mux2|z[4]~32_combout )))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[1]~37_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[0]~30 .extended_lut = "off";
defparam \CPU|mux1|z[0]~30 .lut_mask = 64'h8200820080F580F5;
defparam \CPU|mux1|z[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \deco|deco_btn|mux_selec~1 (
// Equation(s):
// \deco|deco_btn|mux_selec~1_combout  = ( !\CPU|alu|mux0|mux2|z[1]~12_combout  & ( (!\CPU|alu|mux0|mux2|z[0]~11_combout  & (!\CPU|alu|mux0|mux2|z[3]~8_combout  $ (!\CPU|alu|mux0|mux2|z[4]~34_combout ))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|deco_btn|mux_selec~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|deco_btn|mux_selec~1 .extended_lut = "off";
defparam \deco|deco_btn|mux_selec~1 .lut_mask = 64'h5A005A0000000000;
defparam \deco|deco_btn|mux_selec~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N27
cyclonev_lcell_comb \deco|deco_btn|mux_selec~2 (
// Equation(s):
// \deco|deco_btn|mux_selec~2_combout  = ( \deco|deco_btn|mux_selec~1_combout  & ( (\CPU|alu|mux0|mux2|z[5]~35_combout  & (\CPU|alu|mux0|mux2|z[6]~38_combout  & !\CPU|alu|mux0|mux2|z[2]~21_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[5]~35_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[6]~38_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[2]~21_combout ),
	.datae(gnd),
	.dataf(!\deco|deco_btn|mux_selec~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|deco_btn|mux_selec~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|deco_btn|mux_selec~2 .extended_lut = "off";
defparam \deco|deco_btn|mux_selec~2 .lut_mask = 64'h0000000003000300;
defparam \deco|deco_btn|mux_selec~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \deco|deco_btn|mux_selec~0 (
// Equation(s):
// \deco|deco_btn|mux_selec~0_combout  = ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( \CPU|alu|mux0|mux2|z[6]~38_combout  & ( (\CPU|alu|mux0|mux2|z[3]~8_combout  & (\CPU|alu|mux0|mux2|z[5]~35_combout  & (!\CPU|alu|mux0|mux2|z[1]~12_combout  & 
// !\CPU|alu|mux0|mux2|z[4]~34_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[3]~8_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[5]~35_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[6]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|deco_btn|mux_selec~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|deco_btn|mux_selec~0 .extended_lut = "off";
defparam \deco|deco_btn|mux_selec~0 .lut_mask = 64'h0000000010000000;
defparam \deco|deco_btn|mux_selec~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \btn[0]~input (
	.i(btn[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[0]~input_o ));
// synopsys translate_off
defparam \btn[0]~input .bus_hold = "false";
defparam \btn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \ff0|q~1 (
// Equation(s):
// \ff0|q~1_combout  = ( \reset~input_o  & ( !\btn[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\btn[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ff0|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ff0|q~1 .extended_lut = "off";
defparam \ff0|q~1 .lut_mask = 64'h0000FFFF00000000;
defparam \ff0|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N21
cyclonev_lcell_comb \ff0|q[0]~0 (
// Equation(s):
// \ff0|q[0]~0_combout  = ( \im|Mux7~2_combout  & ( (!\reset~input_o ) # ((\im|Mux4~0_combout  & !\im|Mux3~2_combout )) ) ) # ( !\im|Mux7~2_combout  & ( !\reset~input_o  ) )

	.dataa(!\im|Mux4~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\im|Mux3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ff0|q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ff0|q[0]~0 .extended_lut = "off";
defparam \ff0|q[0]~0 .lut_mask = 64'hCCCCCCCCDCDCDCDC;
defparam \ff0|q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N20
dffeas \ff0|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ff0|q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ff0|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ff0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ff0|q[0] .is_wysiwyg = "true";
defparam \ff0|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \btn[2]~input (
	.i(btn[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[2]~input_o ));
// synopsys translate_off
defparam \btn[2]~input .bus_hold = "false";
defparam \btn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \ff2|q~0 (
// Equation(s):
// \ff2|q~0_combout  = ( \reset~input_o  & ( !\btn[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\btn[2]~input_o ),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ff2|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ff2|q~0 .extended_lut = "off";
defparam \ff2|q~0 .lut_mask = 64'h00000000FF00FF00;
defparam \ff2|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \ff2|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ff2|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ff0|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ff2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ff2|q[0] .is_wysiwyg = "true";
defparam \ff2|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \btn[1]~input (
	.i(btn[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\btn[1]~input_o ));
// synopsys translate_off
defparam \btn[1]~input .bus_hold = "false";
defparam \btn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \ff1|q~0 (
// Equation(s):
// \ff1|q~0_combout  = ( !\btn[1]~input_o  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\btn[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ff1|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ff1|q~0 .extended_lut = "off";
defparam \ff1|q~0 .lut_mask = 64'h3333333300000000;
defparam \ff1|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N44
dffeas \ff1|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ff1|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ff0|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ff1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ff1|q[0] .is_wysiwyg = "true";
defparam \ff1|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N6
cyclonev_lcell_comb \CPU|mux1|z[0]~29 (
// Equation(s):
// \CPU|mux1|z[0]~29_combout  = ( \ff1|q [0] & ( (!\deco|deco_btn|mux_selec~2_combout  & (\deco|deco_btn|mux_selec~0_combout )) # (\deco|deco_btn|mux_selec~2_combout  & ((!\deco|deco_btn|mux_selec~0_combout  & ((\ff2|q [0]))) # 
// (\deco|deco_btn|mux_selec~0_combout  & (\ff0|q [0])))) ) ) # ( !\ff1|q [0] & ( (\deco|deco_btn|mux_selec~2_combout  & ((!\deco|deco_btn|mux_selec~0_combout  & ((\ff2|q [0]))) # (\deco|deco_btn|mux_selec~0_combout  & (\ff0|q [0])))) ) )

	.dataa(!\deco|deco_btn|mux_selec~2_combout ),
	.datab(!\deco|deco_btn|mux_selec~0_combout ),
	.datac(!\ff0|q [0]),
	.datad(!\ff2|q [0]),
	.datae(gnd),
	.dataf(!\ff1|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[0]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[0]~29 .extended_lut = "off";
defparam \CPU|mux1|z[0]~29 .lut_mask = 64'h0145014523672367;
defparam \CPU|mux1|z[0]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
cyclonev_lcell_comb \CPU|mux1|z[0]~31 (
// Equation(s):
// \CPU|mux1|z[0]~31_combout  = ( \comb~12_combout  & ( \CPU|mux1|z[0]~29_combout  & ( (\CPU|alu|mux0|mux2|z[0]~11_combout  & !\mem_read~combout ) ) ) ) # ( !\comb~12_combout  & ( \CPU|mux1|z[0]~29_combout  & ( (!\mem_read~combout  & 
// (\CPU|alu|mux0|mux2|z[0]~11_combout )) # (\mem_read~combout  & (((\CPU|mux1|z[0]~30_combout ) # (\deco|LessThan0~3_combout )))) ) ) ) # ( \comb~12_combout  & ( !\CPU|mux1|z[0]~29_combout  & ( (\CPU|alu|mux0|mux2|z[0]~11_combout  & !\mem_read~combout ) ) ) 
// ) # ( !\comb~12_combout  & ( !\CPU|mux1|z[0]~29_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[0]~11_combout )) # (\mem_read~combout  & (((!\deco|LessThan0~3_combout  & \CPU|mux1|z[0]~30_combout )))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan0~3_combout ),
	.datad(!\CPU|mux1|z[0]~30_combout ),
	.datae(!\comb~12_combout ),
	.dataf(!\CPU|mux1|z[0]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[0]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[0]~31 .extended_lut = "off";
defparam \CPU|mux1|z[0]~31 .lut_mask = 64'h4474444447774444;
defparam \CPU|mux1|z[0]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N3
cyclonev_lcell_comb \CPU|rf|rf~18 (
// Equation(s):
// \CPU|rf|rf~18_combout  = ( \image_controller|mux3|z[0]~19_combout  & ( \CPU|mux1|z[0]~31_combout  & ( \reset~input_o  ) ) ) # ( !\image_controller|mux3|z[0]~19_combout  & ( \CPU|mux1|z[0]~31_combout  & ( \reset~input_o  ) ) ) # ( 
// \image_controller|mux3|z[0]~19_combout  & ( !\CPU|mux1|z[0]~31_combout  & ( (\reset~input_o  & ((\CPU|mux1|z[0]~28_combout ) # (\CPU|mux1|z[0]~27_combout ))) ) ) ) # ( !\image_controller|mux3|z[0]~19_combout  & ( !\CPU|mux1|z[0]~31_combout  & ( 
// (\reset~input_o  & (((\CPU|mux1|z[0]~27_combout  & \image_controller|mux3|z[0]~14_combout )) # (\CPU|mux1|z[0]~28_combout ))) ) ) )

	.dataa(!\CPU|mux1|z[0]~27_combout ),
	.datab(!\reset~input_o ),
	.datac(!\CPU|mux1|z[0]~28_combout ),
	.datad(!\image_controller|mux3|z[0]~14_combout ),
	.datae(!\image_controller|mux3|z[0]~19_combout ),
	.dataf(!\CPU|mux1|z[0]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~18 .extended_lut = "off";
defparam \CPU|rf|rf~18 .lut_mask = 64'h0313131333333333;
defparam \CPU|rf|rf~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N8
dffeas \CPU|ff|q[0] (
	.clk(\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|ff|q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[0] .is_wysiwyg = "true";
defparam \CPU|ff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N45
cyclonev_lcell_comb \CPU|mux3|z[0]~101 (
// Equation(s):
// \CPU|mux3|z[0]~101_combout  = ( \CPU|mux3|z[7]~5_combout  & ( (!\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[8][0]~q ))) # (\CPU|mux3|z[7]~6_combout  & (\CPU|rf|rf[10][0]~q )) ) ) # ( !\CPU|mux3|z[7]~5_combout  & ( (\CPU|rf|rf[9][0]~q  & 
// \CPU|mux3|z[7]~6_combout ) ) )

	.dataa(!\CPU|rf|rf[10][0]~q ),
	.datab(!\CPU|rf|rf[9][0]~q ),
	.datac(!\CPU|rf|rf[8][0]~q ),
	.datad(!\CPU|mux3|z[7]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~101 .extended_lut = "off";
defparam \CPU|mux3|z[0]~101 .lut_mask = 64'h003300330F550F55;
defparam \CPU|mux3|z[0]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N9
cyclonev_lcell_comb \CPU|mux3|z[0]~102 (
// Equation(s):
// \CPU|mux3|z[0]~102_combout  = ( \CPU|mux3|z[0]~88_combout  & ( \CPU|mux3|z[0]~87_combout  & ( (!\CPU|mux3|z[7]~0_combout ) # ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q [0])) # (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[0]~101_combout )))) ) ) ) # ( 
// !\CPU|mux3|z[0]~88_combout  & ( \CPU|mux3|z[0]~87_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((!\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q [0])) # (\CPU|mux3|z[7]~3_combout  & 
// ((\CPU|mux3|z[0]~101_combout ))))) ) ) ) # ( \CPU|mux3|z[0]~88_combout  & ( !\CPU|mux3|z[0]~87_combout  & ( (!\CPU|mux3|z[7]~0_combout  & (((\CPU|mux3|z[7]~3_combout )))) # (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q [0])) # 
// (\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[0]~101_combout ))))) ) ) ) # ( !\CPU|mux3|z[0]~88_combout  & ( !\CPU|mux3|z[0]~87_combout  & ( (\CPU|mux3|z[7]~0_combout  & ((!\CPU|mux3|z[7]~3_combout  & (\CPU|ff|q [0])) # (\CPU|mux3|z[7]~3_combout  & 
// ((\CPU|mux3|z[0]~101_combout ))))) ) ) )

	.dataa(!\CPU|mux3|z[7]~0_combout ),
	.datab(!\CPU|ff|q [0]),
	.datac(!\CPU|mux3|z[0]~101_combout ),
	.datad(!\CPU|mux3|z[7]~3_combout ),
	.datae(!\CPU|mux3|z[0]~88_combout ),
	.dataf(!\CPU|mux3|z[0]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~102 .extended_lut = "off";
defparam \CPU|mux3|z[0]~102 .lut_mask = 64'h110511AFBB05BBAF;
defparam \CPU|mux3|z[0]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N42
cyclonev_lcell_comb \CPU|mux3|z[0]~125 (
// Equation(s):
// \CPU|mux3|z[0]~125_combout  = ( \CPU|mux3|z[0]~102_combout  & ( !\CPU|decode|mov_src~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|decode|mov_src~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[0]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[0]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[0]~125 .extended_lut = "off";
defparam \CPU|mux3|z[0]~125 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|mux3|z[0]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  = ( \CPU|mux3|z[19]~115_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout )) ) ) # ( !\CPU|mux3|z[19]~115_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout ) # ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout  & 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout )) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[19]~17_combout ),
	.datab(gnd),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~2_combout ),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[19]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0 .lut_mask = 64'hFAAAFAAAA000A000;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[20]~23 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[20]~23_combout  = ( \CPU|alu|arithmetic|mul|s [20] & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & 
// ((\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( !\CPU|alu|arithmetic|mul|s [20] & ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  & ( 
// (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout  & !\CPU|alu|mux0|mux2|z[13]~7_combout )) ) ) ) # ( \CPU|alu|arithmetic|mul|s [20] & ( 
// !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout ) # (\CPU|decode|mux1|z[1]~1_combout ))) ) ) ) # ( 
// !\CPU|alu|arithmetic|mul|s [20] & ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout  & 
// !\CPU|alu|mux0|mux2|z[13]~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datae(!\CPU|alu|arithmetic|mul|s [20]),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[20]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[20]~23 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[20]~23 .lut_mask = 64'hC000F3000C003F00;
defparam \CPU|alu|mux0|mux2|z[20]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N27
cyclonev_lcell_comb \CPU|rf|rf~22 (
// Equation(s):
// \CPU|rf|rf~22_combout  = ( \comb~12_combout  & ( (\reset~input_o  & (!\mem_read~combout  & \CPU|alu|mux0|mux2|z[20]~23_combout )) ) ) # ( !\comb~12_combout  & ( (\reset~input_o  & ((!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[20]~23_combout )) # 
// (\mem_read~combout  & ((\mux1|z[9]~1_combout ))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\mem_read~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[20]~23_combout ),
	.datad(!\mux1|z[9]~1_combout ),
	.datae(gnd),
	.dataf(!\comb~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rf~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rf~22 .extended_lut = "off";
defparam \CPU|rf|rf~22 .lut_mask = 64'h0415041504040404;
defparam \CPU|rf|rf~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N35
dffeas \CPU|rf|rf[5][20] (
	.clk(!\divisor|clk25Mhz~q ),
	.d(gnd),
	.asdata(\CPU|rf|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|rf|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rf|rf[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rf|rf[5][20] .is_wysiwyg = "true";
defparam \CPU|rf|rf[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N33
cyclonev_lcell_comb \CPU|mux3|z[20]~107 (
// Equation(s):
// \CPU|mux3|z[20]~107_combout  = ( \CPU|rf|rf[4][20]~q  & ( \CPU|rf|rf[6][20]~q  & ( (!\CPU|mux_reg1|z[0]~1_combout ) # ((!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][20]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[7][20]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[4][20]~q  & ( \CPU|rf|rf[6][20]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][20]~q  & ((\CPU|mux_reg1|z[0]~1_combout )))) # (\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[7][20]~q )))) ) ) ) # ( 
// \CPU|rf|rf[4][20]~q  & ( !\CPU|rf|rf[6][20]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout )) # (\CPU|rf|rf[5][20]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|rf|rf[7][20]~q  & \CPU|mux_reg1|z[0]~1_combout )))) ) ) ) # ( 
// !\CPU|rf|rf[4][20]~q  & ( !\CPU|rf|rf[6][20]~q  & ( (\CPU|mux_reg1|z[0]~1_combout  & ((!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[5][20]~q )) # (\CPU|mux_reg1|z[1]~0_combout  & ((\CPU|rf|rf[7][20]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[5][20]~q ),
	.datab(!\CPU|mux_reg1|z[1]~0_combout ),
	.datac(!\CPU|rf|rf[7][20]~q ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|rf|rf[4][20]~q ),
	.dataf(!\CPU|rf|rf[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[20]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[20]~107 .extended_lut = "off";
defparam \CPU|mux3|z[20]~107 .lut_mask = 64'h0047CC473347FF47;
defparam \CPU|mux3|z[20]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \CPU|mux3|z[20]~106 (
// Equation(s):
// \CPU|mux3|z[20]~106_combout  = ( \CPU|rf|rf[3][20]~q  & ( \CPU|rf|rf[0][20]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout )) # (\CPU|rf|rf[1][20]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|mux_reg1|z[0]~1_combout ) # 
// (\CPU|rf|rf[2][20]~q )))) ) ) ) # ( !\CPU|rf|rf[3][20]~q  & ( \CPU|rf|rf[0][20]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (((!\CPU|mux_reg1|z[0]~1_combout )) # (\CPU|rf|rf[1][20]~q ))) # (\CPU|mux_reg1|z[1]~0_combout  & (((\CPU|rf|rf[2][20]~q  & 
// !\CPU|mux_reg1|z[0]~1_combout )))) ) ) ) # ( \CPU|rf|rf[3][20]~q  & ( !\CPU|rf|rf[0][20]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][20]~q  & ((\CPU|mux_reg1|z[0]~1_combout )))) # (\CPU|mux_reg1|z[1]~0_combout  & 
// (((\CPU|mux_reg1|z[0]~1_combout ) # (\CPU|rf|rf[2][20]~q )))) ) ) ) # ( !\CPU|rf|rf[3][20]~q  & ( !\CPU|rf|rf[0][20]~q  & ( (!\CPU|mux_reg1|z[1]~0_combout  & (\CPU|rf|rf[1][20]~q  & ((\CPU|mux_reg1|z[0]~1_combout )))) # (\CPU|mux_reg1|z[1]~0_combout  & 
// (((\CPU|rf|rf[2][20]~q  & !\CPU|mux_reg1|z[0]~1_combout )))) ) ) )

	.dataa(!\CPU|rf|rf[1][20]~q ),
	.datab(!\CPU|rf|rf[2][20]~q ),
	.datac(!\CPU|mux_reg1|z[1]~0_combout ),
	.datad(!\CPU|mux_reg1|z[0]~1_combout ),
	.datae(!\CPU|rf|rf[3][20]~q ),
	.dataf(!\CPU|rf|rf[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[20]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[20]~106 .extended_lut = "off";
defparam \CPU|mux3|z[20]~106 .lut_mask = 64'h0350035FF350F35F;
defparam \CPU|mux3|z[20]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N9
cyclonev_lcell_comb \CPU|mux3|z[20]~108 (
// Equation(s):
// \CPU|mux3|z[20]~108_combout  = ( \CPU|rf|rf[8][20]~q  & ( (!\CPU|mux3|z[7]~5_combout  & (\CPU|mux3|z[7]~6_combout  & ((\CPU|rf|rf[9][20]~q )))) # (\CPU|mux3|z[7]~5_combout  & ((!\CPU|mux3|z[7]~6_combout ) # ((\CPU|rf|rf[10][20]~q )))) ) ) # ( 
// !\CPU|rf|rf[8][20]~q  & ( (\CPU|mux3|z[7]~6_combout  & ((!\CPU|mux3|z[7]~5_combout  & ((\CPU|rf|rf[9][20]~q ))) # (\CPU|mux3|z[7]~5_combout  & (\CPU|rf|rf[10][20]~q )))) ) )

	.dataa(!\CPU|mux3|z[7]~5_combout ),
	.datab(!\CPU|mux3|z[7]~6_combout ),
	.datac(!\CPU|rf|rf[10][20]~q ),
	.datad(!\CPU|rf|rf[9][20]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[20]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[20]~108 .extended_lut = "off";
defparam \CPU|mux3|z[20]~108 .lut_mask = 64'h0123012345674567;
defparam \CPU|mux3|z[20]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N24
cyclonev_lcell_comb \CPU|mux3|z[20]~109 (
// Equation(s):
// \CPU|mux3|z[20]~109_combout  = ( \CPU|mux3|z[20]~108_combout  & ( (!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout  $ (((!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ) # (!\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout )))) # 
// (\CPU|mux3|z[7]~3_combout ) ) ) # ( !\CPU|mux3|z[20]~108_combout  & ( (!\CPU|mux3|z[7]~3_combout  & (!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout  $ (((!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ) # 
// (!\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout ))))) ) )

	.dataa(!\CPU|mux3|z[7]~3_combout ),
	.datab(!\CPU|adder1|generate_N_bit_Adder[19].f|s~combout ),
	.datac(!\CPU|adder1|generate_N_bit_Adder[20].f|s~combout ),
	.datad(!\CPU|adder2|generate_N_bit_Adder[18].f|c_out~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|mux3|z[20]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[20]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[20]~109 .extended_lut = "off";
defparam \CPU|mux3|z[20]~109 .lut_mask = 64'h0A280A285F7D5F7D;
defparam \CPU|mux3|z[20]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \CPU|mux3|z[20]~110 (
// Equation(s):
// \CPU|mux3|z[20]~110_combout  = ( \CPU|mux3|z[7]~0_combout  & ( \CPU|mux3|z[20]~109_combout  & ( !\CPU|decode|mov_src~2_combout  ) ) ) # ( !\CPU|mux3|z[7]~0_combout  & ( \CPU|mux3|z[20]~109_combout  & ( (!\CPU|decode|mov_src~2_combout  & 
// ((!\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[20]~106_combout ))) # (\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[20]~107_combout )))) ) ) ) # ( !\CPU|mux3|z[7]~0_combout  & ( !\CPU|mux3|z[20]~109_combout  & ( (!\CPU|decode|mov_src~2_combout  & 
// ((!\CPU|mux3|z[7]~3_combout  & ((\CPU|mux3|z[20]~106_combout ))) # (\CPU|mux3|z[7]~3_combout  & (\CPU|mux3|z[20]~107_combout )))) ) ) )

	.dataa(!\CPU|mux3|z[20]~107_combout ),
	.datab(!\CPU|mux3|z[7]~3_combout ),
	.datac(!\CPU|decode|mov_src~2_combout ),
	.datad(!\CPU|mux3|z[20]~106_combout ),
	.datae(!\CPU|mux3|z[7]~0_combout ),
	.dataf(!\CPU|mux3|z[20]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux3|z[20]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux3|z[20]~110 .extended_lut = "off";
defparam \CPU|mux3|z[20]~110 .lut_mask = 64'h10D0000010D0F0F0;
defparam \CPU|mux3|z[20]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0 (
// Equation(s):
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout  = ( \CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & ( !\CPU|mux3|z[20]~110_combout  ) ) # ( !\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout  & ( \CPU|mux3|z[20]~110_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|mux3|z[20]~110_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|mux0|z[20]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0 .extended_lut = "off";
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N3
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[20]~20 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[20]~20_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout )) # 
// (\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|mul|s [20]))) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((\CPU|alu|arithmetic|mul|s [20]))) ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|s~0_combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [20]),
	.datae(gnd),
	.dataf(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[19].f|c_out~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[20]~20 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[20]~20 .lut_mask = 64'hC0F3C0F30C3F0C3F;
defparam \CPU|alu|mux0|mux2|z[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N36
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[22]~36 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[22]~36_combout  = ( \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  $ 
// (((!\CPU|mux3|z[21]~118_combout ) # (!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( \CPU|alu|arithmetic|mul|s [22] & ( 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  $ (((!\CPU|mux3|z[21]~118_combout  & !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout )))) # (\CPU|decode|mux1|z[1]~1_combout ) ) ) ) # ( 
// \CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  $ (((!\CPU|mux3|z[21]~118_combout 
// ) # (!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ))))) ) ) ) # ( !\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout  & ( !\CPU|alu|arithmetic|mul|s [22] & ( (!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout  $ (((!\CPU|mux3|z[21]~118_combout  & !\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ))))) ) ) )

	.dataa(!\CPU|mux3|z[21]~118_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[22].f|s~0_combout ),
	.datac(!\CPU|alu|arithmetic|adder|mux0|z[21]~15_combout ),
	.datad(!\CPU|decode|mux1|z[1]~1_combout ),
	.datae(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[20].f|c_out~0_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[22]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[22]~36 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[22]~36 .lut_mask = 64'h6C0036006CFF36FF;
defparam \CPU|alu|mux0|mux2|z[22]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N24
cyclonev_lcell_comb \deco|LessThan1~4 (
// Equation(s):
// \deco|LessThan1~4_combout  = ( \deco|LessThan1~3_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (((!\deco|LessThan0~0_combout ) # (\CPU|alu|mux0|mux2|z[22]~36_combout )) # (\CPU|alu|mux0|mux2|z[20]~20_combout ))) ) ) # ( !\deco|LessThan1~3_combout  
// & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) )

	.dataa(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datab(!\deco|LessThan0~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[22]~36_combout ),
	.datae(gnd),
	.dataf(!\deco|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan1~4 .extended_lut = "off";
defparam \deco|LessThan1~4 .lut_mask = 64'hF0F0F0F0D0F0D0F0;
defparam \deco|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N51
cyclonev_lcell_comb \CPU|mux1|z[9]~1 (
// Equation(s):
// \CPU|mux1|z[9]~1_combout  = ( \deco|LessThan3~7_combout  & ( \deco|LessThan0~3_combout  & ( (\CPU|alu|mux0|mux2|z[9]~18_combout  & !\mem_read~combout ) ) ) ) # ( !\deco|LessThan3~7_combout  & ( \deco|LessThan0~3_combout  & ( 
// (\CPU|alu|mux0|mux2|z[9]~18_combout  & !\mem_read~combout ) ) ) ) # ( \deco|LessThan3~7_combout  & ( !\deco|LessThan0~3_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[9]~18_combout )) # (\mem_read~combout  & ((!\mux1|z[9]~0_combout ))) ) ) ) # 
// ( !\deco|LessThan3~7_combout  & ( !\deco|LessThan0~3_combout  & ( (!\mem_read~combout  & (((\CPU|alu|mux0|mux2|z[9]~18_combout )))) # (\mem_read~combout  & (!\deco|LessThan1~4_combout  & ((!\mux1|z[9]~0_combout )))) ) ) )

	.dataa(!\deco|LessThan1~4_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[9]~18_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\mux1|z[9]~0_combout ),
	.datae(!\deco|LessThan3~7_combout ),
	.dataf(!\deco|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[9]~1 .extended_lut = "off";
defparam \CPU|mux1|z[9]~1 .lut_mask = 64'h3A303F3030303030;
defparam \CPU|mux1|z[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N53
dffeas \CPU|ff|q[9] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[9]~feeder_combout ),
	.asdata(\CPU|mux1|z[9]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[9] .is_wysiwyg = "true";
defparam \CPU|ff|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \im|Mux5~2 (
// Equation(s):
// \im|Mux5~2_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [5] & (\CPU|ff|q [4])) # (\CPU|ff|q [5] & ((!\CPU|ff|q [6]))))) # (\CPU|ff|q [8] & (!\CPU|ff|q [4] $ ((!\CPU|ff|q [6])))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [3] 
// & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [6] & (!\CPU|ff|q [8] $ (!\CPU|ff|q [5]))) # (\CPU|ff|q [6] & (\CPU|ff|q [8] & \CPU|ff|q [5])))) # (\CPU|ff|q [4] & (!\CPU|ff|q [6])) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [4] & (!\CPU|ff|q [5] $ 
// (((!\CPU|ff|q [8]) # (\CPU|ff|q [6]))))) # (\CPU|ff|q [4] & (!\CPU|ff|q [8] & (!\CPU|ff|q [6] $ (\CPU|ff|q [5])))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [4] & ((!\CPU|ff|q [6] & (\CPU|ff|q [8] & !\CPU|ff|q [5])) # (\CPU|ff|q [6] & 
// ((\CPU|ff|q [5]))))) # (\CPU|ff|q [4] & (!\CPU|ff|q [6] $ ((\CPU|ff|q [8])))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [6]),
	.datac(!\CPU|ff|q [8]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~2 .extended_lut = "off";
defparam \im|Mux5~2 .lut_mask = 64'h496348B24CC656C6;
defparam \im|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N42
cyclonev_lcell_comb \im|Mux5~3 (
// Equation(s):
// \im|Mux5~3_combout  = ( \CPU|ff|q [3] & ( \CPU|ff|q [5] & ( (\CPU|ff|q [2] & !\CPU|ff|q [4]) ) ) ) # ( \CPU|ff|q [3] & ( !\CPU|ff|q [5] & ( (\CPU|ff|q [2] & \CPU|ff|q [4]) ) ) ) # ( !\CPU|ff|q [3] & ( !\CPU|ff|q [5] & ( (!\CPU|ff|q [2] & \CPU|ff|q [4]) ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [4]),
	.datae(!\CPU|ff|q [3]),
	.dataf(!\CPU|ff|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~3 .extended_lut = "off";
defparam \im|Mux5~3 .lut_mask = 64'h00F0000F00000F00;
defparam \im|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \im|Mux5~1 (
// Equation(s):
// \im|Mux5~1_combout  = ( \CPU|ff|q [4] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [8] & ((!\CPU|ff|q [5] & ((!\CPU|ff|q [6]) # (\CPU|ff|q [2]))) # (\CPU|ff|q [5] & ((\CPU|ff|q [6]))))) # (\CPU|ff|q [8] & (!\CPU|ff|q [2] $ (((!\CPU|ff|q [6]) # (\CPU|ff|q [5]))))) ) 
// ) ) # ( !\CPU|ff|q [4] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [6] & ((!\CPU|ff|q [2]) # (\CPU|ff|q [8])))) # (\CPU|ff|q [5] & (((\CPU|ff|q [6])))) ) ) ) # ( \CPU|ff|q [4] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [2] & ((!\CPU|ff|q [8] & ((\CPU|ff|q 
// [6]) # (\CPU|ff|q [5]))) # (\CPU|ff|q [8] & (!\CPU|ff|q [5])))) # (\CPU|ff|q [2] & (!\CPU|ff|q [6] $ (((\CPU|ff|q [5]) # (\CPU|ff|q [8]))))) ) ) ) # ( !\CPU|ff|q [4] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [5] & (\CPU|ff|q [8] & ((\CPU|ff|q [6])))) # 
// (\CPU|ff|q [5] & ((!\CPU|ff|q [2] & ((!\CPU|ff|q [6]))) # (\CPU|ff|q [2] & (\CPU|ff|q [8])))) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~1 .extended_lut = "off";
defparam \im|Mux5~1 .lut_mask = 64'h314568E7C4338D6B;
defparam \im|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \im|Mux5~4 (
// Equation(s):
// \im|Mux5~4_combout  = ( \im|Mux5~1_combout  & ( \im|Mux5~0_combout  & ( (!\CPU|ff|q [9] & (((!\im|Mux5~2_combout )) # (\CPU|ff|q [7]))) # (\CPU|ff|q [9] & (!\CPU|ff|q [7] & ((\im|Mux5~3_combout )))) ) ) ) # ( !\im|Mux5~1_combout  & ( \im|Mux5~0_combout  & 
// ( (!\CPU|ff|q [7] & ((!\CPU|ff|q [9] & (!\im|Mux5~2_combout )) # (\CPU|ff|q [9] & ((\im|Mux5~3_combout ))))) ) ) ) # ( \im|Mux5~1_combout  & ( !\im|Mux5~0_combout  & ( (!\CPU|ff|q [9] & ((!\im|Mux5~2_combout ) # (\CPU|ff|q [7]))) ) ) ) # ( 
// !\im|Mux5~1_combout  & ( !\im|Mux5~0_combout  & ( (!\CPU|ff|q [9] & (!\CPU|ff|q [7] & !\im|Mux5~2_combout )) ) ) )

	.dataa(!\CPU|ff|q [9]),
	.datab(!\CPU|ff|q [7]),
	.datac(!\im|Mux5~2_combout ),
	.datad(!\im|Mux5~3_combout ),
	.datae(!\im|Mux5~1_combout ),
	.dataf(!\im|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~4 .extended_lut = "off";
defparam \im|Mux5~4 .lut_mask = 64'h8080A2A280C4A2E6;
defparam \im|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \CPU|alu|mux0|mux2|z[13]~7 (
// Equation(s):
// \CPU|alu|mux0|mux2|z[13]~7_combout  = (\im|Mux5~4_combout  & \CPU|decode|mux1|z[0]~2_combout )

	.dataa(gnd),
	.datab(!\im|Mux5~4_combout ),
	.datac(gnd),
	.datad(!\CPU|decode|mux1|z[0]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|mux0|mux2|z[13]~7 .extended_lut = "off";
defparam \CPU|alu|mux0|mux2|z[13]~7 .lut_mask = 64'h0033003300330033;
defparam \CPU|alu|mux0|mux2|z[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \CPU|mux1|z[3]~6 (
// Equation(s):
// \CPU|mux1|z[3]~6_combout  = ( \deco|LessThan3~8_combout  & ( \deco|LessThan0~4_combout  & ( (\mem_read~combout  & (((!\CPU|alu|mux0|mux2|z[13]~7_combout  & !\comb~4_combout )) # (\deco|LessThan1~4_combout ))) ) ) ) # ( !\deco|LessThan3~8_combout  & ( 
// \deco|LessThan0~4_combout  & ( (\mem_read~combout  & ((!\CPU|alu|mux0|mux2|z[13]~7_combout  & ((!\comb~4_combout ))) # (\CPU|alu|mux0|mux2|z[13]~7_combout  & (\deco|LessThan1~4_combout )))) ) ) ) # ( \deco|LessThan3~8_combout  & ( 
// !\deco|LessThan0~4_combout  & ( (\mem_read~combout  & ((!\CPU|alu|mux0|mux2|z[13]~7_combout ) # (\deco|LessThan1~4_combout ))) ) ) ) # ( !\deco|LessThan3~8_combout  & ( !\deco|LessThan0~4_combout  & ( (\mem_read~combout  & 
// ((!\CPU|alu|mux0|mux2|z[13]~7_combout ) # (\deco|LessThan1~4_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\mem_read~combout ),
	.datac(!\deco|LessThan1~4_combout ),
	.datad(!\comb~4_combout ),
	.datae(!\deco|LessThan3~8_combout ),
	.dataf(!\deco|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~6 .extended_lut = "off";
defparam \CPU|mux1|z[3]~6 .lut_mask = 64'h2323232323012303;
defparam \CPU|mux1|z[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N27
cyclonev_lcell_comb \CPU|mux1|z[3]~14 (
// Equation(s):
// \CPU|mux1|z[3]~14_combout  = ( \image_controller|mux3|z[3]~37_combout  & ( (!\CPU|mux1|z[3]~6_combout  & ((\CPU|mux1|z[3]~13_combout ))) # (\CPU|mux1|z[3]~6_combout  & (!\CPU|mux1|z[3]~8_combout )) ) ) # ( !\image_controller|mux3|z[3]~37_combout  & ( 
// (!\CPU|mux1|z[3]~6_combout  & (((\CPU|mux1|z[3]~13_combout )))) # (\CPU|mux1|z[3]~6_combout  & (!\CPU|mux1|z[3]~8_combout  & (\image_controller|mux3|z[3]~34_combout ))) ) )

	.dataa(!\CPU|mux1|z[3]~8_combout ),
	.datab(!\CPU|mux1|z[3]~6_combout ),
	.datac(!\image_controller|mux3|z[3]~34_combout ),
	.datad(!\CPU|mux1|z[3]~13_combout ),
	.datae(gnd),
	.dataf(!\image_controller|mux3|z[3]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~14 .extended_lut = "off";
defparam \CPU|mux1|z[3]~14 .lut_mask = 64'h02CE02CE22EE22EE;
defparam \CPU|mux1|z[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \CPU|ff|q[3] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[3]~feeder_combout ),
	.asdata(\CPU|mux1|z[3]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[3] .is_wysiwyg = "true";
defparam \CPU|ff|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N48
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[5].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[5].f|s~combout  = ( \CPU|ff|q [2] & ( !\CPU|ff|q [5] $ (((!\CPU|ff|q [3]) # (!\CPU|ff|q [4]))) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [5] ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[5].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[5].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[5].f|s .lut_mask = 64'h0F0F0F0F1E1E1E1E;
defparam \CPU|adder1|generate_N_bit_Adder[5].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \CPU|ff|q[5]~feeder (
// Equation(s):
// \CPU|ff|q[5]~feeder_combout  = \CPU|adder1|generate_N_bit_Adder[5].f|s~combout 

	.dataa(!\CPU|adder1|generate_N_bit_Adder[5].f|s~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[5]~feeder .extended_lut = "off";
defparam \CPU|ff|q[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \CPU|ff|q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N51
cyclonev_lcell_comb \image_controller|mux3|z[5]~44 (
// Equation(s):
// \image_controller|mux3|z[5]~44_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~6_combout ) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~6_combout  ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~6_combout ),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~44 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~44 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \image_controller|mux3|z[5]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N27
cyclonev_lcell_comb \image_controller|mux3|z[5]~45 (
// Equation(s):
// \image_controller|mux3|z[5]~45_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & \image_controller|mux3|z[0]~8_combout )) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & \image_controller|mux3|z[0]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\image_controller|mux3|z[0]~8_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~45 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~45 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \image_controller|mux3|z[5]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \image_controller|mux3|z[5]~46 (
// Equation(s):
// \image_controller|mux3|z[5]~46_combout  = ( \image_controller|mux3|z[5]~44_combout  & ( \image_controller|mux3|z[5]~45_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~13_combout  & 
// !\image_controller|mux3|z[2]~10_combout )) ) ) ) # ( !\image_controller|mux3|z[5]~44_combout  & ( \image_controller|mux3|z[5]~45_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~5_combout  & 
// (!\image_controller|mux3|z[2]~13_combout  & !\image_controller|mux3|z[2]~10_combout ))) ) ) ) # ( \image_controller|mux3|z[5]~44_combout  & ( !\image_controller|mux3|z[5]~45_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~13_combout  & !\image_controller|mux3|z[2]~10_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~11_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~13_combout ),
	.datad(!\image_controller|mux3|z[2]~10_combout ),
	.datae(!\image_controller|mux3|z[5]~44_combout ),
	.dataf(!\image_controller|mux3|z[5]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~46 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~46 .lut_mask = 64'h000020008000A000;
defparam \image_controller|mux3|z[5]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N36
cyclonev_lcell_comb \image_controller|mux3|z[5]~48 (
// Equation(s):
// \image_controller|mux3|z[5]~48_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & \image_controller|mux3|z[0]~17_combout )) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout  & \image_controller|mux3|z[0]~17_combout ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\image_controller|mux3|z[0]~17_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~48 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~48 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \image_controller|mux3|z[5]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \image_controller|mux3|z[5]~49 (
// Equation(s):
// \image_controller|mux3|z[5]~49_combout  = ( \image_controller|mux3|z[5]~47_combout  & ( \image_controller|mux3|z[5]~48_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~10_combout ) # 
// (\image_controller|mux3|z[2]~13_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[5]~47_combout  & ( \image_controller|mux3|z[5]~48_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[5]~47_combout  & ( !\image_controller|mux3|z[5]~48_combout  & ( (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~11_combout  & ((\image_controller|mux3|z[2]~10_combout ) # 
// (\image_controller|mux3|z[2]~13_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~13_combout ),
	.datab(!\image_controller|mux3|z[2]~10_combout ),
	.datac(!\image_controller|mux3|z[2]~5_combout ),
	.datad(!\image_controller|mux3|z[2]~11_combout ),
	.datae(!\image_controller|mux3|z[5]~47_combout ),
	.dataf(!\image_controller|mux3|z[5]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[5]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[5]~49 .extended_lut = "off";
defparam \image_controller|mux3|z[5]~49 .lut_mask = 64'h0000070000FF07FF;
defparam \image_controller|mux3|z[5]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \CPU|mux1|z[5]~17 (
// Equation(s):
// \CPU|mux1|z[5]~17_combout  = ( \image_controller|mux3|z[5]~46_combout  & ( \image_controller|mux3|z[5]~49_combout  & ( ((\mem_read~combout  & ((\comb~12_combout ) # (\mux1|z[9]~1_combout )))) # (\CPU|mux1|z[5]~16_combout ) ) ) ) # ( 
// !\image_controller|mux3|z[5]~46_combout  & ( \image_controller|mux3|z[5]~49_combout  & ( ((\mem_read~combout  & ((\comb~12_combout ) # (\mux1|z[9]~1_combout )))) # (\CPU|mux1|z[5]~16_combout ) ) ) ) # ( \image_controller|mux3|z[5]~46_combout  & ( 
// !\image_controller|mux3|z[5]~49_combout  & ( ((\mem_read~combout  & ((\comb~12_combout ) # (\mux1|z[9]~1_combout )))) # (\CPU|mux1|z[5]~16_combout ) ) ) ) # ( !\image_controller|mux3|z[5]~46_combout  & ( !\image_controller|mux3|z[5]~49_combout  & ( 
// ((\mux1|z[9]~1_combout  & (\mem_read~combout  & !\comb~12_combout ))) # (\CPU|mux1|z[5]~16_combout ) ) ) )

	.dataa(!\CPU|mux1|z[5]~16_combout ),
	.datab(!\mux1|z[9]~1_combout ),
	.datac(!\mem_read~combout ),
	.datad(!\comb~12_combout ),
	.datae(!\image_controller|mux3|z[5]~46_combout ),
	.dataf(!\image_controller|mux3|z[5]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[5]~17 .extended_lut = "off";
defparam \CPU|mux1|z[5]~17 .lut_mask = 64'h5755575F575F575F;
defparam \CPU|mux1|z[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N23
dffeas \CPU|ff|q[5] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[5]~feeder_combout ),
	.asdata(\CPU|mux1|z[5]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[5] .is_wysiwyg = "true";
defparam \CPU|ff|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N39
cyclonev_lcell_comb \im|Mux7~1 (
// Equation(s):
// \im|Mux7~1_combout  = ( \CPU|ff|q [7] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [4] & ((\CPU|ff|q [3]) # (\CPU|ff|q [5])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [5] & ((!\CPU|ff|q [3])))) ) ) ) # ( !\CPU|ff|q [7] & ( \CPU|ff|q [2] & ( (!\CPU|ff|q [4] & 
// (!\CPU|ff|q [6] & (!\CPU|ff|q [5] $ (!\CPU|ff|q [3])))) # (\CPU|ff|q [4] & (\CPU|ff|q [5] & (!\CPU|ff|q [6] $ (\CPU|ff|q [3])))) ) ) ) # ( \CPU|ff|q [7] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [4] & (!\CPU|ff|q [6] & !\CPU|ff|q [3]))) # 
// (\CPU|ff|q [5] & (((\CPU|ff|q [6] & \CPU|ff|q [3])))) ) ) ) # ( !\CPU|ff|q [7] & ( !\CPU|ff|q [2] & ( (!\CPU|ff|q [5] & (!\CPU|ff|q [3] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [6])))) # (\CPU|ff|q [5] & (!\CPU|ff|q [6] & (!\CPU|ff|q [4] $ (\CPU|ff|q [3])))) ) ) )

	.dataa(!\CPU|ff|q [5]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [6]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [7]),
	.dataf(!\CPU|ff|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~1 .extended_lut = "off";
defparam \im|Mux7~1 .lut_mask = 64'h6810800550811A30;
defparam \im|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \im|Mux7~0 (
// Equation(s):
// \im|Mux7~0_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [4] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [7] & (!\CPU|ff|q [2] $ (\CPU|ff|q [6])))) # (\CPU|ff|q [3] & ((!\CPU|ff|q [2] & ((\CPU|ff|q [6]))) # (\CPU|ff|q [2] & (\CPU|ff|q [7] & !\CPU|ff|q [6])))) ) ) ) # ( 
// !\CPU|ff|q [5] & ( \CPU|ff|q [4] & ( (!\CPU|ff|q [3] & (!\CPU|ff|q [6] $ (((\CPU|ff|q [2]) # (\CPU|ff|q [7]))))) # (\CPU|ff|q [3] & ((!\CPU|ff|q [7] & (!\CPU|ff|q [2] & \CPU|ff|q [6])) # (\CPU|ff|q [7] & (\CPU|ff|q [2] & !\CPU|ff|q [6])))) ) ) ) # ( 
// \CPU|ff|q [5] & ( !\CPU|ff|q [4] & ( (!\CPU|ff|q [6] & ((!\CPU|ff|q [3] & ((!\CPU|ff|q [2]))) # (\CPU|ff|q [3] & (!\CPU|ff|q [7] & \CPU|ff|q [2])))) # (\CPU|ff|q [6] & (\CPU|ff|q [7] & (!\CPU|ff|q [3] $ (!\CPU|ff|q [2])))) ) ) ) # ( !\CPU|ff|q [5] & ( 
// !\CPU|ff|q [4] & ( (!\CPU|ff|q [3] & (\CPU|ff|q [6] & ((!\CPU|ff|q [7]) # (!\CPU|ff|q [2])))) # (\CPU|ff|q [3] & (\CPU|ff|q [7] & ((!\CPU|ff|q [6])))) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|ff|q [7]),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [6]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~0 .extended_lut = "off";
defparam \im|Mux7~0 .lut_mask = 64'h11A8A412816A8158;
defparam \im|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N21
cyclonev_lcell_comb \im|Mux10~0 (
// Equation(s):
// \im|Mux10~0_combout  = ( !\CPU|ff|q [6] & ( (\CPU|ff|q [3] & (\CPU|ff|q [2] & !\CPU|ff|q [7])) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(gnd),
	.datac(!\CPU|ff|q [2]),
	.datad(!\CPU|ff|q [7]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~0 .extended_lut = "off";
defparam \im|Mux10~0 .lut_mask = 64'h0500050000000000;
defparam \im|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N6
cyclonev_lcell_comb \im|Mux7~2 (
// Equation(s):
// \im|Mux7~2_combout  = ( \CPU|ff|q [4] & ( \im|Mux10~0_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [8] & (\im|Mux7~1_combout )) # (\CPU|ff|q [8] & ((\im|Mux7~0_combout ))))) ) ) ) # ( !\CPU|ff|q [4] & ( \im|Mux10~0_combout  & ( (!\CPU|ff|q [8] & 
// (((\CPU|ff|q [9])) # (\im|Mux7~1_combout ))) # (\CPU|ff|q [8] & (((\im|Mux7~0_combout  & !\CPU|ff|q [9])))) ) ) ) # ( \CPU|ff|q [4] & ( !\im|Mux10~0_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [8] & (\im|Mux7~1_combout )) # (\CPU|ff|q [8] & 
// ((\im|Mux7~0_combout ))))) ) ) ) # ( !\CPU|ff|q [4] & ( !\im|Mux10~0_combout  & ( (!\CPU|ff|q [9] & ((!\CPU|ff|q [8] & (\im|Mux7~1_combout )) # (\CPU|ff|q [8] & ((\im|Mux7~0_combout ))))) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\im|Mux7~1_combout ),
	.datac(!\im|Mux7~0_combout ),
	.datad(!\CPU|ff|q [9]),
	.datae(!\CPU|ff|q [4]),
	.dataf(!\im|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~2 .extended_lut = "off";
defparam \im|Mux7~2 .lut_mask = 64'h2700270027AA2700;
defparam \im|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb mem_read(
// Equation(s):
// \mem_read~combout  = ( !\im|Mux3~2_combout  & ( (\im|Mux4~0_combout  & \im|Mux7~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux4~0_combout ),
	.datad(!\im|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_read~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mem_read.extended_lut = "off";
defparam mem_read.lut_mask = 64'h000F000F00000000;
defparam mem_read.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N0
cyclonev_lcell_comb \CPU|mux1|z[3]~8 (
// Equation(s):
// \CPU|mux1|z[3]~8_combout  = ( \CPU|mux1|z[3]~7_combout  & ( \mem_read~combout  ) ) # ( !\CPU|mux1|z[3]~7_combout  & ( (\mem_read~combout  & ((!\deco|LessThan1~5_combout ) # (\CPU|mux1|z[3]~0_combout ))) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\CPU|mux1|z[3]~0_combout ),
	.datac(!\deco|LessThan1~5_combout ),
	.datad(gnd),
	.datae(!\CPU|mux1|z[3]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[3]~8 .extended_lut = "off";
defparam \CPU|mux1|z[3]~8 .lut_mask = 64'h5151555551515555;
defparam \CPU|mux1|z[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \CPU|mux1|z[2]~11 (
// Equation(s):
// \CPU|mux1|z[2]~11_combout  = ( \image_controller|mux3|z[2]~31_combout  & ( (!\CPU|mux1|z[3]~6_combout  & ((\CPU|mux1|z[2]~10_combout ))) # (\CPU|mux1|z[3]~6_combout  & (!\CPU|mux1|z[3]~8_combout )) ) ) # ( !\image_controller|mux3|z[2]~31_combout  & ( 
// (!\CPU|mux1|z[3]~6_combout  & (((\CPU|mux1|z[2]~10_combout )))) # (\CPU|mux1|z[3]~6_combout  & (!\CPU|mux1|z[3]~8_combout  & ((\image_controller|mux3|z[2]~28_combout )))) ) )

	.dataa(!\CPU|mux1|z[3]~8_combout ),
	.datab(!\CPU|mux1|z[3]~6_combout ),
	.datac(!\CPU|mux1|z[2]~10_combout ),
	.datad(!\image_controller|mux3|z[2]~28_combout ),
	.datae(gnd),
	.dataf(!\image_controller|mux3|z[2]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[2]~11 .extended_lut = "off";
defparam \CPU|mux1|z[2]~11 .lut_mask = 64'h0C2E0C2E2E2E2E2E;
defparam \CPU|mux1|z[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N14
dffeas \CPU|ff|q[2] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[2]~feeder_combout ),
	.asdata(\CPU|mux1|z[2]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[2] .is_wysiwyg = "true";
defparam \CPU|ff|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N45
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[4].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[4].f|s~combout  = ( \CPU|ff|q [3] & ( !\CPU|ff|q [4] $ (!\CPU|ff|q [2]) ) ) # ( !\CPU|ff|q [3] & ( \CPU|ff|q [4] ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(gnd),
	.datac(!\CPU|ff|q [2]),
	.datad(gnd),
	.datae(!\CPU|ff|q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[4].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[4].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[4].f|s .lut_mask = 64'h55555A5A55555A5A;
defparam \CPU|adder1|generate_N_bit_Adder[4].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \CPU|ff|q[4]~feeder (
// Equation(s):
// \CPU|ff|q[4]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[4].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[4].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[4]~feeder .extended_lut = "off";
defparam \CPU|ff|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N9
cyclonev_lcell_comb \image_controller|mux3|z[4]~42 (
// Equation(s):
// \image_controller|mux3|z[4]~42_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~17_combout ) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~17_combout  ) ) )

	.dataa(!\image_controller|mux3|z[0]~17_combout ),
	.datab(gnd),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(gnd),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~42 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~42 .lut_mask = 64'h00005555F0F0F5F5;
defparam \image_controller|mux3|z[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N21
cyclonev_lcell_comb \image_controller|mux3|z[4]~43 (
// Equation(s):
// \image_controller|mux3|z[4]~43_combout  = ( \image_controller|mux3|z[4]~41_combout  & ( \image_controller|mux3|z[4]~42_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[4]~41_combout  & ( \image_controller|mux3|z[4]~42_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[4]~41_combout  & ( !\image_controller|mux3|z[4]~42_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~10_combout ),
	.datab(!\image_controller|mux3|z[2]~11_combout ),
	.datac(!\image_controller|mux3|z[2]~5_combout ),
	.datad(!\image_controller|mux3|z[2]~13_combout ),
	.datae(!\image_controller|mux3|z[4]~41_combout ),
	.dataf(!\image_controller|mux3|z[4]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~43 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~43 .lut_mask = 64'h0000040C3333373F;
defparam \image_controller|mux3|z[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N6
cyclonev_lcell_comb \image_controller|mux3|z[4]~38 (
// Equation(s):
// \image_controller|mux3|z[4]~38_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~6_combout ) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~6_combout  ) ) )

	.dataa(!\image_controller|mux3|z[0]~6_combout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~38 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~38 .lut_mask = 64'h00005555CCCCDDDD;
defparam \image_controller|mux3|z[4]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N9
cyclonev_lcell_comb \image_controller|mux3|z[4]~39 (
// Equation(s):
// \image_controller|mux3|z[4]~39_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~8_combout ) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( \image_controller|mux3|z[0]~8_combout  ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~8_combout ),
	.datad(gnd),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~39 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~39 .lut_mask = 64'h0000AAAA0F0FAFAF;
defparam \image_controller|mux3|z[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N57
cyclonev_lcell_comb \image_controller|mux3|z[4]~40 (
// Equation(s):
// \image_controller|mux3|z[4]~40_combout  = ( \image_controller|mux3|z[4]~38_combout  & ( \image_controller|mux3|z[4]~39_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~10_combout  & 
// !\image_controller|mux3|z[2]~13_combout )) ) ) ) # ( !\image_controller|mux3|z[4]~38_combout  & ( \image_controller|mux3|z[4]~39_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~5_combout  & 
// (!\image_controller|mux3|z[2]~10_combout  & !\image_controller|mux3|z[2]~13_combout ))) ) ) ) # ( \image_controller|mux3|z[4]~38_combout  & ( !\image_controller|mux3|z[4]~39_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~10_combout  & !\image_controller|mux3|z[2]~13_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~11_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~10_combout ),
	.datad(!\image_controller|mux3|z[2]~13_combout ),
	.datae(!\image_controller|mux3|z[4]~38_combout ),
	.dataf(!\image_controller|mux3|z[4]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[4]~40 .extended_lut = "off";
defparam \image_controller|mux3|z[4]~40 .lut_mask = 64'h000020008000A000;
defparam \image_controller|mux3|z[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \CPU|mux1|z[4]~15 (
// Equation(s):
// \CPU|mux1|z[4]~15_combout  = ( \image_controller|mux3|z[4]~43_combout  & ( \image_controller|mux3|z[4]~40_combout  & ( (!\mem_read~combout  & (((\CPU|alu|mux0|mux2|z[4]~34_combout )))) # (\mem_read~combout  & (((\comb~12_combout )) # (\mux1|z[9]~1_combout 
// ))) ) ) ) # ( !\image_controller|mux3|z[4]~43_combout  & ( \image_controller|mux3|z[4]~40_combout  & ( (!\mem_read~combout  & (((\CPU|alu|mux0|mux2|z[4]~34_combout )))) # (\mem_read~combout  & (((\comb~12_combout )) # (\mux1|z[9]~1_combout ))) ) ) ) # ( 
// \image_controller|mux3|z[4]~43_combout  & ( !\image_controller|mux3|z[4]~40_combout  & ( (!\mem_read~combout  & (((\CPU|alu|mux0|mux2|z[4]~34_combout )))) # (\mem_read~combout  & (((\comb~12_combout )) # (\mux1|z[9]~1_combout ))) ) ) ) # ( 
// !\image_controller|mux3|z[4]~43_combout  & ( !\image_controller|mux3|z[4]~40_combout  & ( (!\mem_read~combout  & (((\CPU|alu|mux0|mux2|z[4]~34_combout )))) # (\mem_read~combout  & (\mux1|z[9]~1_combout  & ((!\comb~12_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\mux1|z[9]~1_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[4]~34_combout ),
	.datad(!\comb~12_combout ),
	.datae(!\image_controller|mux3|z[4]~43_combout ),
	.dataf(!\image_controller|mux3|z[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[4]~15 .extended_lut = "off";
defparam \CPU|mux1|z[4]~15 .lut_mask = 64'h1B0A1B5F1B5F1B5F;
defparam \CPU|mux1|z[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N38
dffeas \CPU|ff|q[4] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[4]~feeder_combout ),
	.asdata(\CPU|mux1|z[4]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[4] .is_wysiwyg = "true";
defparam \CPU|ff|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N54
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[6].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[6].f|s~combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (!\CPU|ff|q [4]) # ((!\CPU|ff|q [3]) # (!\CPU|ff|q [2])) ) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q [6] ) ) # ( \CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (\CPU|ff|q [4] & 
// (\CPU|ff|q [3] & \CPU|ff|q [2])) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(gnd),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [2]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[6].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[6].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[6].f|s .lut_mask = 64'h00000005FFFFFFFA;
defparam \CPU|adder1|generate_N_bit_Adder[6].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \CPU|ff|q[6]~feeder (
// Equation(s):
// \CPU|ff|q[6]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[6].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[6].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[6]~feeder .extended_lut = "off";
defparam \CPU|ff|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N42
cyclonev_lcell_comb \image_controller|mux3|z[6]~50 (
// Equation(s):
// \image_controller|mux3|z[6]~50_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & \image_controller|mux3|z[0]~6_combout )) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & \image_controller|mux3|z[0]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|mux3|z[0]~6_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~50 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~50 .lut_mask = 64'h00330033F0F3F0F3;
defparam \image_controller|mux3|z[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N51
cyclonev_lcell_comb \image_controller|mux3|z[6]~51 (
// Equation(s):
// \image_controller|mux3|z[6]~51_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout )) # (\image_controller|mux3|z[0]~8_combout ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~8_combout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~51 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~51 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \image_controller|mux3|z[6]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N39
cyclonev_lcell_comb \image_controller|mux3|z[6]~52 (
// Equation(s):
// \image_controller|mux3|z[6]~52_combout  = ( \image_controller|mux3|z[6]~50_combout  & ( \image_controller|mux3|z[6]~51_combout  & ( (!\image_controller|mux3|z[2]~10_combout  & (!\image_controller|mux3|z[2]~11_combout  & 
// !\image_controller|mux3|z[2]~13_combout )) ) ) ) # ( !\image_controller|mux3|z[6]~50_combout  & ( \image_controller|mux3|z[6]~51_combout  & ( (!\image_controller|mux3|z[2]~10_combout  & (!\image_controller|mux3|z[2]~5_combout  & 
// (!\image_controller|mux3|z[2]~11_combout  & !\image_controller|mux3|z[2]~13_combout ))) ) ) ) # ( \image_controller|mux3|z[6]~50_combout  & ( !\image_controller|mux3|z[6]~51_combout  & ( (!\image_controller|mux3|z[2]~10_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~11_combout  & !\image_controller|mux3|z[2]~13_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~10_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~11_combout ),
	.datad(!\image_controller|mux3|z[2]~13_combout ),
	.datae(!\image_controller|mux3|z[6]~50_combout ),
	.dataf(!\image_controller|mux3|z[6]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~52 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~52 .lut_mask = 64'h000020008000A000;
defparam \image_controller|mux3|z[6]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N6
cyclonev_lcell_comb \image_controller|mux3|z[6]~54 (
// Equation(s):
// \image_controller|mux3|z[6]~54_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # ((\image_controller|mux3|z[0]~17_combout  & 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout )) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & ( (\image_controller|mux3|z[0]~17_combout  & 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|mux3|z[0]~17_combout ),
	.datad(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datae(gnd),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~54 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~54 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \image_controller|mux3|z[6]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N24
cyclonev_lcell_comb \image_controller|mux3|z[6]~55 (
// Equation(s):
// \image_controller|mux3|z[6]~55_combout  = ( \image_controller|mux3|z[6]~53_combout  & ( \image_controller|mux3|z[6]~54_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[6]~53_combout  & ( \image_controller|mux3|z[6]~54_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[6]~53_combout  & ( !\image_controller|mux3|z[6]~54_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~11_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~10_combout ),
	.datad(!\image_controller|mux3|z[2]~13_combout ),
	.datae(!\image_controller|mux3|z[6]~53_combout ),
	.dataf(!\image_controller|mux3|z[6]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[6]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[6]~55 .extended_lut = "off";
defparam \image_controller|mux3|z[6]~55 .lut_mask = 64'h0000022255555777;
defparam \image_controller|mux3|z[6]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N0
cyclonev_lcell_comb \CPU|mux1|z[6]~5 (
// Equation(s):
// \CPU|mux1|z[6]~5_combout  = ( \mux1|z[9]~1_combout  & ( \image_controller|mux3|z[6]~55_combout  & ( (\CPU|alu|mux0|mux2|z[6]~38_combout ) # (\mem_read~combout ) ) ) ) # ( !\mux1|z[9]~1_combout  & ( \image_controller|mux3|z[6]~55_combout  & ( 
// (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[6]~38_combout )) # (\mem_read~combout  & ((\comb~12_combout ))) ) ) ) # ( \mux1|z[9]~1_combout  & ( !\image_controller|mux3|z[6]~55_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[6]~38_combout )) # 
// (\mem_read~combout  & (((!\comb~12_combout ) # (\image_controller|mux3|z[6]~52_combout )))) ) ) ) # ( !\mux1|z[9]~1_combout  & ( !\image_controller|mux3|z[6]~55_combout  & ( (!\mem_read~combout  & (\CPU|alu|mux0|mux2|z[6]~38_combout )) # 
// (\mem_read~combout  & (((\image_controller|mux3|z[6]~52_combout  & \comb~12_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\CPU|alu|mux0|mux2|z[6]~38_combout ),
	.datac(!\image_controller|mux3|z[6]~52_combout ),
	.datad(!\comb~12_combout ),
	.datae(!\mux1|z[9]~1_combout ),
	.dataf(!\image_controller|mux3|z[6]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[6]~5 .extended_lut = "off";
defparam \CPU|mux1|z[6]~5 .lut_mask = 64'h2227772722777777;
defparam \CPU|mux1|z[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N32
dffeas \CPU|ff|q[6] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[6]~feeder_combout ),
	.asdata(\CPU|mux1|z[6]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[6] .is_wysiwyg = "true";
defparam \CPU|ff|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[7].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[7].f|s~combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [3] & ( !\CPU|ff|q [7] $ (((!\CPU|ff|q [6]) # ((!\CPU|ff|q [2]) # (!\CPU|ff|q [4])))) ) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q [3] & ( \CPU|ff|q [7] ) ) ) # ( \CPU|ff|q [5] & ( 
// !\CPU|ff|q [3] & ( \CPU|ff|q [7] ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [3] & ( \CPU|ff|q [7] ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [2]),
	.datac(!\CPU|ff|q [4]),
	.datad(!\CPU|ff|q [7]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[7].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[7].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[7].f|s .lut_mask = 64'h00FF00FF00FF01FE;
defparam \CPU|adder1|generate_N_bit_Adder[7].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \CPU|ff|q[7]~feeder (
// Equation(s):
// \CPU|ff|q[7]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[7].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[7].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[7]~feeder .extended_lut = "off";
defparam \CPU|ff|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N45
cyclonev_lcell_comb \image_controller|mux3|z[7]~56 (
// Equation(s):
// \image_controller|mux3|z[7]~56_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~6_combout ) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~6_combout  ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(!\image_controller|mux3|z[0]~6_combout ),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~56 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~56 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \image_controller|mux3|z[7]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N39
cyclonev_lcell_comb \image_controller|mux3|z[7]~57 (
// Equation(s):
// \image_controller|mux3|z[7]~57_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]) # 
// ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & \image_controller|mux3|z[0]~8_combout )) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & \image_controller|mux3|z[0]~8_combout ) ) )

	.dataa(gnd),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\image_controller|mux3|z[0]~8_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~57 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~57 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \image_controller|mux3|z[7]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N36
cyclonev_lcell_comb \image_controller|mux3|z[7]~58 (
// Equation(s):
// \image_controller|mux3|z[7]~58_combout  = ( \image_controller|mux3|z[7]~56_combout  & ( \image_controller|mux3|z[7]~57_combout  & ( (!\image_controller|mux3|z[2]~10_combout  & (!\image_controller|mux3|z[2]~13_combout  & 
// !\image_controller|mux3|z[2]~11_combout )) ) ) ) # ( !\image_controller|mux3|z[7]~56_combout  & ( \image_controller|mux3|z[7]~57_combout  & ( (!\image_controller|mux3|z[2]~10_combout  & (!\image_controller|mux3|z[2]~5_combout  & 
// (!\image_controller|mux3|z[2]~13_combout  & !\image_controller|mux3|z[2]~11_combout ))) ) ) ) # ( \image_controller|mux3|z[7]~56_combout  & ( !\image_controller|mux3|z[7]~57_combout  & ( (!\image_controller|mux3|z[2]~10_combout  & 
// (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~13_combout  & !\image_controller|mux3|z[2]~11_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~10_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~13_combout ),
	.datad(!\image_controller|mux3|z[2]~11_combout ),
	.datae(!\image_controller|mux3|z[7]~56_combout ),
	.dataf(!\image_controller|mux3|z[7]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~58 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~58 .lut_mask = 64'h000020008000A000;
defparam \image_controller|mux3|z[7]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N0
cyclonev_lcell_comb \image_controller|mux3|z[7]~60 (
// Equation(s):
// \image_controller|mux3|z[7]~60_combout  = ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( 
// (!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~17_combout ) ) ) ) # ( !\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// \image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( \image_controller|mux3|z[0]~17_combout  ) ) ) # ( \image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( 
// !\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout  & ( !\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_controller|image4|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\image_controller|mux3|z[0]~17_combout ),
	.datae(!\image_controller|image4|RAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\image_controller|image4|RAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~60 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~60 .lut_mask = 64'h0000F0F000FFF0FF;
defparam \image_controller|mux3|z[7]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N0
cyclonev_lcell_comb \image_controller|mux3|z[7]~61 (
// Equation(s):
// \image_controller|mux3|z[7]~61_combout  = ( \image_controller|mux3|z[7]~59_combout  & ( \image_controller|mux3|z[7]~60_combout  & ( ((\image_controller|mux3|z[2]~5_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) # (\image_controller|mux3|z[2]~11_combout ) ) ) ) # ( !\image_controller|mux3|z[7]~59_combout  & ( \image_controller|mux3|z[7]~60_combout  & ( \image_controller|mux3|z[2]~11_combout  ) ) ) # ( 
// \image_controller|mux3|z[7]~59_combout  & ( !\image_controller|mux3|z[7]~60_combout  & ( (\image_controller|mux3|z[2]~5_combout  & (!\image_controller|mux3|z[2]~11_combout  & ((\image_controller|mux3|z[2]~13_combout ) # 
// (\image_controller|mux3|z[2]~10_combout )))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~10_combout ),
	.datab(!\image_controller|mux3|z[2]~5_combout ),
	.datac(!\image_controller|mux3|z[2]~13_combout ),
	.datad(!\image_controller|mux3|z[2]~11_combout ),
	.datae(!\image_controller|mux3|z[7]~59_combout ),
	.dataf(!\image_controller|mux3|z[7]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[7]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[7]~61 .extended_lut = "off";
defparam \image_controller|mux3|z[7]~61 .lut_mask = 64'h0000130000FF13FF;
defparam \image_controller|mux3|z[7]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \CPU|mux1|z[7]~3 (
// Equation(s):
// \CPU|mux1|z[7]~3_combout  = ( \comb~12_combout  & ( \image_controller|mux3|z[7]~61_combout  & ( (\CPU|mux1|z[7]~2_combout ) # (\mem_read~combout ) ) ) ) # ( !\comb~12_combout  & ( \image_controller|mux3|z[7]~61_combout  & ( ((\mem_read~combout  & 
// \mux1|z[9]~1_combout )) # (\CPU|mux1|z[7]~2_combout ) ) ) ) # ( \comb~12_combout  & ( !\image_controller|mux3|z[7]~61_combout  & ( ((\mem_read~combout  & \image_controller|mux3|z[7]~58_combout )) # (\CPU|mux1|z[7]~2_combout ) ) ) ) # ( !\comb~12_combout  
// & ( !\image_controller|mux3|z[7]~61_combout  & ( ((\mem_read~combout  & \mux1|z[9]~1_combout )) # (\CPU|mux1|z[7]~2_combout ) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\mux1|z[9]~1_combout ),
	.datac(!\image_controller|mux3|z[7]~58_combout ),
	.datad(!\CPU|mux1|z[7]~2_combout ),
	.datae(!\comb~12_combout ),
	.dataf(!\image_controller|mux3|z[7]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[7]~3 .extended_lut = "off";
defparam \CPU|mux1|z[7]~3 .lut_mask = 64'h11FF05FF11FF55FF;
defparam \CPU|mux1|z[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N50
dffeas \CPU|ff|q[7] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[7]~feeder_combout ),
	.asdata(\CPU|mux1|z[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[7] .is_wysiwyg = "true";
defparam \CPU|ff|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N33
cyclonev_lcell_comb \CPU|adder1|generate_N_bit_Adder[8].f|s (
// Equation(s):
// \CPU|adder1|generate_N_bit_Adder[8].f|s~combout  = ( \CPU|ff|q [8] & ( (!\CPU|ff|q [7]) # (!\im|Mux1~0_combout ) ) ) # ( !\CPU|ff|q [8] & ( (\CPU|ff|q [7] & \im|Mux1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|ff|q [7]),
	.datad(!\im|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|ff|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|adder1|generate_N_bit_Adder[8].f|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|adder1|generate_N_bit_Adder[8].f|s .extended_lut = "off";
defparam \CPU|adder1|generate_N_bit_Adder[8].f|s .lut_mask = 64'h000F000FFFF0FFF0;
defparam \CPU|adder1|generate_N_bit_Adder[8].f|s .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N15
cyclonev_lcell_comb \CPU|ff|q[8]~feeder (
// Equation(s):
// \CPU|ff|q[8]~feeder_combout  = ( \CPU|adder1|generate_N_bit_Adder[8].f|s~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|adder1|generate_N_bit_Adder[8].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|ff|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|ff|q[8]~feeder .extended_lut = "off";
defparam \CPU|ff|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|ff|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N9
cyclonev_lcell_comb \CPU|mux1|z[8]~4 (
// Equation(s):
// \CPU|mux1|z[8]~4_combout  = ( \deco|LessThan3~7_combout  & ( \deco|LessThan0~3_combout  & ( (!\mem_read~combout  & \CPU|alu|mux0|mux2|z[8]~19_combout ) ) ) ) # ( !\deco|LessThan3~7_combout  & ( \deco|LessThan0~3_combout  & ( (!\mem_read~combout  & 
// \CPU|alu|mux0|mux2|z[8]~19_combout ) ) ) ) # ( \deco|LessThan3~7_combout  & ( !\deco|LessThan0~3_combout  & ( (!\mem_read~combout  & ((\CPU|alu|mux0|mux2|z[8]~19_combout ))) # (\mem_read~combout  & (!\mux1|z[9]~0_combout )) ) ) ) # ( 
// !\deco|LessThan3~7_combout  & ( !\deco|LessThan0~3_combout  & ( (!\mem_read~combout  & (((\CPU|alu|mux0|mux2|z[8]~19_combout )))) # (\mem_read~combout  & (!\mux1|z[9]~0_combout  & ((!\deco|LessThan1~4_combout )))) ) ) )

	.dataa(!\mem_read~combout ),
	.datab(!\mux1|z[9]~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[8]~19_combout ),
	.datad(!\deco|LessThan1~4_combout ),
	.datae(!\deco|LessThan3~7_combout ),
	.dataf(!\deco|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mux1|z[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mux1|z[8]~4 .extended_lut = "off";
defparam \CPU|mux1|z[8]~4 .lut_mask = 64'h4E0A4E4E0A0A0A0A;
defparam \CPU|mux1|z[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \CPU|ff|q[8] (
	.clk(\divisor|clk25Mhz~q ),
	.d(\CPU|ff|q[8]~feeder_combout ),
	.asdata(\CPU|mux1|z[8]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(\CPU|cl|pc_src_p~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ff|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ff|q[8] .is_wysiwyg = "true";
defparam \CPU|ff|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \im|Mux4~1 (
// Equation(s):
// \im|Mux4~1_combout  = ( \CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (!\CPU|ff|q [7] $ (((!\CPU|ff|q [5]) # (\CPU|ff|q [4]))))) ) ) ) # ( !\CPU|ff|q [2] & ( \CPU|ff|q [3] & ( (!\CPU|ff|q [4] & (\CPU|ff|q [7] & (!\CPU|ff|q [6] $ (\CPU|ff|q [5])))) 
// # (\CPU|ff|q [4] & (\CPU|ff|q [6] & (!\CPU|ff|q [7]))) ) ) ) # ( \CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [4] & (!\CPU|ff|q [7] & !\CPU|ff|q [5]))) # (\CPU|ff|q [6] & ((!\CPU|ff|q [4] & (!\CPU|ff|q [7] $ (\CPU|ff|q [5]))) # 
// (\CPU|ff|q [4] & ((!\CPU|ff|q [7]) # (!\CPU|ff|q [5]))))) ) ) ) # ( !\CPU|ff|q [2] & ( !\CPU|ff|q [3] & ( (!\CPU|ff|q [6] & (\CPU|ff|q [5] & (!\CPU|ff|q [4] $ (!\CPU|ff|q [7])))) # (\CPU|ff|q [6] & (!\CPU|ff|q [5] & ((!\CPU|ff|q [4]) # (\CPU|ff|q [7])))) 
// ) ) )

	.dataa(!\CPU|ff|q [6]),
	.datab(!\CPU|ff|q [4]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [5]),
	.datae(!\CPU|ff|q [2]),
	.dataf(!\CPU|ff|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~1 .extended_lut = "off";
defparam \im|Mux4~1 .lut_mask = 64'h4528711418140A82;
defparam \im|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \im|Mux4~2 (
// Equation(s):
// \im|Mux4~2_combout  = ( \CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (\CPU|ff|q [4] & (\CPU|ff|q [2] & \CPU|ff|q [7])) ) ) ) # ( !\CPU|ff|q [5] & ( \CPU|ff|q [6] & ( (\CPU|ff|q [2] & (!\CPU|ff|q [4] $ (\CPU|ff|q [7]))) ) ) ) # ( \CPU|ff|q [5] & ( !\CPU|ff|q [6] & 
// ( (!\CPU|ff|q [7] & (!\CPU|ff|q [3] $ (((!\CPU|ff|q [4] & \CPU|ff|q [2]))))) ) ) ) # ( !\CPU|ff|q [5] & ( !\CPU|ff|q [6] & ( (!\CPU|ff|q [2] & (((\CPU|ff|q [7])))) # (\CPU|ff|q [2] & (!\CPU|ff|q [4] & (!\CPU|ff|q [7] & \CPU|ff|q [3]))) ) ) )

	.dataa(!\CPU|ff|q [4]),
	.datab(!\CPU|ff|q [2]),
	.datac(!\CPU|ff|q [7]),
	.datad(!\CPU|ff|q [3]),
	.datae(!\CPU|ff|q [5]),
	.dataf(!\CPU|ff|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~2 .extended_lut = "off";
defparam \im|Mux4~2 .lut_mask = 64'h0C2CD02021210101;
defparam \im|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N33
cyclonev_lcell_comb \im|Mux4~3 (
// Equation(s):
// \im|Mux4~3_combout  = ( \CPU|ff|q [9] & ( (!\CPU|ff|q [5] & (\CPU|ff|q [3] & \CPU|ff|q [2])) ) ) # ( !\CPU|ff|q [9] & ( (\CPU|ff|q [2]) # (\CPU|ff|q [5]) ) )

	.dataa(gnd),
	.datab(!\CPU|ff|q [5]),
	.datac(!\CPU|ff|q [3]),
	.datad(!\CPU|ff|q [2]),
	.datae(gnd),
	.dataf(!\CPU|ff|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~3 .extended_lut = "off";
defparam \im|Mux4~3 .lut_mask = 64'h33FF33FF000C000C;
defparam \im|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \im|Mux4~0 (
// Equation(s):
// \im|Mux4~0_combout  = ( \im|Mux4~2_combout  & ( \im|Mux4~3_combout  & ( (!\CPU|ff|q [9] & (!\CPU|ff|q [8] $ (\im|Mux4~1_combout ))) ) ) ) # ( !\im|Mux4~2_combout  & ( \im|Mux4~3_combout  & ( (!\CPU|ff|q [8] & (\CPU|ff|q [9] & (!\im|Mux4~1_combout  & 
// !\CPU|ff|q [6]))) # (\CPU|ff|q [8] & (!\CPU|ff|q [9] & (\im|Mux4~1_combout ))) ) ) ) # ( \im|Mux4~2_combout  & ( !\im|Mux4~3_combout  & ( (!\CPU|ff|q [9] & \im|Mux4~1_combout ) ) ) ) # ( !\im|Mux4~2_combout  & ( !\im|Mux4~3_combout  & ( (\CPU|ff|q [8] & 
// (!\CPU|ff|q [9] & \im|Mux4~1_combout )) ) ) )

	.dataa(!\CPU|ff|q [8]),
	.datab(!\CPU|ff|q [9]),
	.datac(!\im|Mux4~1_combout ),
	.datad(!\CPU|ff|q [6]),
	.datae(!\im|Mux4~2_combout ),
	.dataf(!\im|Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~0 .extended_lut = "off";
defparam \im|Mux4~0 .lut_mask = 64'h04040C0C24048484;
defparam \im|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N15
cyclonev_lcell_comb \CPU|decode|mov_src~0 (
// Equation(s):
// \CPU|decode|mov_src~0_combout  = ( !\im|Mux3~2_combout  & ( !\im|Mux4~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\im|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\im|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|mov_src~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|mov_src~0 .extended_lut = "off";
defparam \CPU|decode|mov_src~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU|decode|mov_src~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N42
cyclonev_lcell_comb \CPU|decode|mux1|z[1]~0 (
// Equation(s):
// \CPU|decode|mux1|z[1]~0_combout  = ( \CPU|decode|mov_src~2_combout  ) # ( !\CPU|decode|mov_src~2_combout  & ( !\CPU|decode|mov_src~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU|decode|mov_src~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|decode|mov_src~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|mux1|z[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|mux1|z[1]~0 .extended_lut = "off";
defparam \CPU|decode|mux1|z[1]~0 .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \CPU|decode|mux1|z[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N33
cyclonev_lcell_comb \mux4|z[14]~2 (
// Equation(s):
// \mux4|z[14]~2_combout  = ( \original~input_o  & ( \offset|Add0~9_sumout  ) ) # ( !\original~input_o  & ( \vga|map|out [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\original~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux4|z[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux4|z[14]~2 .extended_lut = "off";
defparam \mux4|z[14]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \mux4|z[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N12
cyclonev_lcell_comb \image_controller|LessThan7~3 (
// Equation(s):
// \image_controller|LessThan7~3_combout  = ( \image_controller|LessThan7~2_combout  & ( (\mux4|z[14]~2_combout  & (((!\image_controller|LessThan7~0_combout ) # (\mux4|z[10]~5_combout )) # (\mux4|z[11]~3_combout ))) ) )

	.dataa(!\mux4|z[11]~3_combout ),
	.datab(!\image_controller|LessThan7~0_combout ),
	.datac(!\mux4|z[14]~2_combout ),
	.datad(!\mux4|z[10]~5_combout ),
	.datae(gnd),
	.dataf(!\image_controller|LessThan7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|LessThan7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|LessThan7~3 .extended_lut = "off";
defparam \image_controller|LessThan7~3 .lut_mask = 64'h000000000D0F0D0F;
defparam \image_controller|LessThan7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N6
cyclonev_lcell_comb \image_controller|mux3|z[2]~11 (
// Equation(s):
// \image_controller|mux3|z[2]~11_combout  = ( !\image_controller|mux3|z[2]~4_combout  & ( \mux4|z[16]~0_combout  & ( (\mux4|z[14]~2_combout  & (\mux4|z[15]~1_combout  & !\mux4|z[17]~4_combout )) ) ) ) # ( \image_controller|mux3|z[2]~4_combout  & ( 
// !\mux4|z[16]~0_combout  & ( (!\mux4|z[15]~1_combout  & (\mux4|z[17]~4_combout  & !\image_controller|LessThan7~3_combout )) ) ) ) # ( !\image_controller|mux3|z[2]~4_combout  & ( !\mux4|z[16]~0_combout  & ( (!\mux4|z[15]~1_combout  & (\mux4|z[17]~4_combout  
// & !\image_controller|LessThan7~3_combout )) ) ) )

	.dataa(!\mux4|z[14]~2_combout ),
	.datab(!\mux4|z[15]~1_combout ),
	.datac(!\mux4|z[17]~4_combout ),
	.datad(!\image_controller|LessThan7~3_combout ),
	.datae(!\image_controller|mux3|z[2]~4_combout ),
	.dataf(!\mux4|z[16]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[2]~11 .extended_lut = "off";
defparam \image_controller|mux3|z[2]~11 .lut_mask = 64'h0C000C0010100000;
defparam \image_controller|mux3|z[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "FFF3900F85FC10FB1FFFEE800000002805FFFF7C081FBFE00FFE7D4BFFFFFF21FDFFFFFFFFFFFFA1F7FFFFFFFFFFFFFFFFFFFFFEB6CDC2E90C5D6FFFFFC000003E0007FEFEFC007FFBE007F9F873FFFFFF29DFFFFFFFFFFFFF43EFFFFFFFFFFFFFFFFFFFFFF8C21A68FB860D7DFFFF46001E00001FFDFDFC007F7FE10F7FDFFBDFFFFFDB5BFFFFFFFFFFFF07DFFFFFFFFFFFFFFFFFFFFFFCCAD7108FC50FFFFFFFC0FF0000013FFFFFF000FEFF820F769FFFDFFFFFC57FFFFFFFFFFFFD03DFFFFFFFFFFFFFFFFFFFFFFE7CF72837E301EFFFF70000000005FFDFEFE041FDFFC21FEA1DFB9FFFFFF9FFFFFFFFFFFFFC073FFFFFFFFFFFFFFFFFFFFFFFB179403B";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "7F81FFFFFDF00000000FFFBFDFE003FFDF803DE309FFE7FFFFFD671FFFFFFFFFFD1FFFFFFFFFFFFFFFFFFFFFFFFF2BFBA38DFD8039FFFFF8000001BFFE7F3FE007FBBE043DE62FF77FFFFFFCF10FFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFFFFEBFD4F05EF482FFFFFF980000BFFFFFEFF410BF7FC0AFB840DF67FFFFFFFE43FFFFFFFFFF83DFFFFFFFFFFFFFFFFFFFFFFFFE7FEFF40FF0402BFFFFBD80ABFFFEFFFFE0207EF7C09F7C5CBFFFFFFFFF8F27FFFFFFFFFE43BFFFFFFFFFFFFFFFFFFFFFFFFC3FF271B9BB100FFFFFBFFFFFFFFDFFFFC040FDCF016E748967E7FFFFFF9CDFFFFFFFFFF4077FFFFFFFFFFFFFFFFFFFFFFFFE5FFF7E7DDFCC0DFFD1B";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFCFFCFF8003FBFF82367E01DBF1FFFFFFEDD7FFFFFFFFF81E7FFFFFFFFFFFFFFFFFFFFFFFFF7FFEABBF7F410AF93FF3FFFFFE7FF3FC0087F7BF042FFA13FF1DFFFFFFCBF3FFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFED733FB30CBFFFFFF7FFFE1FFEFFC0107EF7C082FF825FD3FFFFFFFF7FFFFFFFFFFC21BFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFAE61FFBE67FE7FFFCFF2BFFF3FE80407DEFC003FFC0BEF7FFFFFFFFFFECBFFFFFF0077FFFFFFFFFFFFFFFFFFFFFFFFFFEBFFBE36F4DFBFFDE7FFFFFFFFFDFFC00C1FBDF020EDF85B89FFFFFFFFFFFEFD47FFFF68F7FFFFFFFFFFFFFFFFFFFFFFFFFFF1FF77DF1BEFFFFDFCFFFFFFFFF7FF0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0303F7BF041EFF09D77FFFFFFFFFFFFFFFEFFFC807FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFC7DE07AFDFFE7F4FFFFFFF3FFD00803EFFC003ACE03E7FFFFFFFFFFFFFFFFFFB7D81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F99B627767FFEBFF87FFFF1FFFC010179FFC00F78813F5FFFFFFFFFFFFFFFFFFFC821FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F9E71B0DFFF89FFF0C87FFFE00403FB9F821FFCC5FFFFFFFFFFFFFFFCFFFFFFE643FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F93FC387FEFFFA17FFFFFFFFF80301FEF7D043FE8AFFFFFFFFFDBFFFFFFFFFFFFF64F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFF5A23FF7FFF017FFFFFFFE00803FDEF8087FF";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFD9FBDFDD495FFFCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFBFBBE58001F9FE1D5FFFDBEFBFB0229FFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFE7C5F5780FFF07F9FFFFDBFA3F8C67EBFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEBFA10003FEC57FFFE3D1D272A7924F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF3D0F57FFF4F8079FFFEE8CFF5A8E463FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFEDEFCF864005EF3FFFFE524D9C0F";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "574FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFEBFFF5F0FA3400FFFFB007DF4E3D8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F777FDEFFB8023BBFFF8C2C50622CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EC031C021C3FC1BFFFCDC37C236DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9496EE1E7F011FD7FFFFD7B298E2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FA3E1DFFFF8104FFFC90B495DFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FDA863F7D0F8D7FF27B090AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC45F88C380BD007CE9CB90FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB20F07F10129069F3A2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD34FC8E0321C324FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE05C70100D5D7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDF4D3899BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFBEFFE7FE7FDDF7EBC00001BFF7F01031FBE1082BBFF37008BFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FFBFF7FF6FEFB8001E3FFBFF020C2FF80009F7FFCE1117FFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFE7FEFEFEFDEF8EFFFF5FE810205DE08479CFFCFE422FFFFFFFAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FEFFE7D9FE3B9FFFFC3FF4040C177C2187F77FEF480FFFFFFFF79FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE36E63FFCDD9FFEFC060FFFE0302073E8C21EE13F8F1107FFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFEF97FFFE5601FE74FFFFF201C1017B9104FB465F8C201FFFFFFF9AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D7F9FD67101BFF7FFD4004180FFF5412F760B3DC007FFFD7FFA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF5FF64C8F4006DC7500180606FA7FC23DD303ED2007FFFAFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFB7EE1D8381EA30000B00403FDEFF88F749A5FEE05FFFC9FFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFE05F2CDC00BFFEC00C00BE74FF8BFF39E738A1FFFC8FFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "FB9B3F25E000000F8008FFD0BFFFBA0EE7AAF9FFFC6FFC4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F9FF93C3FF03FFE8003CF3E027FEFE8AFEA435FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE35B0FCFDCBC0006C7D1FC0B7F93A29FFE43FFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF8E47E1D9F70027FC3F60E17FEF8D67FA1FBFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6A7D79F8CF8CDFF60200FFD62258F8697FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC05BF7FBF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "FFFFF990300BFFC48CE9D97BFFFFE7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFD249F7F7FFFF837EC00CBFFDA247FB27FBFFFEBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFDF3FBE402B000FEA0FD3FFD387BC59CFBEBE5FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF9F5E3E800017BCB89DFFFD42E9CB7D8DBFBDE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFC353C644FC007E33FBFFFD0FC5EDA953E3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFD7F4F1AE7CFEBF3F37F";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "05FFFFFFFFFFFFFFFFBFFFFFFDC9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF966FBBC9FFBFFFC023FFFFFE80202FFFFF01073E19FFFFFFFFFC7FFFFF7FFFFFFD919FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3877BDD43FBFFFF0038FFFC40080FFCF7F020EF05FFFFFFFFFFC3FFFFFBFFFFFFB077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4C2FDF7EDEFBFFEF00007C003000FFBDFA005DF88FFFFFFFFFF17FFFFFBFFFFFF44FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE639FF729F23FFFED0000005C00FFEFBF0107BF01FFFFFFFFFF1FFFFFF7FFFFFF445FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA103DC67F5FFFF7017101D0005FF7EFC001F7A00FFFFFFFFFF9";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFF43BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35A7F9FDF1DFFF48000000000FFDFBF4081DF042FDFFFFFFFC17FFFF8FFFFFFF05FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF531FFDB4E57FFF3A000000037FE7E7E8303FE085F8FFFFFFFC0FFFFFFFFFFFFC0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF91FE37E9CFFF9F60000037FF7FBF80C1F7E10053FFFFFFFC2FFFFFBFFFFFFE1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCB67FFDF5A7FFE7FCFFD8FFF5FEFE8001EF8212B7FFFFFFFA1FFFFFFFFFFFE93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF02BFBCFFF3FFC7FFFFFFFF1FF7FA0207FE0023BFFFFFFFE04BFFFFFFFFFFE";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C71FDE7FF8FFFF3FFFFF83FF9FF0182F7E104BD7FFFFFFE8FBFFFFFFFFFFDAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE65FFF3FFE2FCDFF638BFFFCFFC040BCF40017FDFFFFFF88BFFFFFFFFFFFA97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34E3FFFEFFB0D8C7EEFFFF9FFB0182FBF0003FFFFFFFFEBFF3FFFFFFFFFF9A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA74F4CDFFF7D7F9DDFF23FFC00C03EFA1045FFF7FFFFD7EE0FFFFFFFFFE65FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3B6BFFEFF9FFFFFF8FFFFC80202F9E8008FBE17FFFFC9DC3FFFFFFFFFD65FFFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFF6BDBEFFFFFC63FEFEFFFF980380FFFC0822F7E1FFFFFF3B84EFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11F2E53FFFE5DFEEFBC8F002805FDF80043FF04FFFFFC57083FFFFFFFE64FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFBFBBFF625F67F00001C017F7F0418FFE097F1FFEFE107FFFFFFFE6DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFF9FC3FF225F03100070017FBFC1020F7C22FADFFEFD223FFFFFFF8D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFEFFBFF9F29B52AFF000BFEFF04081FF04079FFFFB8447FFFFFFF2AFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N42
cyclonev_lcell_comb \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]) # ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout )))) ) ) ) # ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]))) # (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout  & 
// ( (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & ((\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )))) # 
// (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ))) ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image1|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\mux4|z[12]~6_combout ,\mux4|z[11]~3_combout ,\mux4|z[10]~5_combout ,\mux4|z[9]~17_combout ,\mux4|z[8]~16_combout ,\mux4|z[7]~8_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,
\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .init_file = "db/ArquiProject.ram0_image_memory2_aebdee58.hdl.mif";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image1|altsyncram:RAM_rtl_0|altsyncram_5he1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFEE3FDFCBEFFDFFFFFF6FFFD887FFFFFFDFFC0003F7DE843EEF88FDC423BE3FFFFFFFFFFFFFFFFFFFFF07F7FFFFFFFFFFFFFFF75EEFC7E17FFFFFCFFFFFFFFFFFFFDFDFFC0103FFFF041FEE007D8407FE3FFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFFF3BD0F83D01FFFFFE0FFFFFFFFFFFFFFDFF00003EFBE083FDE00FDC04FFFCFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFC1FEFFFFFFFFFFFFFFFF9E38B87FCAEFFFFC0FFFFFFFFFFFFFF8FF00007FFF8107FDE01FF00477DBFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFB819021FA0F7FFFC07FF7FFFFFFFFFFFFF0100FFFF8007BFC01FB888F0ADFFFFBFFFFFFFFFFFFFFFC3FDFFFFFFFFFFFFFFFFE47CB69F40FFFFF801CD7FFFFFFFFFEFFC0401FBEF800FBBE03FF008FB3FFFFD4FEFFFFFFFFFFFFF83FBFFFFFFFFFFFFFFFFEF99BF1FB1FBFFF907F1EFFFFFFFFFDFFC0803FFFF041FFF823FE002EAFFFFF74FDFFFFFFFFFFFFF83F7FFFFFFFFFFFFFFFFFF8E4B86F07BFFF80FFFF7FFFFFFFE7FF8100FEFDC081F7FC43FF003FBFFFFF8BFBFFFFFFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFF07E7FFFFFFFFFFFFFFFFF0252DE2F439FFD03FFFD9FFFFFFA7FFD0001FDFBC001FFF043EC001FDFFFFBF7E7FFFFFFFFFFFFE07EFFFFFFFFFFFFFFFFFF9A94ED3EC5EFFB02FFEDFFFFFE0FFFFC0802FDF7C003FEF003FC001DFFFFFCE7FFFFFFFFFFFFFFD0FDFFFFFFFFFFFFFFFFFFB9703CBFC2EF8B83FFF773FF4FFFFFE00003FBFF020FDFF00FDC027F9FFFFFEFFDFFFFFFFFFFFFE1FDFFFFFFFFFFFFFFFFFFFC7E965FB1F73D43FFFF7C1DFFFFFFA06007F7FE0017FFE007F8403FBFFFDBFFDFFFFFFFFFFFFFC0F3FFFFFFFFFFFFFFFFFFE8025BAE98FADDE3FFF7FFFFFFFFFF80800FEF9E000FB9E10FBC047F3FFC739FDFFFFFFFFFFFFF83F7FFFFF";
defparam \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFEF868FE2EC7BFF61FFFBFFFFFFFFD400001FDFBC001F7BC11FF080F7FFFB3707D3FFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFF38E64F17DB873F1FFFFDFFFFF840000007FFF78103FFF800F7816FCFFFDFF17FFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFB4F12C8A700FBD6FFFFF3FFC700000802FF7EF820FEFF823EA02FF7FFE1FFBFEFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFDF64BE4D0841FEB7FFDC1050000002007FDFDF800FFEF807EE13D47FFF7FA3FE7FFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFCBE43B227C20F73FFFFF000000000401FF9FBF000FDFF843FC2397FAF5FFB0DDFFFFFFFFFFFFA1FBFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N54
cyclonev_lcell_comb \image_controller|mux3|z[0]~9 (
// Equation(s):
// \image_controller|mux3|z[0]~9_combout  = ( \image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( ((!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & 
// \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout )) # (\image_controller|mux3|z[0]~8_combout ) ) ) # ( !\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// (!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2] & \image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_controller|image1|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\image_controller|mux3|z[0]~8_combout ),
	.datac(gnd),
	.datad(!\image_controller|image1|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\image_controller|image1|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~9 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~9 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \image_controller|mux3|z[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode227w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFE77FFD208FBE81804004FFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF00802001FFFFFFFFFFBFFFFFFFFFFFFFFEF7FD8020EFA040600FFFFFFB7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF80400000FFFFFFFFFFFFFFFFFFFFFFFFFBF7FD4C05DF8081019FFF08FFFFC8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFC0000801FFFFFFFFFFBFFFFFFFFFFFFFFBFFFA108FBC06080DFFE7FFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE0000000FFFFFFFFFFFFFFFFFFFFFFFFF7FFFD021EF818202FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF3FE00000003FFFFFFFFFEFFFFFFFFFFFFFF3FFF0443FF041817FDFFFF45FE07FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00402001FFFFFFFFFFFFFFFFFFFFFFFF7DFF9087FC08609FBFFF8C000000D3DFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFE7AFF00201001FFFFFFFFFF7FFFFFFFFFFFFFBDFE220CE82182F97FE60000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7F7FC0200801F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFF7FFFFFFFFFFFFDFBFE467BE0800FE7FC0000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFA3FFFFFBFBFD01000007FFFFFFFFFBFFFFFFFFFFFFDFBFC887782081FFFE80000DFFD6C001FFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFDFE00800003FFFFFFFFFFFFFFFFFFFFFFDF7FC11FE040079FE8000700000001E0FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFDE7EFF00000003FFFFFFFFFFFFFFFFFFFFFFBDFF621BA1085F7F4000E0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE3F7FC0001003FFFFFFFFFFFFFFFFFFFFFFDFFFC43FC2017FFA000C000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F7FFFE0000001FFFFFFFFFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFE087E0843FFE000C00007F0379000F7FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFE0FDFE0000000FFFFFFFFFE7FFFFFFFFFFEBBFF01DE118F9F4006000600000001E007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFE3F8FFFE00804007FFFFFFFFFFFFFFFFFFFFEB3FE23B0020F7D002001E0000000000387FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFF47FFF00400007FFFFFFFFFBFFFFFFFFFFDB7FE47F00439F401000000001F8000003BFFFFFFFFFFFFFFFFFFFFFFFFB71FFFFF43F7FC0200001FFFFFFFFFFFFFFFFFFFFEA3FE8EC0907FD00C008001CFFFFD3400007FFFFFFFFFFFFFFFFFFFFFFFBBE7FFFFD1FFFE0101001FFFFFFFFFFFFFFFFFFFF9E7";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode176w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FD1007EF0843EF63A1FF8080EF100003FE0102007FFFFFFFF13FFFEFFFF9E7FEFFF2DF00077FFFFFFFE0000007F7FFF0101FFE8005FF8443F741C8EFC001FFD02103FE010000FFFFFFEFFDFFFFFFFFFBDFFEFFF7DF8007FFFFFFFFE8006007FBFDFA040F7F0023FF8020F7C2C4FFA440E7F80003DF8100007FFFFFEFFD7F7FEFFFFFF6FFFFFFDF87FFFFFFFFFFFC000803FCFEFD0007BF8411FB80107FC00437E4006FFE0081DF8001003FFFFFFFFF7FB7EFFBFFDFFFFFF7BF8FFFFFFD31FFFF000401FEFFFF8101DFE2087DE100FFE0423FE20067FE0003FF0081007FFFFFFFFD7FFFEFF7FFFEFFFFFF3FBFFFFFCFFFBFFFD00000FFFFFFC001FFF004BFF000";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "3DE0001BE2202FFF0801EFC000803FFFFFFFFEFFE7EFF7FFDEFCFFFFFFBFFFF0FFFFF7FFFC00401FFFEFE080BFF8047EF0047FE0213FE0006FFCC841FFC000803FFFFFEFF7BFFFEFFFFFD2FDFFEFFF3FFF9FFFFFFEFFFF00200FEFFFF0003FF8021DF8001EF8000FF0101FFFE040FF8040801FFFFFFFFDFFFFEF3FFFFEFDFFE7FFEFE1FFFFFFFF9FFF800807F7FBF8103BF8213DF8421E78109FF8002FFBE400FFA040003FFFFFFFFFBDFFEFEFFFD3FFFFF7EFF5DFFFFFFFFFFBFFF00207FFFFFC000FFC201FB8210F780086FC880FB2BE20FFC000403FFFFFEFF9B7FFFF5FFFDAFCFFFFF777FFFFFFFFFFFF7FFC0103FCFEFE0005FF108DFE000FF8084FFC00";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "1FCF1A40FFE000401FFFFFEFF3F3FFEFFFFFDBFFFFFFFFFBFFFFFF39FFFFDFFC0081FFFF7F0403FF0043FC1087BC04037E440FFFDFC07BC000400FFFFFFFF1FFFFDFFFFFFAFFFFF7FFFFFFFFE7FF9FFFF7FFC0007FFFBF8203FF8027FF0803FE0427FC001FFFF7D03BE020400FFFFFFFF7EFFFFFFFFFFBFFE7F7FFFEFFFC7FFFF3FFFDFFE0187FFFDFC103BF8001FF0047FE0023BF000D7FEFF07FF000001FFFFFFFFFF7FFDFFFFFDF7F6BFFFFFC5F8FFFFFFE3FFE7FF8041FEFEFC0019FE211F70403FF8203FF0237FFFFE03FE000201FFFFFEFF7FFFFFFFFFFFBFF5F83FFFF19FFFFFFFFFFFFCFF80007F7F7F0005FE001FF8001EF0010DF001BFFEFF01DF0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00200FFFFFEFF7F7FF7F7FFFFD7E7D3BFFFF8FFFFFFFFFF9FFF7FC0083FBFBE8206FE1097F8210FF0100FF1103FF9FD03DF0102007FFFFEFFFFFFF1FFFFFDDFFFFF9FFFDCFFFFFFFFFFE7FFBFF8041FDFFF8207FF885F9E009F78008FF0007FFFFFC1FF8100007FFFFEFF7F7FDFEFFFFDE7F7DFFFFF79FFFFF02FFFFEFFF7FC020FEFFF81013F0053DC1087FC0807FC886A4DFDA0BF000000FFFFFEFF5F3FDFEFFFFBEFFFDFDFFF3FBFFEC004FFFFFFFBFF018FF7F7E080FF8405EE004FBC080FF88803FBFDE12F8001007FFFFEFFDFFFFEFFFFFFE7FFFFFFDFFE3FC00000BFFFCFFEFF4045FBFFE080DFE003FF0847FC04437C441F7AFBF7F78001003FFFFEF";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode205w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "FBFFDFF9FFFFFFFB000040FFF8040400FFFFFFFF9FFFFFFB7FFF9DDC0007FF80020015FFFFFFFFFFF8002004027EFFFFDD37FDFFFFFEFFFFFFFF0000407FF80004007FFFFFFFFFFFFFFFFFFE5BB8202F7C0008009FFFFFFFFFFFFD000C0100BFBFFCFFFBFFFFF7FFFFFFFFFF8010207DF8000200FFFFFFFFDFFFFFF3FFFE7D60441FFC186005FFFFF29DFFFFFFD00300402FFFBDFFFFFFFFFFFDFFFFFFF7E008107FFE0002003FFFFFFFEFFFFFFEFFFFFBC0087FF821800FFF81FFFFF9FFFFF000C0301BF7BDFFFCFDFFF7FDFFFFFFFFF000081EFE0100003FFFFFFFFFFFFFFFFFFBFD8101FFE044003FF1FFFFFFFFF1FFFF00100C05FFFDFFFFFDFEB7FCFFFF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "FFFBE000081F7F0001001FFFFFFFEFFFFFEEFFFBEB8203EF410807FE3FFFFFFFFFFF9FFFF0040302FEDDFFFFFBFFE7FEFFFFFFFBF800041FFF8080003FFFFFFFEFFFFFFCFFFFEF8043CE002017F3FFFFFFFBFFFFF9FFF80100803F5BF7FFFDF2F7FF7FFFFFFDF801000FFF0000800FFFFFFFFFFFFFFFFFFFEF088FBC08005FDFFFF3C00078FFFF7FFF8040007FC3FFFFBDF7FFFFFFFFFFFAFC000203FFC040400FFFFFFFFFFFFFFFFFFFFE101F7A31017EFFFFC000000013FFDFFFE0100007D7FBFF3EFFFFFFFFFFFFFDFF000103DF80000007FFFFFFFFFFFFFFFFFC3C001EE80403F3FFC00000000000BFFCFFF000020BF3FBFF3E9FFFFFFFFFFFFDFE004001";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "EFE020200FFFFFFFFFFFFFDBFFEDFC003FD08803DFFEC00067FF000009FF9FFC010103FBFFFF3FFFFFFF7FFFFFFFBF800083F7C0102003FFFFFFFBFFFFF9FFFFFE44FBC3102F7FE8001000000780003FF7FF8080007CFFFE7E7FFFFFFFFFFFFDFF802000FFF0100007FFFFFFFFFFFFF9FFEDFC097704403DFF800F000000001C003FFFFFC02020BEFBFDFFCFFFFF7FFFFFFCEF800041FFF0001001FFFFFFFBFFFFFBFFDFFC10EE8880F7FF00C00000000000C005FFBFF800001FFBFEFFFFFFFE7FFFFFFCEFE000007BF8080003FFFFFFFDFFFFB3FFDBFE21DC1201FFF4060000000000001800BFFFFE0404178BFEFFFFFFFEFBFFFFFF7FF008007FF8000800FF";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "FFFFFDFFFFB3FFFFFC03BE2003FFD0100005DFEFC00001800FFBFE00020FEB35FFFFFFFF3FFFFFFC7FE000107FF8040401FFFFFFFFFFFFF7FFBBFC6F30081EFF0080011FFFFFE18000200DFEFF808085F2417FFFFFFFFFFFFFFC7FF004081FF8000401FFFFFFFFFFFF73FFFFFA3FE8101BFC060027FFFFFFFFE60000017FBFF04000FDE07FF7FFFFFF7FFFFF1DF882083FFC0200007FFFFFFEFFFFE3FF3BF51FF12037FC1802FFFFFFFFFFFF4001801FFFF410207EF81FE7FFFFFFB5FFFFDFB800040F7C000000FFFFFFFEFFFFC7FFFBF41FA041FFF04017FFFFE047FFFFF4003017FBFE08007FFC2FDFFFFFFFFFFFFF1FDE00041FFE0100003FFFFFFFFFFFE7";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode216w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "FEBFA223EF40200C004FFFFFFFFF70007FFFE7FFFFFFFFFFFFFFFFFFBFFFFFFFE0FDFE0100801FFFFFFFFFDFFFFFFFFFFDF7FF3F0443BD00C0200BFFFFFFFFFFF9805FFFEFFFEFFFFFFFFFFFFFFFBFFBF7FFF0FFFE80800007FFFFFFFFDFFFFFFFFFF37FFC36001E740201809FFFFFFFFFFFFFCC0FFFEFFFEFFFFFFFFFFFFFFFBFFBEFFFE03F7F00000007FFFFFFFFFFFFFFFFFFFFFFFCFC003DE0080805FFFE3FFFFF17FFFC80598FFFCFFFFFFFFFFFFFFFBFFF7FFFF01FFFC4002007FFFFFFFFEFFFFFFFFFFAFFFCF8043BE020603FFFCFFFFFFFFF8FFFC003DFFFCBFFFFFFFFFFFFFFFFFF7FFFE00FFFD2000001FFFFFFFFEFFFFFFFFFE7EFFFB000FF80C0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "817FF1FFFFFFFFFFFC7FF9004FFFF0F7FFFFFFFFFFFFFFFF7FFFD417FFC5100000FFFFFFFFFFFFFFFFFFFFEFFB6013DE010201FF3FFFFF3FBFFFFFC7FFA017FFBEFFFFFFFFFFFFFFFFFFF7FFE203EFF4C80001FFFFFFFFF3FFFFFFFFDDDFFAC007B80C082FFFFFFC7C001BA7FFFA7FE007FEFDEFFFFFFFFFFFFFEFFFC3FFF103F7E98800007FFFFFFFFFFFFFFFFFEBDFFBE007780020BFDFFFB8000000009FFFDFFD003EBF3FFFFFFFFFFFFFFFFFFBFFC083FFF0C404007FFFFFFFFBFFFFFFFFCBDDFB800DD02083FF7FFB0000000000047FFFFFC010FF5FFFFFFFFFFFFFF7FFFF5FC000FFF80202003FFFFFFFFBFFFFFFFFBF93FF003B80800FFBFF30000FC0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "FE800037FF7FD00E7EFFFFFFFFFFFFFFFFFFFFEFC0407DFF0000003FFFFFFFFFFFFFFFFFDFFFF7203701042FEFFE0006000000060007FFEFFC00187FFFFFFFFFFFFFE7FFFFE7D0207FFC0101003FFFFFFFFDFFFFFFFF8FA5FE016D0000FFFFC000C00000000070002FFBFF01057FFFFFFFFFFD5FDFFFFFFFD0107FFE0000800FFFFFFFFFFFFFFFFF1FBFFCC1FA0021FE7FC0080000000000010005FCFFC04BFFFFFFFFFFFCEFDFFFFFFC00083F7F8000001FFFFFFFFEFFFFFFFFCFFFF893B01005FFFB00C000F080BC00003000BFDFF0157FFFFFFFFFF7FFFFFFFFFE00000FBF80404007FFFFFFFFFFFFFFFEBF6FE127E0010FEFE8060068000000180006002F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "F7FC0AFFFFFFDFFFFFFFF7FFFFFF02040FFFC0200003FFFFFFFFFFFFFFFEFFF9A847C0C22FBFE0300C0000000000E0008007FDFC05FFFFFF7FFFEFF50FFFFFFE00020FDF80000007FFFFFFFF7FFFFFFDBFFEF29FC1003FFF8080600000000000000018037F7F05FFFFFD7FFFFFF5FFFFFFFF010003FFC0100001FFFFFFFFBFFFFFFDBFFBE51F82007DF20202000007FF200000C002009FDFE1FFFFF9FFFFFFFFFFFFFFFE008003FFF0000803FFFFFFFFFFFFFFFDFFFFEA3F0423FFE0081800047FFFF8700008000027E7FFFFFFF3FBFFDFFBFFFFFFFF004083FFF0080801FFFFFFFFBFFFFFFD7FFF92EE0807E7E060C000FFFFFFFFF90001000009FBFC7E67FF";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\image_controller|image3|RAM_rtl_0|auto_generated|rden_decode|w_anode194w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\image_controller|Add1~29_sumout ,\image_controller|Add1~25_sumout ,\image_controller|Add1~21_sumout ,\image_controller|Add1~17_sumout ,\image_controller|Add1~13_sumout ,\mux4|z[7]~8_wirecell_combout ,\mux4|z[6]~15_combout ,\mux4|z[5]~14_combout ,
\mux4|z[4]~13_combout ,\mux4|z[3]~12_combout ,\mux4|z[2]~11_combout ,\mux4|z[1]~10_combout ,\mux4|z[0]~9_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .init_file = "db/ArquiProject.ram0_image_memory2_675e3e6a.hdl.mif";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller:image_controller|image_memory2:image3|altsyncram:RAM_rtl_0|altsyncram_oce1:auto_generated|ALTSYNCRAM";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "FFFBF87F8081FF81003FFF97FFFF63FFFE800003FDFE80042FFE1FFFFFFFFFFF7FFEC7E6000007FE0100003FFFFFFEFFFF97FE7BFC7701077E8400FFF1FFFFFFFFC7FFE80200FF7F410217DE17EFFFFFFFFFFFFEE77700000FBE0081003FFFFFFF7FFE77FFFBF87E920EFE1003FF5FFFFFFFFFFE7FFA00C07FDFC0810BFF0FDFFFFFFFFF7FFCC3FE000003DF8080001FFFFFFF7FFF6FFEF3AD7F041FFC200FF9FFFFFFFFFFFFE7FF40200FFFF80085FF8FFFFFFFFFFFFFFFA33B404103FF0000803FFFFFFF7FFE5FFEF7FFDE403BE0C03FCFFFFFFFFFFFFFFEFFD00C03FBFC1003FBC3BFFFFFFFFFFFFFD3FF802001FFC040001FFFFFFFFFFEBFFFF5B9D8807F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "C300FE7FFFEA7FF607FFFFDFF40202FEFC08207DF07FFFFFFFFFBFF8F0E7C00083FF8000000FFFFFFF7FFF2FFFF1FFF400FFC405FDFFE3FFFFFFFE0FFFF7FD01007F7E8408BEF0AFFFFFFFFFFFFCF1F3C01000FFC020400FFFFFFFFFFFAFFCFFB3E800BF882FFFFCFFFFFFFFFFFC3FFEFFC0403FDF42043F7C67FFFFFFF9BFF45FF8600040F7C020000FFFFFFFFFFD6FFFFF8EF2437E007FEFEFFFFFFF8FFFFFE3FF7FC0100FEFE0022FFE17FFFFFFFBCFEC6F7AE808207FF000000FFFFFFFBFFF7FFDDF37E483FC01D3DFBFFFFFC4067FFFFF7FEFF0000FFFE08017DE07FFFFFFFDFFD0277EFC0020FBF0100007FFFFFFBFFEFFFD9FFDE005F880FD7EFFFFF2";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "000017FFFFFFFBFA0201FBF0008FEE8FFFFFFFFAEFF2103FFC04003FF0000007FFFFFFFFFFDFFFFFFDC007F103BEFFFFF800000000DFFFFDFEFE80807FF80007FF8E7FFFFFFEEFE1103EFC80107DF8001007FFFFFFFFFFFFFDFFF1100FC413FF77FF20000000001BFFFFFFFFC0403F7F1021FFC27FBFFFF8DFF9000F9F82103DF0081003FFFFFFBFFC7FFF7FF2A43F9D4FFF0FF8000000D46000BFFFDFDFD0201FBF8400FFE0EFBFFFFBEFD0001F5F80081FF8000801FFFFFFDFFA9FFDBFF6486F1D3FFF9FD00000380007000BFFF7F7E0101FDFC0087FF0AFBF2FFCEFF88007EF81001EFC040003FFFFFFDFFBFFFFBFF8705EBDFFDFCF00001E000000A0003F";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "FBFBFC0403EF83087EF06F3FFFFEEE5C440FAB80000FF8040001FFFFFFDFFEBFFBBFFEF03F3DFFF7E50006C0000000080027FFFDFC0201FFE1047FF07F0F77FFBFBE0203A900801FFA040401FFFFFFFFFABFFEDFFDB8FDFFFFFFF0007000000000010002FEFFFF0100F7F8022FF82117BFE07CFF2007DF60000F7C000401FFFFFFDFFB7FFA5FFDF37CFFFFFFF20F0000010980002000BFBFBFC040FFF8401FF6000FDAA4E3BE1101F730420FFE020400FFFFFFDFFB7FFBFFFFF0F3FFFFFFEC2800006FFFD80000001FDFDFC0007DFC2087D40083FF1060DF9003F7604003BF000200FFFFFFDFFF3FFBFFFBF9E7FFFFF5EC80000DFFFFFC0006000FEFFFE0301F";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N0
cyclonev_lcell_comb \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout )))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]))) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout )))) ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & 
// ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout  & ( (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & (\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ))))) ) ) )

	.dataa(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N12
cyclonev_lcell_comb \image_controller|mux3|z[0]~7 (
// Equation(s):
// \image_controller|mux3|z[0]~7_combout  = ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( 
// (!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]) # (\image_controller|mux3|z[0]~6_combout ) ) ) ) # ( !\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// \image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( !\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2] ) ) ) # ( \image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32~portadataout  & ( 
// !\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( \image_controller|mux3|z[0]~6_combout  ) ) )

	.dataa(!\image_controller|mux3|z[0]~6_combout ),
	.datab(!\image_controller|image3|RAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_controller|image3|RAM_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\image_controller|image3|RAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~7 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~7 .lut_mask = 64'h00005555CCCCDDDD;
defparam \image_controller|mux3|z[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N18
cyclonev_lcell_comb \image_controller|mux3|z[0]~14 (
// Equation(s):
// \image_controller|mux3|z[0]~14_combout  = ( \image_controller|mux3|z[0]~9_combout  & ( \image_controller|mux3|z[0]~7_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~13_combout  & 
// !\image_controller|mux3|z[2]~10_combout )) ) ) ) # ( !\image_controller|mux3|z[0]~9_combout  & ( \image_controller|mux3|z[0]~7_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & (!\image_controller|mux3|z[2]~13_combout  & 
// (!\image_controller|mux3|z[2]~10_combout  & \image_controller|mux3|z[2]~5_combout ))) ) ) ) # ( \image_controller|mux3|z[0]~9_combout  & ( !\image_controller|mux3|z[0]~7_combout  & ( (!\image_controller|mux3|z[2]~11_combout  & 
// (!\image_controller|mux3|z[2]~13_combout  & (!\image_controller|mux3|z[2]~10_combout  & !\image_controller|mux3|z[2]~5_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~11_combout ),
	.datab(!\image_controller|mux3|z[2]~13_combout ),
	.datac(!\image_controller|mux3|z[2]~10_combout ),
	.datad(!\image_controller|mux3|z[2]~5_combout ),
	.datae(!\image_controller|mux3|z[0]~9_combout ),
	.dataf(!\image_controller|mux3|z[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_controller|mux3|z[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_controller|mux3|z[0]~14 .extended_lut = "off";
defparam \image_controller|mux3|z[0]~14 .lut_mask = 64'h0000800000808080;
defparam \image_controller|mux3|z[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ( !\im|Mux3~2_combout  & ( (!\im|Mux7~2_combout  & \im|Mux4~0_combout ) ) )

	.dataa(!\im|Mux7~2_combout ),
	.datab(gnd),
	.datac(!\im|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\im|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0A0A0A0A00000000;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( \im|Mux2~3_combout  & ( \im|Mux1~3_combout  & ( (\comb~5_combout  & \CPU|cl|ff0|q [2]) ) ) ) # ( !\im|Mux2~3_combout  & ( \im|Mux1~3_combout  & ( (\comb~5_combout  & \CPU|cl|ff0|q [3]) ) ) ) # ( \im|Mux2~3_combout  & ( 
// !\im|Mux1~3_combout  & ( (\comb~5_combout  & (!\CPU|cl|ff0|q [2] & (!\CPU|cl|ff0|q [0] $ (\CPU|cl|ff0|q [3])))) ) ) ) # ( !\im|Mux2~3_combout  & ( !\im|Mux1~3_combout  & ( \comb~5_combout  ) ) )

	.dataa(!\comb~5_combout ),
	.datab(!\CPU|cl|ff0|q [0]),
	.datac(!\CPU|cl|ff0|q [2]),
	.datad(!\CPU|cl|ff0|q [3]),
	.datae(!\im|Mux2~3_combout ),
	.dataf(!\im|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h5555401000550505;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = ( \CPU|alu|mux0|mux2|z[6]~6_combout  & ( !\CPU|alu|mux0|mux2|z[2]~9_combout  & ( (!\CPU|alu|mux0|mux2|z[13]~7_combout  & (\comb~6_combout  & (\CPU|alu|mux0|mux2|z[5]~31_combout  & \CPU|alu|mux0|mux2|z[4]~32_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\comb~6_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[5]~31_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~11 .extended_lut = "off";
defparam \comb~11 .lut_mask = 64'h0000000200000000;
defparam \comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N42
cyclonev_lcell_comb \CPU|rf|rd3[0]~1 (
// Equation(s):
// \CPU|rf|rd3[0]~1_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|rf[5][0]~q  & ( (!\im|Mux16~4_combout  & ((\CPU|rf|rf[6][0]~q ))) # (\im|Mux16~4_combout  & (\CPU|rf|rf[7][0]~q )) ) ) ) # ( !\im|Mux15~3_combout  & ( \CPU|rf|rf[5][0]~q  & ( 
// (\im|Mux16~4_combout ) # (\CPU|rf|rf[4][0]~q ) ) ) ) # ( \im|Mux15~3_combout  & ( !\CPU|rf|rf[5][0]~q  & ( (!\im|Mux16~4_combout  & ((\CPU|rf|rf[6][0]~q ))) # (\im|Mux16~4_combout  & (\CPU|rf|rf[7][0]~q )) ) ) ) # ( !\im|Mux15~3_combout  & ( 
// !\CPU|rf|rf[5][0]~q  & ( (\CPU|rf|rf[4][0]~q  & !\im|Mux16~4_combout ) ) ) )

	.dataa(!\CPU|rf|rf[7][0]~q ),
	.datab(!\CPU|rf|rf[4][0]~q ),
	.datac(!\im|Mux16~4_combout ),
	.datad(!\CPU|rf|rf[6][0]~q ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|rf[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[0]~1 .extended_lut = "off";
defparam \CPU|rf|rd3[0]~1 .lut_mask = 64'h303005F53F3F05F5;
defparam \CPU|rf|rd3[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N51
cyclonev_lcell_comb \CPU|rf|rd3[7]~2 (
// Equation(s):
// \CPU|rf|rd3[7]~2_combout  = ( !\im|Mux14~2_combout  & ( \im|Mux16~4_combout  & ( !\im|Mux15~3_combout  ) ) ) # ( !\im|Mux14~2_combout  & ( !\im|Mux16~4_combout  & ( \im|Mux15~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\im|Mux15~3_combout ),
	.datad(gnd),
	.datae(!\im|Mux14~2_combout ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[7]~2 .extended_lut = "off";
defparam \CPU|rf|rd3[7]~2 .lut_mask = 64'h0F0F0000F0F00000;
defparam \CPU|rf|rd3[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N57
cyclonev_lcell_comb \CPU|rf|rd3[0]~3 (
// Equation(s):
// \CPU|rf|rd3[0]~3_combout  = ( \CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[10][0]~q  ) ) ) # ( !\CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[8][0]~q  ) ) ) # ( \CPU|rf|rd3[7]~2_combout  & ( 
// !\CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[9][0]~q  ) ) )

	.dataa(!\CPU|rf|rf[10][0]~q ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[8][0]~q ),
	.datad(!\CPU|rf|rf[9][0]~q ),
	.datae(!\CPU|rf|rd3[7]~2_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[0]~3 .extended_lut = "off";
defparam \CPU|rf|rd3[0]~3 .lut_mask = 64'h000000FF0F0F5555;
defparam \CPU|rf|rd3[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N57
cyclonev_lcell_comb \CPU|rf|rd3[7]~4 (
// Equation(s):
// \CPU|rf|rd3[7]~4_combout  = ( \im|Mux15~3_combout  & ( \im|Mux16~4_combout  & ( !\im|Mux14~2_combout  ) ) ) # ( !\im|Mux15~3_combout  & ( \im|Mux16~4_combout  & ( (!\im|Mux13~2_combout  & !\im|Mux14~2_combout ) ) ) ) # ( \im|Mux15~3_combout  & ( 
// !\im|Mux16~4_combout  & ( (!\im|Mux13~2_combout  & !\im|Mux14~2_combout ) ) ) ) # ( !\im|Mux15~3_combout  & ( !\im|Mux16~4_combout  & ( (!\im|Mux13~2_combout  & !\im|Mux14~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\im|Mux13~2_combout ),
	.datac(!\im|Mux14~2_combout ),
	.datad(gnd),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[7]~4 .extended_lut = "off";
defparam \CPU|rf|rd3[7]~4 .lut_mask = 64'hC0C0C0C0C0C0F0F0;
defparam \CPU|rf|rd3[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N48
cyclonev_lcell_comb \CPU|rf|rd3[0]~0 (
// Equation(s):
// \CPU|rf|rd3[0]~0_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|rf[3][0]~q  & ( (\im|Mux16~4_combout ) # (\CPU|rf|rf[2][0]~q ) ) ) ) # ( !\im|Mux15~3_combout  & ( \CPU|rf|rf[3][0]~q  & ( (!\im|Mux16~4_combout  & (\CPU|rf|rf[0][0]~q )) # 
// (\im|Mux16~4_combout  & ((\CPU|rf|rf[1][0]~q ))) ) ) ) # ( \im|Mux15~3_combout  & ( !\CPU|rf|rf[3][0]~q  & ( (\CPU|rf|rf[2][0]~q  & !\im|Mux16~4_combout ) ) ) ) # ( !\im|Mux15~3_combout  & ( !\CPU|rf|rf[3][0]~q  & ( (!\im|Mux16~4_combout  & 
// (\CPU|rf|rf[0][0]~q )) # (\im|Mux16~4_combout  & ((\CPU|rf|rf[1][0]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[2][0]~q ),
	.datab(!\im|Mux16~4_combout ),
	.datac(!\CPU|rf|rf[0][0]~q ),
	.datad(!\CPU|rf|rf[1][0]~q ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|rf[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[0]~0 .extended_lut = "off";
defparam \CPU|rf|rd3[0]~0 .lut_mask = 64'h0C3F44440C3F7777;
defparam \CPU|rf|rd3[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N3
cyclonev_lcell_comb \CPU|rf|rd3[0]~5 (
// Equation(s):
// \CPU|rf|rd3[0]~5_combout  = ( \CPU|rf|rd3[0]~0_combout  & ( \im|Mux13~2_combout  & ( (!\CPU|rf|rd3[7]~4_combout  & (\CPU|rf|rd3[0]~3_combout )) # (\CPU|rf|rd3[7]~4_combout  & ((\CPU|ff|q [0]))) ) ) ) # ( !\CPU|rf|rd3[0]~0_combout  & ( \im|Mux13~2_combout  
// & ( (!\CPU|rf|rd3[7]~4_combout  & (\CPU|rf|rd3[0]~3_combout )) # (\CPU|rf|rd3[7]~4_combout  & ((\CPU|ff|q [0]))) ) ) ) # ( \CPU|rf|rd3[0]~0_combout  & ( !\im|Mux13~2_combout  & ( (\CPU|rf|rd3[7]~4_combout ) # (\CPU|rf|rd3[0]~1_combout ) ) ) ) # ( 
// !\CPU|rf|rd3[0]~0_combout  & ( !\im|Mux13~2_combout  & ( (\CPU|rf|rd3[0]~1_combout  & !\CPU|rf|rd3[7]~4_combout ) ) ) )

	.dataa(!\CPU|rf|rd3[0]~1_combout ),
	.datab(!\CPU|rf|rd3[0]~3_combout ),
	.datac(!\CPU|ff|q [0]),
	.datad(!\CPU|rf|rd3[7]~4_combout ),
	.datae(!\CPU|rf|rd3[0]~0_combout ),
	.dataf(!\im|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[0]~5 .extended_lut = "off";
defparam \CPU|rf|rd3[0]~5 .lut_mask = 64'h550055FF330F330F;
defparam \CPU|rf|rd3[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \CPU|alu|flag_mod|WideAnd0~3 (
// Equation(s):
// \CPU|alu|flag_mod|WideAnd0~3_combout  = ( \CPU|alu|flag_mod|WideAnd0~2_combout  & ( (!\CPU|alu|mux0|mux2|z[20]~23_combout  & (!\CPU|alu|mux0|mux2|z[18]~24_combout  & !\CPU|alu|mux0|mux2|z[21]~22_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[20]~23_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[18]~24_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[21]~22_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|flag_mod|WideAnd0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|alu|flag_mod|WideAnd0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|alu|flag_mod|WideAnd0~3 .extended_lut = "off";
defparam \CPU|alu|flag_mod|WideAnd0~3 .lut_mask = 64'h00000000C000C000;
defparam \CPU|alu|flag_mod|WideAnd0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \ff3|q~0 (
// Equation(s):
// \ff3|q~0_combout  = ( \CPU|alu|flag_mod|WideAnd0~3_combout  & ( (!\comb~11_combout  & (((\ff3|q [0])))) # (\comb~11_combout  & ((!\CPU|mux1|z[3]~0_combout  & (\CPU|rf|rd3[0]~5_combout )) # (\CPU|mux1|z[3]~0_combout  & ((\ff3|q [0]))))) ) ) # ( 
// !\CPU|alu|flag_mod|WideAnd0~3_combout  & ( \ff3|q [0] ) )

	.dataa(!\comb~11_combout ),
	.datab(!\CPU|rf|rd3[0]~5_combout ),
	.datac(!\CPU|mux1|z[3]~0_combout ),
	.datad(!\ff3|q [0]),
	.datae(gnd),
	.dataf(!\CPU|alu|flag_mod|WideAnd0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ff3|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ff3|q~0 .extended_lut = "off";
defparam \ff3|q~0 .lut_mask = 64'h00FF00FF10BF10BF;
defparam \ff3|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N44
dffeas \ff3|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ff3|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ff3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ff3|q[0] .is_wysiwyg = "true";
defparam \ff3|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N0
cyclonev_lcell_comb \offset|Add1~49 (
// Equation(s):
// \offset|Add1~49_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[3]~43_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( !VCC ))
// \offset|Add1~50  = CARRY(( (\CPU|alu|mux0|mux2|z[3]~43_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[3]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~49_sumout ),
	.cout(\offset|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~49 .extended_lut = "off";
defparam \offset|Add1~49 .lut_mask = 64'h00000000000000EF;
defparam \offset|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N3
cyclonev_lcell_comb \offset|Add1~53 (
// Equation(s):
// \offset|Add1~53_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[4]~32_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~50  ))
// \offset|Add1~54  = CARRY(( (\CPU|alu|mux0|mux2|z[4]~32_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~50  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[4]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~53_sumout ),
	.cout(\offset|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~53 .extended_lut = "off";
defparam \offset|Add1~53 .lut_mask = 64'h0000FFFF000000EF;
defparam \offset|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N6
cyclonev_lcell_comb \offset|Add1~57 (
// Equation(s):
// \offset|Add1~57_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[5]~31_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~54  ))
// \offset|Add1~58  = CARRY(( (\CPU|alu|mux0|mux2|z[5]~31_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~54  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[5]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~57_sumout ),
	.cout(\offset|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~57 .extended_lut = "off";
defparam \offset|Add1~57 .lut_mask = 64'h0000FFFF000000EF;
defparam \offset|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N9
cyclonev_lcell_comb \offset|Add1~45 (
// Equation(s):
// \offset|Add1~45_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[6]~6_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~58  ))
// \offset|Add1~46  = CARRY(( (\CPU|alu|mux0|mux2|z[6]~6_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~58  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[6]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~45_sumout ),
	.cout(\offset|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~45 .extended_lut = "off";
defparam \offset|Add1~45 .lut_mask = 64'h0000FFFF000000EF;
defparam \offset|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N12
cyclonev_lcell_comb \offset|Add1~41 (
// Equation(s):
// \offset|Add1~41_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[7]~5_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add1~46  ))
// \offset|Add1~42  = CARRY(( (\CPU|alu|mux0|mux2|z[7]~5_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add1~46  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~41_sumout ),
	.cout(\offset|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~41 .extended_lut = "off";
defparam \offset|Add1~41 .lut_mask = 64'h00000000000000FB;
defparam \offset|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N15
cyclonev_lcell_comb \offset|Add1~25 (
// Equation(s):
// \offset|Add1~25_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[8]~4_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~42  ))
// \offset|Add1~26  = CARRY(( (\CPU|alu|mux0|mux2|z[8]~4_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~42  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[8]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~25_sumout ),
	.cout(\offset|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~25 .extended_lut = "off";
defparam \offset|Add1~25 .lut_mask = 64'h0000FFFF000000FB;
defparam \offset|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N18
cyclonev_lcell_comb \offset|Add1~29 (
// Equation(s):
// \offset|Add1~29_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[9]~3_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~26  ))
// \offset|Add1~30  = CARRY(( (\CPU|alu|mux0|mux2|z[9]~3_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~26  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[9]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~29_sumout ),
	.cout(\offset|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~29 .extended_lut = "off";
defparam \offset|Add1~29 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N21
cyclonev_lcell_comb \offset|Add1~21 (
// Equation(s):
// \offset|Add1~21_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[10]~15_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~30  ))
// \offset|Add1~22  = CARRY(( (\CPU|alu|mux0|mux2|z[10]~15_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~30  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~21_sumout ),
	.cout(\offset|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~21 .extended_lut = "off";
defparam \offset|Add1~21 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N24
cyclonev_lcell_comb \offset|Add1~17 (
// Equation(s):
// \offset|Add1~17_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[11]~14_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add1~22  ))
// \offset|Add1~18  = CARRY(( (\CPU|alu|mux0|mux2|z[11]~14_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( VCC ) + ( \offset|Add1~22  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~17_sumout ),
	.cout(\offset|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~17 .extended_lut = "off";
defparam \offset|Add1~17 .lut_mask = 64'h00000000000000EF;
defparam \offset|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N27
cyclonev_lcell_comb \offset|Add1~33 (
// Equation(s):
// \offset|Add1~33_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[12]~13_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~18  ))
// \offset|Add1~34  = CARRY(( (\CPU|alu|mux0|mux2|z[12]~13_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~18  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\CPU|decode|mux1|z[1]~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~33_sumout ),
	.cout(\offset|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~33 .extended_lut = "off";
defparam \offset|Add1~33 .lut_mask = 64'h0000FFFF000000EF;
defparam \offset|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N30
cyclonev_lcell_comb \offset|Add1~37 (
// Equation(s):
// \offset|Add1~37_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[13]~17_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( GND ) + ( \offset|Add1~34  ))
// \offset|Add1~38  = CARRY(( (\CPU|alu|mux0|mux2|z[13]~17_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( GND ) + ( \offset|Add1~34  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~37_sumout ),
	.cout(\offset|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~37 .extended_lut = "off";
defparam \offset|Add1~37 .lut_mask = 64'h0000FFFF000000FD;
defparam \offset|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N33
cyclonev_lcell_comb \offset|Add1~5 (
// Equation(s):
// \offset|Add1~5_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[14]~16_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( GND ) + ( \offset|Add1~38  ))
// \offset|Add1~6  = CARRY(( (\CPU|alu|mux0|mux2|z[14]~16_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( GND ) + ( \offset|Add1~38  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[14]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~5_sumout ),
	.cout(\offset|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~5 .extended_lut = "off";
defparam \offset|Add1~5 .lut_mask = 64'h0000FFFF000000FD;
defparam \offset|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N36
cyclonev_lcell_comb \offset|Add1~9 (
// Equation(s):
// \offset|Add1~9_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[15]~33_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~6  ))
// \offset|Add1~10  = CARRY(( (\CPU|alu|mux0|mux2|z[15]~33_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~6  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[15]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~9_sumout ),
	.cout(\offset|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~9 .extended_lut = "off";
defparam \offset|Add1~9 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N30
cyclonev_lcell_comb \image_process|Add2~13 (
// Equation(s):
// \image_process|Add2~13_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~45_sumout ))) # (\ff3|q [0] & (\vga|map|out [6])) ) + ( VCC ) + ( !VCC ))
// \image_process|Add2~14  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~45_sumout ))) # (\ff3|q [0] & (\vga|map|out [6])) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|map|out [6]),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~13_sumout ),
	.cout(\image_process|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~13 .extended_lut = "off";
defparam \image_process|Add2~13 .lut_mask = 64'h00000000000003F3;
defparam \image_process|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N33
cyclonev_lcell_comb \image_process|Add2~17 (
// Equation(s):
// \image_process|Add2~17_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~41_sumout ))) # (\ff3|q [0] & (\vga|map|out [7])) ) + ( GND ) + ( \image_process|Add2~14  ))
// \image_process|Add2~18  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~41_sumout ))) # (\ff3|q [0] & (\vga|map|out [7])) ) + ( GND ) + ( \image_process|Add2~14  ))

	.dataa(!\vga|map|out [7]),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~17_sumout ),
	.cout(\image_process|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~17 .extended_lut = "off";
defparam \image_process|Add2~17 .lut_mask = 64'h0000FFFF000005F5;
defparam \image_process|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N36
cyclonev_lcell_comb \image_process|Add2~21 (
// Equation(s):
// \image_process|Add2~21_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~25_sumout ))) # (\ff3|q [0] & (\vga|map|out [8])) ) + ( VCC ) + ( \image_process|Add2~18  ))
// \image_process|Add2~22  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~25_sumout ))) # (\ff3|q [0] & (\vga|map|out [8])) ) + ( VCC ) + ( \image_process|Add2~18  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [8]),
	.datad(!\offset|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~21_sumout ),
	.cout(\image_process|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~21 .extended_lut = "off";
defparam \image_process|Add2~21 .lut_mask = 64'h00000000000005AF;
defparam \image_process|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N39
cyclonev_lcell_comb \image_process|Add2~25 (
// Equation(s):
// \image_process|Add2~25_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~29_sumout ))) # (\ff3|q [0] & (\vga|map|out [9])) ) + ( VCC ) + ( \image_process|Add2~22  ))
// \image_process|Add2~26  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~29_sumout ))) # (\ff3|q [0] & (\vga|map|out [9])) ) + ( VCC ) + ( \image_process|Add2~22  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [9]),
	.datac(!\offset|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~25_sumout ),
	.cout(\image_process|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~25 .extended_lut = "off";
defparam \image_process|Add2~25 .lut_mask = 64'h0000000000001B1B;
defparam \image_process|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N42
cyclonev_lcell_comb \image_process|Add2~29 (
// Equation(s):
// \image_process|Add2~29_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~21_sumout ))) # (\ff3|q [0] & (\vga|map|out [10])) ) + ( GND ) + ( \image_process|Add2~26  ))
// \image_process|Add2~30  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~21_sumout ))) # (\ff3|q [0] & (\vga|map|out [10])) ) + ( GND ) + ( \image_process|Add2~26  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~29_sumout ),
	.cout(\image_process|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~29 .extended_lut = "off";
defparam \image_process|Add2~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \image_process|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N45
cyclonev_lcell_comb \image_process|Add2~33 (
// Equation(s):
// \image_process|Add2~33_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~17_sumout ))) # (\ff3|q [0] & (\vga|map|out [11])) ) + ( VCC ) + ( \image_process|Add2~30  ))
// \image_process|Add2~34  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~17_sumout ))) # (\ff3|q [0] & (\vga|map|out [11])) ) + ( VCC ) + ( \image_process|Add2~30  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [11]),
	.datac(!\offset|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~33_sumout ),
	.cout(\image_process|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~33 .extended_lut = "off";
defparam \image_process|Add2~33 .lut_mask = 64'h0000000000001B1B;
defparam \image_process|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N48
cyclonev_lcell_comb \image_process|Add2~37 (
// Equation(s):
// \image_process|Add2~37_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~33_sumout ))) # (\ff3|q [0] & (\vga|map|out [12])) ) + ( GND ) + ( \image_process|Add2~34  ))
// \image_process|Add2~38  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~33_sumout ))) # (\ff3|q [0] & (\vga|map|out [12])) ) + ( GND ) + ( \image_process|Add2~34  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [12]),
	.datad(!\offset|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~37_sumout ),
	.cout(\image_process|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~37 .extended_lut = "off";
defparam \image_process|Add2~37 .lut_mask = 64'h0000FFFF000005AF;
defparam \image_process|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N51
cyclonev_lcell_comb \image_process|Add2~1 (
// Equation(s):
// \image_process|Add2~1_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~37_sumout ))) # (\ff3|q [0] & (\vga|map|out [13])) ) + ( VCC ) + ( \image_process|Add2~38  ))
// \image_process|Add2~2  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~37_sumout ))) # (\ff3|q [0] & (\vga|map|out [13])) ) + ( VCC ) + ( \image_process|Add2~38  ))

	.dataa(gnd),
	.datab(!\vga|map|out [13]),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~1_sumout ),
	.cout(\image_process|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~1 .extended_lut = "off";
defparam \image_process|Add2~1 .lut_mask = 64'h00000000000003F3;
defparam \image_process|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N54
cyclonev_lcell_comb \image_process|Add2~5 (
// Equation(s):
// \image_process|Add2~5_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~5_sumout ))) # (\ff3|q [0] & (\vga|map|out [14])) ) + ( GND ) + ( \image_process|Add2~2  ))
// \image_process|Add2~6  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~5_sumout ))) # (\ff3|q [0] & (\vga|map|out [14])) ) + ( GND ) + ( \image_process|Add2~2  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~5_sumout ),
	.cout(\image_process|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~5 .extended_lut = "off";
defparam \image_process|Add2~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \image_process|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N57
cyclonev_lcell_comb \image_process|Add2~9 (
// Equation(s):
// \image_process|Add2~9_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~9_sumout ))) # (\ff3|q [0] & (\vga|map|out [15])) ) + ( GND ) + ( \image_process|Add2~6  ))

	.dataa(gnd),
	.datab(!\vga|map|out [15]),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|Add2~9 .extended_lut = "off";
defparam \image_process|Add2~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \image_process|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y24_N15
cyclonev_lcell_comb \image_process|comb~9 (
// Equation(s):
// \image_process|comb~9_combout  = ( !\vga|map|out [17] & ( \vga|map|out [16] & ( !\vga|map|out [14] ) ) ) # ( !\vga|map|out [17] & ( !\vga|map|out [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(gnd),
	.datae(!\vga|map|out [17]),
	.dataf(!\vga|map|out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~9 .extended_lut = "off";
defparam \image_process|comb~9 .lut_mask = 64'hFFFF0000F0F00000;
defparam \image_process|comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N39
cyclonev_lcell_comb \offset|Add1~13 (
// Equation(s):
// \offset|Add1~13_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[16]~2_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~10  ))
// \offset|Add1~14  = CARRY(( (\CPU|alu|mux0|mux2|z[16]~2_combout  & (((!\im|Mux6~3_combout ) # (!\im|Mux5~4_combout )) # (\CPU|decode|mux1|z[1]~0_combout ))) ) + ( VCC ) + ( \offset|Add1~10  ))

	.dataa(!\CPU|decode|mux1|z[1]~0_combout ),
	.datab(!\im|Mux6~3_combout ),
	.datac(!\im|Mux5~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[16]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~13_sumout ),
	.cout(\offset|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~13 .extended_lut = "off";
defparam \offset|Add1~13 .lut_mask = 64'h00000000000000FD;
defparam \offset|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N42
cyclonev_lcell_comb \offset|Add1~1 (
// Equation(s):
// \offset|Add1~1_sumout  = SUM(( (\CPU|alu|mux0|mux2|z[17]~1_combout  & ((!\im|Mux5~4_combout ) # ((!\im|Mux6~3_combout ) # (\CPU|decode|mux1|z[1]~0_combout )))) ) + ( GND ) + ( \offset|Add1~14  ))

	.dataa(!\im|Mux5~4_combout ),
	.datab(!\CPU|decode|mux1|z[1]~0_combout ),
	.datac(!\im|Mux6~3_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\offset|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\offset|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \offset|Add1~1 .extended_lut = "off";
defparam \offset|Add1~1 .lut_mask = 64'h0000FFFF000000FB;
defparam \offset|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N0
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( \deco|LessThan3~4_combout  & ( \CPU|alu|mux0|mux2|z[20]~20_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) # ( !\deco|LessThan3~4_combout  & ( \CPU|alu|mux0|mux2|z[20]~20_combout  & ( !\CPU|alu|mux0|mux2|z[13]~7_combout  ) ) ) 
// # ( \deco|LessThan3~4_combout  & ( !\CPU|alu|mux0|mux2|z[20]~20_combout  & ( (!\deco|LessThan0~0_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout )) # (\deco|LessThan0~0_combout  & ((!\CPU|alu|mux0|mux2|z[18]~0_combout ))) ) ) ) # ( 
// !\deco|LessThan3~4_combout  & ( !\CPU|alu|mux0|mux2|z[20]~20_combout  & ( (!\deco|LessThan0~0_combout  & (!\CPU|alu|mux0|mux2|z[13]~7_combout )) # (\deco|LessThan0~0_combout  & (((!\CPU|alu|mux0|mux2|z[18]~0_combout  & !\CPU|alu|mux0|mux2|z[17]~1_combout 
// )))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.datac(!\deco|LessThan0~0_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datae(!\deco|LessThan3~4_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'hACA0ACACAAAAAAAA;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( \CPU|alu|mux0|mux2|z[13]~17_combout  & ( (\CPU|alu|mux0|mux2|z[14]~16_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout )) # (\CPU|decode|mux1|z[1]~1_combout  & 
// ((\CPU|alu|arithmetic|mul|s [15]))))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[14]~16_combout ),
	.datab(!\CPU|decode|mux1|z[1]~1_combout ),
	.datac(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|s~combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [15]),
	.datae(!\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h0000041500000415;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( !\CPU|alu|mux0|mux2|z[12]~13_combout  & ( (!\CPU|alu|mux0|mux2|z[11]~14_combout  & !\CPU|alu|mux0|mux2|z[10]~15_combout ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'hAA00AA0000000000;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \deco|LessThan3~1_combout  & ( \deco|LessThan4~0_combout  & ( (\CPU|alu|mux0|mux2|z[9]~3_combout  & ((\CPU|alu|mux0|mux2|z[7]~5_combout ) # (\CPU|alu|mux0|mux2|z[8]~4_combout ))) ) ) ) # ( !\deco|LessThan3~1_combout  & ( 
// \deco|LessThan4~0_combout  & ( (\CPU|alu|mux0|mux2|z[9]~3_combout  & ((\CPU|alu|mux0|mux2|z[7]~5_combout ) # (\CPU|alu|mux0|mux2|z[8]~4_combout ))) ) ) ) # ( \deco|LessThan3~1_combout  & ( !\deco|LessThan4~0_combout  & ( \CPU|alu|mux0|mux2|z[9]~3_combout  
// ) ) ) # ( !\deco|LessThan3~1_combout  & ( !\deco|LessThan4~0_combout  & ( (\CPU|alu|mux0|mux2|z[9]~3_combout  & ((\CPU|alu|mux0|mux2|z[7]~5_combout ) # (\CPU|alu|mux0|mux2|z[8]~4_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|alu|mux0|mux2|z[9]~3_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[8]~4_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[7]~5_combout ),
	.datae(!\deco|LessThan3~1_combout ),
	.dataf(!\deco|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0333333303330333;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N24
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \comb~0_combout  & ( (!\comb~2_combout  & (!\CPU|alu|mux0|mux2|z[16]~2_combout  & !\CPU|alu|mux0|mux2|z[17]~1_combout )) ) ) # ( !\comb~0_combout  & ( (!\CPU|alu|mux0|mux2|z[16]~2_combout  & (!\CPU|alu|mux0|mux2|z[17]~1_combout  & 
// ((!\comb~2_combout ) # (\comb~1_combout )))) ) )

	.dataa(!\comb~2_combout ),
	.datab(!\CPU|alu|mux0|mux2|z[16]~2_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datad(!\comb~1_combout ),
	.datae(gnd),
	.dataf(!\comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h80C080C080808080;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N39
cyclonev_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = ( \comb~3_combout  & ( (!\comb~7_combout  & (\comb~4_combout  & \comb~6_combout )) ) ) # ( !\comb~3_combout  & ( (!\comb~7_combout  & (\comb~4_combout  & (!\CPU|alu|mux0|mux2|z[18]~0_combout  & \comb~6_combout ))) ) )

	.dataa(!\comb~7_combout ),
	.datab(!\comb~4_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.datad(!\comb~6_combout ),
	.datae(gnd),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~8 .extended_lut = "off";
defparam \comb~8 .lut_mask = 64'h0020002000220022;
defparam \comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N36
cyclonev_lcell_comb \image_process|comb~10 (
// Equation(s):
// \image_process|comb~10_combout  = ( \offset|Add1~13_sumout  & ( \comb~8_combout  & ( (!\ff3|q [0] & (((\offset|Add1~5_sumout ) # (\offset|Add1~1_sumout )))) # (\ff3|q [0] & (!\image_process|comb~9_combout )) ) ) ) # ( !\offset|Add1~13_sumout  & ( 
// \comb~8_combout  & ( (!\ff3|q [0] & ((\offset|Add1~1_sumout ))) # (\ff3|q [0] & (!\image_process|comb~9_combout )) ) ) )

	.dataa(!\image_process|comb~9_combout ),
	.datab(!\ff3|q [0]),
	.datac(!\offset|Add1~1_sumout ),
	.datad(!\offset|Add1~5_sumout ),
	.datae(!\offset|Add1~13_sumout ),
	.dataf(!\comb~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~10 .extended_lut = "off";
defparam \image_process|comb~10 .lut_mask = 64'h000000002E2E2EEE;
defparam \image_process|comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N57
cyclonev_lcell_comb \image_process|LessThan5~9 (
// Equation(s):
// \image_process|LessThan5~9_combout  = ( \offset|Add1~21_sumout  & ( \offset|Add1~9_sumout  & ( (\offset|Add1~33_sumout ) # (\offset|Add1~37_sumout ) ) ) ) # ( !\offset|Add1~21_sumout  & ( \offset|Add1~9_sumout  & ( ((\offset|Add1~33_sumout  & 
// \offset|Add1~17_sumout )) # (\offset|Add1~37_sumout ) ) ) )

	.dataa(!\offset|Add1~37_sumout ),
	.datab(gnd),
	.datac(!\offset|Add1~33_sumout ),
	.datad(!\offset|Add1~17_sumout ),
	.datae(!\offset|Add1~21_sumout ),
	.dataf(!\offset|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~9 .extended_lut = "off";
defparam \image_process|LessThan5~9 .lut_mask = 64'h00000000555F5F5F;
defparam \image_process|LessThan5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N57
cyclonev_lcell_comb \image_process|LessThan5~6 (
// Equation(s):
// \image_process|LessThan5~6_combout  = ( !\offset|Add1~29_sumout  & ( (!\offset|Add1~25_sumout  & ((!\offset|Add1~41_sumout ) # (!\offset|Add1~45_sumout ))) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~41_sumout ),
	.datac(!\offset|Add1~25_sumout ),
	.datad(!\offset|Add1~45_sumout ),
	.datae(gnd),
	.dataf(!\offset|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~6 .extended_lut = "off";
defparam \image_process|LessThan5~6 .lut_mask = 64'hF0C0F0C000000000;
defparam \image_process|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N48
cyclonev_lcell_comb \image_process|LessThan5~4 (
// Equation(s):
// \image_process|LessThan5~4_combout  = ( \vga|map|out [8] & ( \image_process|LessThan5~6_combout  & ( !\ff3|q [0] ) ) ) # ( !\vga|map|out [8] & ( \image_process|LessThan5~6_combout  & ( (!\ff3|q [0]) # ((!\vga|map|out [9] & ((!\vga|map|out [6]) # 
// (!\vga|map|out [7])))) ) ) ) # ( !\vga|map|out [8] & ( !\image_process|LessThan5~6_combout  & ( (!\vga|map|out [9] & (\ff3|q [0] & ((!\vga|map|out [6]) # (!\vga|map|out [7])))) ) ) )

	.dataa(!\vga|map|out [6]),
	.datab(!\vga|map|out [7]),
	.datac(!\vga|map|out [9]),
	.datad(!\ff3|q [0]),
	.datae(!\vga|map|out [8]),
	.dataf(!\image_process|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~4 .extended_lut = "off";
defparam \image_process|LessThan5~4 .lut_mask = 64'h00E00000FFE0FF00;
defparam \image_process|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N0
cyclonev_lcell_comb \image_process|LessThan5~8 (
// Equation(s):
// \image_process|LessThan5~8_combout  = ( \vga|map|out [10] & ( \image_process|LessThan5~4_combout  & ( (\vga|map|out [15] & (((\vga|map|out [11] & \vga|map|out [12])) # (\vga|map|out [13]))) ) ) ) # ( !\vga|map|out [10] & ( 
// \image_process|LessThan5~4_combout  & ( (\vga|map|out [15] & (((\vga|map|out [11] & \vga|map|out [12])) # (\vga|map|out [13]))) ) ) ) # ( \vga|map|out [10] & ( !\image_process|LessThan5~4_combout  & ( (\vga|map|out [15] & ((\vga|map|out [13]) # 
// (\vga|map|out [12]))) ) ) ) # ( !\vga|map|out [10] & ( !\image_process|LessThan5~4_combout  & ( (\vga|map|out [15] & (((\vga|map|out [11] & \vga|map|out [12])) # (\vga|map|out [13]))) ) ) )

	.dataa(!\vga|map|out [11]),
	.datab(!\vga|map|out [12]),
	.datac(!\vga|map|out [13]),
	.datad(!\vga|map|out [15]),
	.datae(!\vga|map|out [10]),
	.dataf(!\image_process|LessThan5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~8 .extended_lut = "off";
defparam \image_process|LessThan5~8 .lut_mask = 64'h001F003F001F001F;
defparam \image_process|LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N24
cyclonev_lcell_comb \image_process|LessThan5~5 (
// Equation(s):
// \image_process|LessThan5~5_combout  = ( \image_process|LessThan5~8_combout  & ( \image_process|LessThan5~4_combout  & ( ((\image_process|LessThan5~9_combout  & ((\offset|Add1~17_sumout ) # (\offset|Add1~37_sumout )))) # (\ff3|q [0]) ) ) ) # ( 
// !\image_process|LessThan5~8_combout  & ( \image_process|LessThan5~4_combout  & ( (!\ff3|q [0] & (\image_process|LessThan5~9_combout  & ((\offset|Add1~17_sumout ) # (\offset|Add1~37_sumout )))) ) ) ) # ( \image_process|LessThan5~8_combout  & ( 
// !\image_process|LessThan5~4_combout  & ( (\image_process|LessThan5~9_combout ) # (\ff3|q [0]) ) ) ) # ( !\image_process|LessThan5~8_combout  & ( !\image_process|LessThan5~4_combout  & ( (!\ff3|q [0] & \image_process|LessThan5~9_combout ) ) ) )

	.dataa(!\offset|Add1~37_sumout ),
	.datab(!\ff3|q [0]),
	.datac(!\offset|Add1~17_sumout ),
	.datad(!\image_process|LessThan5~9_combout ),
	.datae(!\image_process|LessThan5~8_combout ),
	.dataf(!\image_process|LessThan5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~5 .extended_lut = "off";
defparam \image_process|LessThan5~5 .lut_mask = 64'h00CC33FF004C337F;
defparam \image_process|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N42
cyclonev_lcell_comb \image_process|LessThan7~4 (
// Equation(s):
// \image_process|LessThan7~4_combout  = ( !\ff3|q [0] & ( (((!\offset|Add1~25_sumout  & (!\offset|Add1~29_sumout  & !\offset|Add1~21_sumout )))) ) ) # ( \ff3|q [0] & ( (!\vga|map|out [10] & (!\vga|map|out [9] & (!\vga|map|out [8]))) ) )

	.dataa(!\vga|map|out [10]),
	.datab(!\vga|map|out [9]),
	.datac(!\vga|map|out [8]),
	.datad(!\offset|Add1~29_sumout ),
	.datae(!\ff3|q [0]),
	.dataf(!\offset|Add1~21_sumout ),
	.datag(!\offset|Add1~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan7~4 .extended_lut = "on";
defparam \image_process|LessThan7~4 .lut_mask = 64'hF000808000008080;
defparam \image_process|LessThan7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N18
cyclonev_lcell_comb \image_process|ram4~3 (
// Equation(s):
// \image_process|ram4~3_combout  = ( \vga|map|out [11] & ( \image_process|LessThan7~4_combout  & ( (!\vga|map|out [16] & ((!\vga|map|out [12]) # ((!\vga|map|out [14]) # (!\vga|map|out [13])))) ) ) ) # ( !\vga|map|out [11] & ( 
// \image_process|LessThan7~4_combout  & ( !\vga|map|out [16] ) ) ) # ( \vga|map|out [11] & ( !\image_process|LessThan7~4_combout  & ( (!\vga|map|out [16] & ((!\vga|map|out [12]) # ((!\vga|map|out [14]) # (!\vga|map|out [13])))) ) ) ) # ( !\vga|map|out [11] 
// & ( !\image_process|LessThan7~4_combout  & ( (!\vga|map|out [16] & ((!\vga|map|out [12]) # ((!\vga|map|out [14]) # (!\vga|map|out [13])))) ) ) )

	.dataa(!\vga|map|out [12]),
	.datab(!\vga|map|out [16]),
	.datac(!\vga|map|out [14]),
	.datad(!\vga|map|out [13]),
	.datae(!\vga|map|out [11]),
	.dataf(!\image_process|LessThan7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|ram4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|ram4~3 .extended_lut = "off";
defparam \image_process|ram4~3 .lut_mask = 64'hCCC8CCC8CCCCCCC8;
defparam \image_process|ram4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N12
cyclonev_lcell_comb \image_process|ram4~4 (
// Equation(s):
// \image_process|ram4~4_combout  = ( \offset|Add1~5_sumout  & ( \image_process|LessThan7~4_combout  & ( (\offset|Add1~17_sumout  & (\offset|Add1~37_sumout  & \offset|Add1~33_sumout )) ) ) ) # ( \offset|Add1~5_sumout  & ( !\image_process|LessThan7~4_combout  
// & ( (\offset|Add1~37_sumout  & \offset|Add1~33_sumout ) ) ) )

	.dataa(!\offset|Add1~17_sumout ),
	.datab(gnd),
	.datac(!\offset|Add1~37_sumout ),
	.datad(!\offset|Add1~33_sumout ),
	.datae(!\offset|Add1~5_sumout ),
	.dataf(!\image_process|LessThan7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|ram4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|ram4~4 .extended_lut = "off";
defparam \image_process|ram4~4 .lut_mask = 64'h0000000F00000005;
defparam \image_process|ram4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N6
cyclonev_lcell_comb \image_process|ram4~2 (
// Equation(s):
// \image_process|ram4~2_combout  = ( \image_process|ram4~3_combout  & ( \image_process|ram4~4_combout  & ( (\ff3|q [0] & !\vga|map|out [15]) ) ) ) # ( \image_process|ram4~3_combout  & ( !\image_process|ram4~4_combout  & ( (!\ff3|q [0] & 
// (((!\offset|Add1~9_sumout  & !\offset|Add1~13_sumout )))) # (\ff3|q [0] & (!\vga|map|out [15])) ) ) ) # ( !\image_process|ram4~3_combout  & ( !\image_process|ram4~4_combout  & ( (!\ff3|q [0] & (!\offset|Add1~9_sumout  & !\offset|Add1~13_sumout )) ) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [15]),
	.datac(!\offset|Add1~9_sumout ),
	.datad(!\offset|Add1~13_sumout ),
	.datae(!\image_process|ram4~3_combout ),
	.dataf(!\image_process|ram4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|ram4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|ram4~2 .extended_lut = "off";
defparam \image_process|ram4~2 .lut_mask = 64'hA000E44400004444;
defparam \image_process|ram4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N30
cyclonev_lcell_comb \image_process|comb~0 (
// Equation(s):
// \image_process|comb~0_combout  = ( \offset|Add1~1_sumout  & ( \image_process|ram4~2_combout  & ( (!\image_process|comb~10_combout ) # ((\ff3|q [0] & (!\image_process|LessThan5~5_combout  & !\vga|map|out [17]))) ) ) ) # ( !\offset|Add1~1_sumout  & ( 
// \image_process|ram4~2_combout  & ( (!\image_process|comb~10_combout ) # ((!\image_process|LessThan5~5_combout  & ((!\ff3|q [0]) # (!\vga|map|out [17])))) ) ) ) # ( \offset|Add1~1_sumout  & ( !\image_process|ram4~2_combout  & ( 
// (!\image_process|comb~10_combout ) # ((!\ff3|q [0]) # ((!\image_process|LessThan5~5_combout ) # (\vga|map|out [17]))) ) ) ) # ( !\offset|Add1~1_sumout  & ( !\image_process|ram4~2_combout  & ( (!\image_process|comb~10_combout ) # 
// ((!\image_process|LessThan5~5_combout ) # ((\ff3|q [0] & \vga|map|out [17]))) ) ) )

	.dataa(!\image_process|comb~10_combout ),
	.datab(!\ff3|q [0]),
	.datac(!\image_process|LessThan5~5_combout ),
	.datad(!\vga|map|out [17]),
	.datae(!\offset|Add1~1_sumout ),
	.dataf(!\image_process|ram4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~0 .extended_lut = "off";
defparam \image_process|comb~0 .lut_mask = 64'hFAFBFEFFFAEABAAA;
defparam \image_process|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N59
dffeas \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N56
dffeas \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N53
dffeas \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N24
cyclonev_lcell_comb \mux6|z[0]~0 (
// Equation(s):
// \mux6|z[0]~0_combout  = ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(gnd),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~0 .extended_lut = "off";
defparam \mux6|z[0]~0 .lut_mask = 64'h0A0A00000A0A0000;
defparam \mux6|z[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N27
cyclonev_lcell_comb \mux7|z[17]~0 (
// Equation(s):
// \mux7|z[17]~0_combout  = ( \offset|Add1~1_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [17]) ) ) # ( !\offset|Add1~1_sumout  & ( (\ff3|q [0] & \vga|map|out [17]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(!\vga|map|out [17]),
	.datae(gnd),
	.dataf(!\offset|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[17]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[17]~0 .extended_lut = "off";
defparam \mux7|z[17]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mux7|z[17]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N48
cyclonev_lcell_comb \mux7|z[16]~3 (
// Equation(s):
// \mux7|z[16]~3_combout  = ( \offset|Add1~13_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [16]) ) ) # ( !\offset|Add1~13_sumout  & ( (\vga|map|out [16] & \ff3|q [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|map|out [16]),
	.datad(!\ff3|q [0]),
	.datae(gnd),
	.dataf(!\offset|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[16]~3 .extended_lut = "off";
defparam \mux7|z[16]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux7|z[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N27
cyclonev_lcell_comb \mux7|z[15]~2 (
// Equation(s):
// \mux7|z[15]~2_combout  = ( \offset|Add1~9_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [15]) ) ) # ( !\offset|Add1~9_sumout  & ( (\vga|map|out [15] & \ff3|q [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|map|out [15]),
	.datad(!\ff3|q [0]),
	.datae(gnd),
	.dataf(!\offset|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[15]~2 .extended_lut = "off";
defparam \mux7|z[15]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux7|z[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N45
cyclonev_lcell_comb \image_process|LessThan5~7 (
// Equation(s):
// \image_process|LessThan5~7_combout  = ( !\vga|map|out [9] & ( \vga|map|out [6] & ( !\vga|map|out [7] ) ) ) # ( !\vga|map|out [9] & ( !\vga|map|out [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|map|out [7]),
	.datae(!\vga|map|out [9]),
	.dataf(!\vga|map|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~7 .extended_lut = "off";
defparam \image_process|LessThan5~7 .lut_mask = 64'hFFFF0000FF000000;
defparam \image_process|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N54
cyclonev_lcell_comb \image_process|LessThan5~2 (
// Equation(s):
// \image_process|LessThan5~2_combout  = ( \ff3|q [0] & ( \image_process|LessThan5~6_combout  & ( (\vga|map|out [10] & ((!\image_process|LessThan5~7_combout ) # (\vga|map|out [8]))) ) ) ) # ( \ff3|q [0] & ( !\image_process|LessThan5~6_combout  & ( 
// (\vga|map|out [10] & ((!\image_process|LessThan5~7_combout ) # (\vga|map|out [8]))) ) ) ) # ( !\ff3|q [0] & ( !\image_process|LessThan5~6_combout  & ( \offset|Add1~21_sumout  ) ) )

	.dataa(!\vga|map|out [10]),
	.datab(!\vga|map|out [8]),
	.datac(!\image_process|LessThan5~7_combout ),
	.datad(!\offset|Add1~21_sumout ),
	.datae(!\ff3|q [0]),
	.dataf(!\image_process|LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~2 .extended_lut = "off";
defparam \image_process|LessThan5~2 .lut_mask = 64'h00FF515100005151;
defparam \image_process|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N36
cyclonev_lcell_comb \mux7|z[14]~1 (
// Equation(s):
// \mux7|z[14]~1_combout  = ( \vga|map|out [14] & ( (\ff3|q [0]) # (\offset|Add1~5_sumout ) ) ) # ( !\vga|map|out [14] & ( (\offset|Add1~5_sumout  & !\ff3|q [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\offset|Add1~5_sumout ),
	.datad(!\ff3|q [0]),
	.datae(gnd),
	.dataf(!\vga|map|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[14]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[14]~1 .extended_lut = "off";
defparam \mux7|z[14]~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \mux7|z[14]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N9
cyclonev_lcell_comb \mux7|z[13]~7 (
// Equation(s):
// \mux7|z[13]~7_combout  = ( \offset|Add1~37_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [13]) ) ) # ( !\offset|Add1~37_sumout  & ( (\ff3|q [0] & \vga|map|out [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(!\vga|map|out [13]),
	.datae(gnd),
	.dataf(!\offset|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[13]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[13]~7 .extended_lut = "off";
defparam \mux7|z[13]~7 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mux7|z[13]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N33
cyclonev_lcell_comb \mux7|z[11]~4 (
// Equation(s):
// \mux7|z[11]~4_combout  = ( \ff3|q [0] & ( \offset|Add1~17_sumout  & ( \vga|map|out [11] ) ) ) # ( !\ff3|q [0] & ( \offset|Add1~17_sumout  ) ) # ( \ff3|q [0] & ( !\offset|Add1~17_sumout  & ( \vga|map|out [11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|map|out [11]),
	.datae(!\ff3|q [0]),
	.dataf(!\offset|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[11]~4 .extended_lut = "off";
defparam \mux7|z[11]~4 .lut_mask = 64'h000000FFFFFF00FF;
defparam \mux7|z[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N9
cyclonev_lcell_comb \mux7|z[12]~6 (
// Equation(s):
// \mux7|z[12]~6_combout  = ( \offset|Add1~33_sumout  & ( \ff3|q [0] & ( \vga|map|out [12] ) ) ) # ( !\offset|Add1~33_sumout  & ( \ff3|q [0] & ( \vga|map|out [12] ) ) ) # ( \offset|Add1~33_sumout  & ( !\ff3|q [0] ) )

	.dataa(!\vga|map|out [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\offset|Add1~33_sumout ),
	.dataf(!\ff3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[12]~6 .extended_lut = "off";
defparam \mux7|z[12]~6 .lut_mask = 64'h0000FFFF55555555;
defparam \mux7|z[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N30
cyclonev_lcell_comb \image_process|LessThan5~3 (
// Equation(s):
// \image_process|LessThan5~3_combout  = ( \mux7|z[11]~4_combout  & ( \mux7|z[12]~6_combout  & ( (\mux7|z[15]~2_combout  & \mux7|z[14]~1_combout ) ) ) ) # ( !\mux7|z[11]~4_combout  & ( \mux7|z[12]~6_combout  & ( (\mux7|z[15]~2_combout  & 
// (\mux7|z[14]~1_combout  & ((\mux7|z[13]~7_combout ) # (\image_process|LessThan5~2_combout )))) ) ) ) # ( \mux7|z[11]~4_combout  & ( !\mux7|z[12]~6_combout  & ( (\mux7|z[15]~2_combout  & (\mux7|z[14]~1_combout  & \mux7|z[13]~7_combout )) ) ) ) # ( 
// !\mux7|z[11]~4_combout  & ( !\mux7|z[12]~6_combout  & ( (\mux7|z[15]~2_combout  & (\mux7|z[14]~1_combout  & \mux7|z[13]~7_combout )) ) ) )

	.dataa(!\mux7|z[15]~2_combout ),
	.datab(!\image_process|LessThan5~2_combout ),
	.datac(!\mux7|z[14]~1_combout ),
	.datad(!\mux7|z[13]~7_combout ),
	.datae(!\mux7|z[11]~4_combout ),
	.dataf(!\mux7|z[12]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~3 .extended_lut = "off";
defparam \image_process|LessThan5~3 .lut_mask = 64'h0005000501050505;
defparam \image_process|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N6
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  = ( \image_process|Add2~9_sumout  & ( !\image_process|Add2~1_sumout  & ( !\image_process|Add2~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_process|Add2~5_sumout ),
	.datad(gnd),
	.datae(!\image_process|Add2~9_sumout ),
	.dataf(!\image_process|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .lut_mask = 64'h0000F0F000000000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N42
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout  = ( \image_process|ram4~2_combout  & ( \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( (\comb~8_combout  & (((\mux7|z[16]~3_combout  & 
// \image_process|LessThan5~3_combout )) # (\mux7|z[17]~0_combout ))) ) ) ) # ( !\image_process|ram4~2_combout  & ( \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( (!\mux7|z[17]~0_combout  & (\comb~8_combout  & 
// (\mux7|z[16]~3_combout  & \image_process|LessThan5~3_combout ))) ) ) )

	.dataa(!\mux7|z[17]~0_combout ),
	.datab(!\comb~8_combout ),
	.datac(!\mux7|z[16]~3_combout ),
	.datad(!\image_process|LessThan5~3_combout ),
	.datae(!\image_process|ram4~2_combout ),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .lut_mask = 64'h0000000000021113;
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N24
cyclonev_lcell_comb \mux7|z[0]~10 (
// Equation(s):
// \mux7|z[0]~10_combout  = ( \CPU|alu|mux0|mux2|z[0]~11_combout  & ( (!\ff3|q [0]) # (\vga|map|out [0]) ) ) # ( !\CPU|alu|mux0|mux2|z[0]~11_combout  & ( (\ff3|q [0] & \vga|map|out [0]) ) )

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[0]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[0]~10 .extended_lut = "off";
defparam \mux7|z[0]~10 .lut_mask = 64'h05050505AFAFAFAF;
defparam \mux7|z[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N39
cyclonev_lcell_comb \mux7|z[1]~11 (
// Equation(s):
// \mux7|z[1]~11_combout  = ( \CPU|alu|mux0|mux2|z[1]~12_combout  & ( (!\ff3|q [0]) # (\vga|map|out [1]) ) ) # ( !\CPU|alu|mux0|mux2|z[1]~12_combout  & ( (\vga|map|out [1] & \ff3|q [0]) ) )

	.dataa(gnd),
	.datab(!\vga|map|out [1]),
	.datac(!\ff3|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|alu|mux0|mux2|z[1]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[1]~11 .extended_lut = "off";
defparam \mux7|z[1]~11 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mux7|z[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N6
cyclonev_lcell_comb \mux7|z[2]~12 (
// Equation(s):
// \mux7|z[2]~12_combout  = ( \CPU|alu|mux0|mux2|z[2]~21_combout  & ( \ff3|q [0] & ( \vga|map|out [2] ) ) ) # ( !\CPU|alu|mux0|mux2|z[2]~21_combout  & ( \ff3|q [0] & ( \vga|map|out [2] ) ) ) # ( \CPU|alu|mux0|mux2|z[2]~21_combout  & ( !\ff3|q [0] ) )

	.dataa(gnd),
	.datab(!\vga|map|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|alu|mux0|mux2|z[2]~21_combout ),
	.dataf(!\ff3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[2]~12 .extended_lut = "off";
defparam \mux7|z[2]~12 .lut_mask = 64'h0000FFFF33333333;
defparam \mux7|z[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N54
cyclonev_lcell_comb \mux7|z[3]~13 (
// Equation(s):
// \mux7|z[3]~13_combout  = ( \offset|Add1~49_sumout  & ( \ff3|q [0] & ( \vga|map|out [3] ) ) ) # ( !\offset|Add1~49_sumout  & ( \ff3|q [0] & ( \vga|map|out [3] ) ) ) # ( \offset|Add1~49_sumout  & ( !\ff3|q [0] ) )

	.dataa(gnd),
	.datab(!\vga|map|out [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\offset|Add1~49_sumout ),
	.dataf(!\ff3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[3]~13 .extended_lut = "off";
defparam \mux7|z[3]~13 .lut_mask = 64'h0000FFFF33333333;
defparam \mux7|z[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N9
cyclonev_lcell_comb \mux7|z[4]~14 (
// Equation(s):
// \mux7|z[4]~14_combout  = ( \offset|Add1~53_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [4]) ) ) # ( !\offset|Add1~53_sumout  & ( (\vga|map|out [4] & \ff3|q [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|map|out [4]),
	.datad(!\ff3|q [0]),
	.datae(gnd),
	.dataf(!\offset|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[4]~14 .extended_lut = "off";
defparam \mux7|z[4]~14 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mux7|z[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N45
cyclonev_lcell_comb \mux7|z[5]~15 (
// Equation(s):
// \mux7|z[5]~15_combout  = ( \offset|Add1~57_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [5]) ) ) # ( !\offset|Add1~57_sumout  & ( (\vga|map|out [5] & \ff3|q [0]) ) )

	.dataa(!\vga|map|out [5]),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[5]~15 .extended_lut = "off";
defparam \mux7|z[5]~15 .lut_mask = 64'h05050505F5F5F5F5;
defparam \mux7|z[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \deco|LessThan3~5 (
// Equation(s):
// \deco|LessThan3~5_combout  = ( \CPU|alu|mux0|mux2|z[12]~13_combout  & ( \CPU|alu|mux0|mux2|z[14]~16_combout  & ( (\CPU|alu|mux0|mux2|z[13]~17_combout  & (((!\deco|LessThan3~3_combout ) # (\CPU|alu|mux0|mux2|z[10]~15_combout )) # 
// (\CPU|alu|mux0|mux2|z[11]~14_combout ))) ) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[11]~14_combout ),
	.datab(!\deco|LessThan3~3_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[10]~15_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[13]~17_combout ),
	.datae(!\CPU|alu|mux0|mux2|z[12]~13_combout ),
	.dataf(!\CPU|alu|mux0|mux2|z[14]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~5 .extended_lut = "off";
defparam \deco|LessThan3~5 .lut_mask = 64'h00000000000000DF;
defparam \deco|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \deco|LessThan3~6 (
// Equation(s):
// \deco|LessThan3~6_combout  = ( \deco|LessThan3~2_combout  & ( \deco|LessThan3~5_combout  & ( (!\CPU|alu|mux0|mux2|z[17]~1_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout )) # 
// (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|alu|arithmetic|mul|s [18]))))) ) ) ) # ( !\deco|LessThan3~2_combout  & ( \deco|LessThan3~5_combout  & ( (!\CPU|alu|mux0|mux2|z[17]~1_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|alu|arithmetic|mul|s [18]))))) ) ) ) # ( \deco|LessThan3~2_combout  & ( !\deco|LessThan3~5_combout  & ( (!\CPU|decode|mux1|z[1]~1_combout  
// & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|alu|arithmetic|mul|s [18]))) ) ) ) # ( !\deco|LessThan3~2_combout  & ( !\deco|LessThan3~5_combout  & ( 
// (!\CPU|alu|mux0|mux2|z[17]~1_combout  & ((!\CPU|decode|mux1|z[1]~1_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout )) # (\CPU|decode|mux1|z[1]~1_combout  & ((!\CPU|alu|arithmetic|mul|s [18]))))) ) ) )

	.dataa(!\CPU|decode|mux1|z[1]~1_combout ),
	.datab(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[18].f|s~combout ),
	.datac(!\CPU|alu|mux0|mux2|z[17]~1_combout ),
	.datad(!\CPU|alu|arithmetic|mul|s [18]),
	.datae(!\deco|LessThan3~2_combout ),
	.dataf(!\deco|LessThan3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|LessThan3~6 .extended_lut = "off";
defparam \deco|LessThan3~6 .lut_mask = 64'hD080DD88D080D080;
defparam \deco|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N45
cyclonev_lcell_comb \comb~13 (
// Equation(s):
// \comb~13_combout  = ( !\CPU|decode|mux1|z[1]~1_combout  & ( (!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & ((!\CPU|mux3|z[16]~9_combout  & (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & 
// (!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout ))) # (\CPU|mux3|z[16]~9_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout 
// ))))) # (\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout  & (\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout  & (!\CPU|mux3|z[16]~9_combout  $ ((!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ))))) ) ) # ( 
// \CPU|decode|mux1|z[1]~1_combout  & ( (((!\CPU|alu|arithmetic|mul|s [17] & ((!\CPU|alu|arithmetic|mul|s [16]))))) ) )

	.dataa(!\CPU|alu|arithmetic|adder|mux0|z[16]~0_combout ),
	.datab(!\CPU|mux3|z[16]~9_combout ),
	.datac(!\CPU|alu|arithmetic|mul|s [17]),
	.datad(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[17].f|s~0_combout ),
	.datae(!\CPU|decode|mux1|z[1]~1_combout ),
	.dataf(!\CPU|alu|arithmetic|mul|s [16]),
	.datag(!\CPU|alu|arithmetic|adder|fa|generate_N_bit_Adder[15].f|c_out~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~13 .extended_lut = "on";
defparam \comb~13 .lut_mask = 64'h8016F0F080160000;
defparam \comb~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = ( \comb~0_combout  & ( \comb~1_combout  & ( (\comb~6_combout  & ((!\CPU|alu|mux0|mux2|z[18]~0_combout ) # ((\comb~13_combout  & !\comb~2_combout )))) ) ) ) # ( !\comb~0_combout  & ( \comb~1_combout  & ( (\comb~6_combout  & 
// ((!\CPU|alu|mux0|mux2|z[18]~0_combout ) # (\comb~13_combout ))) ) ) ) # ( \comb~0_combout  & ( !\comb~1_combout  & ( (\comb~6_combout  & ((!\CPU|alu|mux0|mux2|z[18]~0_combout ) # ((\comb~13_combout  & !\comb~2_combout )))) ) ) ) # ( !\comb~0_combout  & ( 
// !\comb~1_combout  & ( (\comb~6_combout  & ((!\CPU|alu|mux0|mux2|z[18]~0_combout ) # ((\comb~13_combout  & !\comb~2_combout )))) ) ) )

	.dataa(!\comb~6_combout ),
	.datab(!\comb~13_combout ),
	.datac(!\comb~2_combout ),
	.datad(!\CPU|alu|mux0|mux2|z[18]~0_combout ),
	.datae(!\comb~0_combout ),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~9 .extended_lut = "off";
defparam \comb~9 .lut_mask = 64'h5510551055115510;
defparam \comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = ( \comb~9_combout  & ( (!\CPU|alu|mux0|mux2|z[20]~20_combout  & ((!\deco|LessThan0~0_combout  & (\CPU|alu|mux0|mux2|z[13]~7_combout )) # (\deco|LessThan0~0_combout  & ((!\deco|LessThan3~6_combout ))))) # 
// (\CPU|alu|mux0|mux2|z[20]~20_combout  & (((\CPU|alu|mux0|mux2|z[13]~7_combout )))) ) )

	.dataa(!\CPU|alu|mux0|mux2|z[20]~20_combout ),
	.datab(!\deco|LessThan0~0_combout ),
	.datac(!\CPU|alu|mux0|mux2|z[13]~7_combout ),
	.datad(!\deco|LessThan3~6_combout ),
	.datae(gnd),
	.dataf(!\comb~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~10 .extended_lut = "off";
defparam \comb~10 .lut_mask = 64'h000000002F0D2F0D;
defparam \comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N42
cyclonev_lcell_comb \image_process|LessThan7~2 (
// Equation(s):
// \image_process|LessThan7~2_combout  = ( \vga|map|out [11] & ( \vga|map|out [13] & ( \vga|map|out [12] ) ) ) # ( !\vga|map|out [11] & ( \vga|map|out [13] & ( (\vga|map|out [12] & (((\vga|map|out [8]) # (\vga|map|out [9])) # (\vga|map|out [10]))) ) ) )

	.dataa(!\vga|map|out [12]),
	.datab(!\vga|map|out [10]),
	.datac(!\vga|map|out [9]),
	.datad(!\vga|map|out [8]),
	.datae(!\vga|map|out [11]),
	.dataf(!\vga|map|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan7~2 .extended_lut = "off";
defparam \image_process|LessThan7~2 .lut_mask = 64'h0000000015555555;
defparam \image_process|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N15
cyclonev_lcell_comb \image_process|LessThan7~3 (
// Equation(s):
// \image_process|LessThan7~3_combout  = ( \offset|Add1~17_sumout  & ( \offset|Add1~29_sumout  & ( \offset|Add1~37_sumout  ) ) ) # ( !\offset|Add1~17_sumout  & ( \offset|Add1~29_sumout  & ( \offset|Add1~37_sumout  ) ) ) # ( \offset|Add1~17_sumout  & ( 
// !\offset|Add1~29_sumout  & ( \offset|Add1~37_sumout  ) ) ) # ( !\offset|Add1~17_sumout  & ( !\offset|Add1~29_sumout  & ( (\offset|Add1~37_sumout  & ((\offset|Add1~25_sumout ) # (\offset|Add1~21_sumout ))) ) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~21_sumout ),
	.datac(!\offset|Add1~37_sumout ),
	.datad(!\offset|Add1~25_sumout ),
	.datae(!\offset|Add1~17_sumout ),
	.dataf(!\offset|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan7~3 .extended_lut = "off";
defparam \image_process|LessThan7~3 .lut_mask = 64'h030F0F0F0F0F0F0F;
defparam \image_process|LessThan7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N33
cyclonev_lcell_comb \image_process|LessThan7~1 (
// Equation(s):
// \image_process|LessThan7~1_combout  = ( \offset|Add1~33_sumout  & ( \image_process|LessThan7~3_combout  & ( (!\ff3|q [0] & (((\offset|Add1~5_sumout )))) # (\ff3|q [0] & (\vga|map|out [14] & (\image_process|LessThan7~2_combout ))) ) ) ) # ( 
// !\offset|Add1~33_sumout  & ( \image_process|LessThan7~3_combout  & ( (\vga|map|out [14] & (\image_process|LessThan7~2_combout  & \ff3|q [0])) ) ) ) # ( \offset|Add1~33_sumout  & ( !\image_process|LessThan7~3_combout  & ( (\vga|map|out [14] & 
// (\image_process|LessThan7~2_combout  & \ff3|q [0])) ) ) ) # ( !\offset|Add1~33_sumout  & ( !\image_process|LessThan7~3_combout  & ( (\vga|map|out [14] & (\image_process|LessThan7~2_combout  & \ff3|q [0])) ) ) )

	.dataa(!\vga|map|out [14]),
	.datab(!\image_process|LessThan7~2_combout ),
	.datac(!\offset|Add1~5_sumout ),
	.datad(!\ff3|q [0]),
	.datae(!\offset|Add1~33_sumout ),
	.dataf(!\image_process|LessThan7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan7~1 .extended_lut = "off";
defparam \image_process|LessThan7~1 .lut_mask = 64'h0011001100110F11;
defparam \image_process|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N3
cyclonev_lcell_comb \image_process|LessThan7~0 (
// Equation(s):
// \image_process|LessThan7~0_combout  = ( \ff3|q [0] & ( \offset|Add1~29_sumout  & ( (!\vga|map|out [9] & !\vga|map|out [8]) ) ) ) # ( \ff3|q [0] & ( !\offset|Add1~29_sumout  & ( (!\vga|map|out [9] & !\vga|map|out [8]) ) ) ) # ( !\ff3|q [0] & ( 
// !\offset|Add1~29_sumout  & ( !\offset|Add1~25_sumout  ) ) )

	.dataa(!\vga|map|out [9]),
	.datab(!\vga|map|out [8]),
	.datac(gnd),
	.datad(!\offset|Add1~25_sumout ),
	.datae(!\ff3|q [0]),
	.dataf(!\offset|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan7~0 .extended_lut = "off";
defparam \image_process|LessThan7~0 .lut_mask = 64'hFF00888800008888;
defparam \image_process|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N48
cyclonev_lcell_comb \mux7|z[10]~5 (
// Equation(s):
// \mux7|z[10]~5_combout  = ( \offset|Add1~21_sumout  & ( (!\ff3|q [0]) # (\vga|map|out [10]) ) ) # ( !\offset|Add1~21_sumout  & ( (\ff3|q [0] & \vga|map|out [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(!\vga|map|out [10]),
	.datae(gnd),
	.dataf(!\offset|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[10]~5 .extended_lut = "off";
defparam \mux7|z[10]~5 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \mux7|z[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N18
cyclonev_lcell_comb \image_process|LessThan5~0 (
// Equation(s):
// \image_process|LessThan5~0_combout  = ( \offset|Add1~41_sumout  & ( \offset|Add1~45_sumout  & ( (!\ff3|q [0]) # ((\vga|map|out [7] & \vga|map|out [6])) ) ) ) # ( !\offset|Add1~41_sumout  & ( \offset|Add1~45_sumout  & ( (\ff3|q [0] & (\vga|map|out [7] & 
// \vga|map|out [6])) ) ) ) # ( \offset|Add1~41_sumout  & ( !\offset|Add1~45_sumout  & ( (\ff3|q [0] & (\vga|map|out [7] & \vga|map|out [6])) ) ) ) # ( !\offset|Add1~41_sumout  & ( !\offset|Add1~45_sumout  & ( (\ff3|q [0] & (\vga|map|out [7] & \vga|map|out 
// [6])) ) ) )

	.dataa(gnd),
	.datab(!\ff3|q [0]),
	.datac(!\vga|map|out [7]),
	.datad(!\vga|map|out [6]),
	.datae(!\offset|Add1~41_sumout ),
	.dataf(!\offset|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~0 .extended_lut = "off";
defparam \image_process|LessThan5~0 .lut_mask = 64'h000300030003CCCF;
defparam \image_process|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N54
cyclonev_lcell_comb \image_process|LessThan5~1 (
// Equation(s):
// \image_process|LessThan5~1_combout  = ( \mux7|z[11]~4_combout  & ( !\mux7|z[13]~7_combout  & ( !\mux7|z[12]~6_combout  ) ) ) # ( !\mux7|z[11]~4_combout  & ( !\mux7|z[13]~7_combout  & ( (!\mux7|z[10]~5_combout ) # ((!\mux7|z[12]~6_combout ) # 
// ((\image_process|LessThan7~0_combout  & !\image_process|LessThan5~0_combout ))) ) ) )

	.dataa(!\image_process|LessThan7~0_combout ),
	.datab(!\mux7|z[10]~5_combout ),
	.datac(!\image_process|LessThan5~0_combout ),
	.datad(!\mux7|z[12]~6_combout ),
	.datae(!\mux7|z[11]~4_combout ),
	.dataf(!\mux7|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan5~1 .extended_lut = "off";
defparam \image_process|LessThan5~1 .lut_mask = 64'hFFDCFF0000000000;
defparam \image_process|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N51
cyclonev_lcell_comb \image_process|ram4~0 (
// Equation(s):
// \image_process|ram4~0_combout  = ( !\image_process|LessThan5~1_combout  & ( \mux7|z[15]~2_combout  & ( (!\mux7|z[17]~0_combout  & (\mux7|z[14]~1_combout  & \mux7|z[16]~3_combout )) ) ) ) # ( \image_process|LessThan5~1_combout  & ( !\mux7|z[15]~2_combout  
// & ( (!\image_process|LessThan7~1_combout  & (\mux7|z[17]~0_combout  & !\mux7|z[16]~3_combout )) ) ) ) # ( !\image_process|LessThan5~1_combout  & ( !\mux7|z[15]~2_combout  & ( (!\image_process|LessThan7~1_combout  & (\mux7|z[17]~0_combout  & 
// !\mux7|z[16]~3_combout )) ) ) )

	.dataa(!\image_process|LessThan7~1_combout ),
	.datab(!\mux7|z[17]~0_combout ),
	.datac(!\mux7|z[14]~1_combout ),
	.datad(!\mux7|z[16]~3_combout ),
	.datae(!\image_process|LessThan5~1_combout ),
	.dataf(!\mux7|z[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|ram4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|ram4~0 .extended_lut = "off";
defparam \image_process|ram4~0 .lut_mask = 64'h22002200000C0000;
defparam \image_process|ram4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N30
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout  = ( !\image_process|Add2~1_sumout  & ( \image_process|Add2~5_sumout  & ( (\comb~10_combout  & (\comb~4_combout  & (\image_process|ram4~0_combout  & 
// !\image_process|Add2~9_sumout ))) ) ) )

	.dataa(!\comb~10_combout ),
	.datab(!\comb~4_combout ),
	.datac(!\image_process|ram4~0_combout ),
	.datad(!\image_process|Add2~9_sumout ),
	.datae(!\image_process|Add2~1_sumout ),
	.dataf(!\image_process|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .lut_mask = 64'h0000000001000000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N12
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout  = ( \comb~10_combout  & ( \image_process|ram4~0_combout  & ( (\image_process|Add2~1_sumout  & (\comb~4_combout  & (\image_process|Add2~5_sumout  & 
// !\image_process|Add2~9_sumout ))) ) ) )

	.dataa(!\image_process|Add2~1_sumout ),
	.datab(!\comb~4_combout ),
	.datac(!\image_process|Add2~5_sumout ),
	.datad(!\image_process|Add2~9_sumout ),
	.datae(!\comb~10_combout ),
	.dataf(!\image_process|ram4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N18
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout  = ( !\image_process|Add2~9_sumout  & ( \image_process|ram4~0_combout  & ( (\comb~10_combout  & (\comb~4_combout  & (!\image_process|Add2~1_sumout  & 
// !\image_process|Add2~5_sumout ))) ) ) )

	.dataa(!\comb~10_combout ),
	.datab(!\comb~4_combout ),
	.datac(!\image_process|Add2~1_sumout ),
	.datad(!\image_process|Add2~5_sumout ),
	.datae(!\image_process|Add2~9_sumout ),
	.dataf(!\image_process|ram4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N33
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout  = ( !\image_process|Add2~5_sumout  & ( \image_process|Add2~1_sumout  & ( (\comb~10_combout  & (\comb~4_combout  & (!\image_process|Add2~9_sumout  & 
// \image_process|ram4~0_combout ))) ) ) )

	.dataa(!\comb~10_combout ),
	.datab(!\comb~4_combout ),
	.datac(!\image_process|Add2~9_sumout ),
	.datad(!\image_process|ram4~0_combout ),
	.datae(!\image_process|Add2~5_sumout ),
	.dataf(!\image_process|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .lut_mask = 64'h0000000000100000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N30
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]) # (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) ) ) # ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout )) ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h11BB050511BBAFAF;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N36
cyclonev_lcell_comb \mux6|z[0]~1 (
// Equation(s):
// \mux6|z[0]~1_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]) # ((\mux6|z[0]~0_combout  & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout )) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( (\mux6|z[0]~0_combout  & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~0_combout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~1 .extended_lut = "off";
defparam \mux6|z[0]~1 .lut_mask = 64'h03030303ABABABAB;
defparam \mux6|z[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N39
cyclonev_lcell_comb \image_process|ram4~1 (
// Equation(s):
// \image_process|ram4~1_combout  = ( \offset|Add1~1_sumout  & ( \image_process|LessThan7~1_combout  & ( (!\ff3|q [0]) # (\vga|map|out [17]) ) ) ) # ( !\offset|Add1~1_sumout  & ( \image_process|LessThan7~1_combout  & ( (\vga|map|out [17] & \ff3|q [0]) ) ) ) 
// # ( \offset|Add1~1_sumout  & ( !\image_process|LessThan7~1_combout  & ( (!\mux7|z[15]~2_combout  & (\mux7|z[16]~3_combout  & ((!\ff3|q [0]) # (\vga|map|out [17])))) # (\mux7|z[15]~2_combout  & (((!\ff3|q [0])) # (\vga|map|out [17]))) ) ) ) # ( 
// !\offset|Add1~1_sumout  & ( !\image_process|LessThan7~1_combout  & ( (\vga|map|out [17] & (\ff3|q [0] & ((\mux7|z[16]~3_combout ) # (\mux7|z[15]~2_combout )))) ) ) )

	.dataa(!\mux7|z[15]~2_combout ),
	.datab(!\vga|map|out [17]),
	.datac(!\ff3|q [0]),
	.datad(!\mux7|z[16]~3_combout ),
	.datae(!\offset|Add1~1_sumout ),
	.dataf(!\image_process|LessThan7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|ram4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|ram4~1 .extended_lut = "off";
defparam \image_process|ram4~1 .lut_mask = 64'h010351F30303F3F3;
defparam \image_process|ram4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N6
cyclonev_lcell_comb \image_process|comb~1 (
// Equation(s):
// \image_process|comb~1_combout  = ( \comb~9_combout  & ( \offset|Add1~1_sumout  & ( (!\vga|map|out [17] & (\ff3|q [0] & (!\comb~7_combout  & \comb~4_combout ))) ) ) ) # ( \comb~9_combout  & ( !\offset|Add1~1_sumout  & ( (!\comb~7_combout  & 
// (\comb~4_combout  & ((!\vga|map|out [17]) # (!\ff3|q [0])))) ) ) )

	.dataa(!\vga|map|out [17]),
	.datab(!\ff3|q [0]),
	.datac(!\comb~7_combout ),
	.datad(!\comb~4_combout ),
	.datae(!\comb~9_combout ),
	.dataf(!\offset|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~1 .extended_lut = "off";
defparam \image_process|comb~1 .lut_mask = 64'h000000E000000020;
defparam \image_process|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N18
cyclonev_lcell_comb \mux7|z[7]~8 (
// Equation(s):
// \mux7|z[7]~8_combout  = ( \offset|Add1~41_sumout  & ( \ff3|q [0] & ( \vga|map|out [7] ) ) ) # ( !\offset|Add1~41_sumout  & ( \ff3|q [0] & ( \vga|map|out [7] ) ) ) # ( \offset|Add1~41_sumout  & ( !\ff3|q [0] ) )

	.dataa(gnd),
	.datab(!\vga|map|out [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\offset|Add1~41_sumout ),
	.dataf(!\ff3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[7]~8 .extended_lut = "off";
defparam \mux7|z[7]~8 .lut_mask = 64'h0000FFFF33333333;
defparam \mux7|z[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N30
cyclonev_lcell_comb \image_process|LessThan3~0 (
// Equation(s):
// \image_process|LessThan3~0_combout  = ( \offset|Add1~17_sumout  & ( \offset|Add1~33_sumout  & ( (!\ff3|q [0]) # ((\vga|map|out [12] & \vga|map|out [11])) ) ) ) # ( !\offset|Add1~17_sumout  & ( \offset|Add1~33_sumout  & ( (\ff3|q [0] & (\vga|map|out [12] & 
// \vga|map|out [11])) ) ) ) # ( \offset|Add1~17_sumout  & ( !\offset|Add1~33_sumout  & ( (\ff3|q [0] & (\vga|map|out [12] & \vga|map|out [11])) ) ) ) # ( !\offset|Add1~17_sumout  & ( !\offset|Add1~33_sumout  & ( (\ff3|q [0] & (\vga|map|out [12] & 
// \vga|map|out [11])) ) ) )

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [12]),
	.datad(!\vga|map|out [11]),
	.datae(!\offset|Add1~17_sumout ),
	.dataf(!\offset|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~0 .extended_lut = "off";
defparam \image_process|LessThan3~0 .lut_mask = 64'h000500050005AAAF;
defparam \image_process|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y21_N24
cyclonev_lcell_comb \image_process|LessThan3~2 (
// Equation(s):
// \image_process|LessThan3~2_combout  = ( \image_process|LessThan3~0_combout  & ( !\mux7|z[15]~2_combout  & ( (!\mux7|z[13]~7_combout ) # ((\image_process|LessThan7~0_combout  & (!\mux7|z[7]~8_combout  & !\mux7|z[10]~5_combout ))) ) ) ) # ( 
// !\image_process|LessThan3~0_combout  & ( !\mux7|z[15]~2_combout  ) )

	.dataa(!\image_process|LessThan7~0_combout ),
	.datab(!\mux7|z[7]~8_combout ),
	.datac(!\mux7|z[13]~7_combout ),
	.datad(!\mux7|z[10]~5_combout ),
	.datae(!\image_process|LessThan3~0_combout ),
	.dataf(!\mux7|z[15]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~2 .extended_lut = "off";
defparam \image_process|LessThan3~2 .lut_mask = 64'hFFFFF4F000000000;
defparam \image_process|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N0
cyclonev_lcell_comb \image_process|Add1~13 (
// Equation(s):
// \image_process|Add1~13_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~41_sumout ))) # (\ff3|q [0] & (\vga|map|out [7])) ) + ( VCC ) + ( !VCC ))
// \image_process|Add1~14  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~41_sumout ))) # (\ff3|q [0] & (\vga|map|out [7])) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\ff3|q [0]),
	.datac(!\vga|map|out [7]),
	.datad(!\offset|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~13_sumout ),
	.cout(\image_process|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~13 .extended_lut = "off";
defparam \image_process|Add1~13 .lut_mask = 64'h00000000000003CF;
defparam \image_process|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N3
cyclonev_lcell_comb \image_process|Add1~17 (
// Equation(s):
// \image_process|Add1~17_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~25_sumout ))) # (\ff3|q [0] & (\vga|map|out [8])) ) + ( VCC ) + ( \image_process|Add1~14  ))
// \image_process|Add1~18  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~25_sumout ))) # (\ff3|q [0] & (\vga|map|out [8])) ) + ( VCC ) + ( \image_process|Add1~14  ))

	.dataa(!\vga|map|out [8]),
	.datab(!\ff3|q [0]),
	.datac(!\offset|Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~17_sumout ),
	.cout(\image_process|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~17 .extended_lut = "off";
defparam \image_process|Add1~17 .lut_mask = 64'h0000000000001D1D;
defparam \image_process|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N6
cyclonev_lcell_comb \image_process|Add1~21 (
// Equation(s):
// \image_process|Add1~21_sumout  = SUM(( (!\ff3|q [0] & (\offset|Add1~29_sumout )) # (\ff3|q [0] & ((\vga|map|out [9]))) ) + ( VCC ) + ( \image_process|Add1~18  ))
// \image_process|Add1~22  = CARRY(( (!\ff3|q [0] & (\offset|Add1~29_sumout )) # (\ff3|q [0] & ((\vga|map|out [9]))) ) + ( VCC ) + ( \image_process|Add1~18  ))

	.dataa(!\ff3|q [0]),
	.datab(!\offset|Add1~29_sumout ),
	.datac(!\vga|map|out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~21_sumout ),
	.cout(\image_process|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~21 .extended_lut = "off";
defparam \image_process|Add1~21 .lut_mask = 64'h0000000000002727;
defparam \image_process|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N9
cyclonev_lcell_comb \image_process|Add1~25 (
// Equation(s):
// \image_process|Add1~25_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~21_sumout ))) # (\ff3|q [0] & (\vga|map|out [10])) ) + ( VCC ) + ( \image_process|Add1~22  ))
// \image_process|Add1~26  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~21_sumout ))) # (\ff3|q [0] & (\vga|map|out [10])) ) + ( VCC ) + ( \image_process|Add1~22  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~25_sumout ),
	.cout(\image_process|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~25 .extended_lut = "off";
defparam \image_process|Add1~25 .lut_mask = 64'h00000000000005AF;
defparam \image_process|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N12
cyclonev_lcell_comb \image_process|Add1~29 (
// Equation(s):
// \image_process|Add1~29_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~17_sumout ))) # (\ff3|q [0] & (\vga|map|out [11])) ) + ( GND ) + ( \image_process|Add1~26  ))
// \image_process|Add1~30  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~17_sumout ))) # (\ff3|q [0] & (\vga|map|out [11])) ) + ( GND ) + ( \image_process|Add1~26  ))

	.dataa(gnd),
	.datab(!\ff3|q [0]),
	.datac(!\vga|map|out [11]),
	.datad(!\offset|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~29_sumout ),
	.cout(\image_process|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~29 .extended_lut = "off";
defparam \image_process|Add1~29 .lut_mask = 64'h0000FFFF000003CF;
defparam \image_process|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N15
cyclonev_lcell_comb \image_process|Add1~33 (
// Equation(s):
// \image_process|Add1~33_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~33_sumout ))) # (\ff3|q [0] & (\vga|map|out [12])) ) + ( GND ) + ( \image_process|Add1~30  ))
// \image_process|Add1~34  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~33_sumout ))) # (\ff3|q [0] & (\vga|map|out [12])) ) + ( GND ) + ( \image_process|Add1~30  ))

	.dataa(!\vga|map|out [12]),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~33_sumout ),
	.cout(\image_process|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~33 .extended_lut = "off";
defparam \image_process|Add1~33 .lut_mask = 64'h0000FFFF000005F5;
defparam \image_process|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N18
cyclonev_lcell_comb \image_process|Add1~1 (
// Equation(s):
// \image_process|Add1~1_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~37_sumout ))) # (\ff3|q [0] & (\vga|map|out [13])) ) + ( GND ) + ( \image_process|Add1~34  ))
// \image_process|Add1~2  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~37_sumout ))) # (\ff3|q [0] & (\vga|map|out [13])) ) + ( GND ) + ( \image_process|Add1~34  ))

	.dataa(gnd),
	.datab(!\vga|map|out [13]),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~1_sumout ),
	.cout(\image_process|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~1 .extended_lut = "off";
defparam \image_process|Add1~1 .lut_mask = 64'h0000FFFF000003F3;
defparam \image_process|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N21
cyclonev_lcell_comb \image_process|Add1~5 (
// Equation(s):
// \image_process|Add1~5_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~5_sumout ))) # (\ff3|q [0] & (\vga|map|out [14])) ) + ( VCC ) + ( \image_process|Add1~2  ))
// \image_process|Add1~6  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~5_sumout ))) # (\ff3|q [0] & (\vga|map|out [14])) ) + ( VCC ) + ( \image_process|Add1~2  ))

	.dataa(!\vga|map|out [14]),
	.datab(gnd),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~5_sumout ),
	.cout(\image_process|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~5 .extended_lut = "off";
defparam \image_process|Add1~5 .lut_mask = 64'h00000000000005F5;
defparam \image_process|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N24
cyclonev_lcell_comb \image_process|Add1~9 (
// Equation(s):
// \image_process|Add1~9_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~9_sumout ))) # (\ff3|q [0] & (\vga|map|out [15])) ) + ( VCC ) + ( \image_process|Add1~6  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [15]),
	.datac(!\offset|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|Add1~9 .extended_lut = "off";
defparam \image_process|Add1~9 .lut_mask = 64'h0000000000001B1B;
defparam \image_process|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N30
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  = ( !\image_process|Add1~5_sumout  & ( \image_process|Add1~9_sumout  & ( !\image_process|Add1~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_process|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\image_process|Add1~5_sumout ),
	.dataf(!\image_process|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .lut_mask = 64'h00000000F0F00000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N48
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout  = ( \image_process|LessThan3~2_combout  & ( \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( (\mux7|z[14]~1_combout  & 
// (\image_process|comb~1_combout  & (!\image_process|LessThan5~5_combout  & \mux7|z[16]~3_combout ))) ) ) ) # ( !\image_process|LessThan3~2_combout  & ( \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( 
// (\image_process|comb~1_combout  & (\mux7|z[16]~3_combout  & ((!\mux7|z[14]~1_combout ) # (!\image_process|LessThan5~5_combout )))) ) ) )

	.dataa(!\mux7|z[14]~1_combout ),
	.datab(!\image_process|comb~1_combout ),
	.datac(!\image_process|LessThan5~5_combout ),
	.datad(!\mux7|z[16]~3_combout ),
	.datae(!\image_process|LessThan3~2_combout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .lut_mask = 64'h0000000000320010;
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N3
cyclonev_lcell_comb \image_process|LessThan3~5 (
// Equation(s):
// \image_process|LessThan3~5_combout  = ( \vga|map|out [12] & ( \vga|map|out [9] & ( \vga|map|out [11] ) ) ) # ( \vga|map|out [12] & ( !\vga|map|out [9] & ( (\vga|map|out [11] & (((\vga|map|out [10]) # (\vga|map|out [8])) # (\vga|map|out [7]))) ) ) )

	.dataa(!\vga|map|out [11]),
	.datab(!\vga|map|out [7]),
	.datac(!\vga|map|out [8]),
	.datad(!\vga|map|out [10]),
	.datae(!\vga|map|out [12]),
	.dataf(!\vga|map|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~5 .extended_lut = "off";
defparam \image_process|LessThan3~5 .lut_mask = 64'h0000155500005555;
defparam \image_process|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N57
cyclonev_lcell_comb \image_process|LessThan3~6 (
// Equation(s):
// \image_process|LessThan3~6_combout  = ( \offset|Add1~17_sumout  & ( \offset|Add1~21_sumout  ) ) # ( \offset|Add1~17_sumout  & ( !\offset|Add1~21_sumout  & ( ((\offset|Add1~25_sumout ) # (\offset|Add1~29_sumout )) # (\offset|Add1~41_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~41_sumout ),
	.datac(!\offset|Add1~29_sumout ),
	.datad(!\offset|Add1~25_sumout ),
	.datae(!\offset|Add1~17_sumout ),
	.dataf(!\offset|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~6 .extended_lut = "off";
defparam \image_process|LessThan3~6 .lut_mask = 64'h00003FFF0000FFFF;
defparam \image_process|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N48
cyclonev_lcell_comb \image_process|LessThan3~1 (
// Equation(s):
// \image_process|LessThan3~1_combout  = ( \image_process|LessThan3~6_combout  & ( \offset|Add1~33_sumout  & ( (!\ff3|q [0] & (((\offset|Add1~37_sumout )))) # (\ff3|q [0] & (\image_process|LessThan3~5_combout  & ((\vga|map|out [13])))) ) ) ) # ( 
// !\image_process|LessThan3~6_combout  & ( \offset|Add1~33_sumout  & ( (\ff3|q [0] & (\image_process|LessThan3~5_combout  & \vga|map|out [13])) ) ) ) # ( \image_process|LessThan3~6_combout  & ( !\offset|Add1~33_sumout  & ( (\ff3|q [0] & 
// (\image_process|LessThan3~5_combout  & \vga|map|out [13])) ) ) ) # ( !\image_process|LessThan3~6_combout  & ( !\offset|Add1~33_sumout  & ( (\ff3|q [0] & (\image_process|LessThan3~5_combout  & \vga|map|out [13])) ) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\image_process|LessThan3~5_combout ),
	.datac(!\offset|Add1~37_sumout ),
	.datad(!\vga|map|out [13]),
	.datae(!\image_process|LessThan3~6_combout ),
	.dataf(!\offset|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~1 .extended_lut = "off";
defparam \image_process|LessThan3~1 .lut_mask = 64'h0011001100110A1B;
defparam \image_process|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N12
cyclonev_lcell_comb \image_process|comb~2 (
// Equation(s):
// \image_process|comb~2_combout  = ( \mux7|z[14]~1_combout  & ( \image_process|LessThan5~1_combout  & ( (!\image_process|comb~1_combout ) # (!\mux7|z[16]~3_combout ) ) ) ) # ( !\mux7|z[14]~1_combout  & ( \image_process|LessThan5~1_combout  & ( 
// (!\image_process|comb~1_combout ) # ((!\mux7|z[16]~3_combout ) # ((!\mux7|z[15]~2_combout  & !\image_process|LessThan3~1_combout ))) ) ) ) # ( \mux7|z[14]~1_combout  & ( !\image_process|LessThan5~1_combout  & ( ((!\image_process|comb~1_combout ) # 
// (!\mux7|z[16]~3_combout )) # (\mux7|z[15]~2_combout ) ) ) ) # ( !\mux7|z[14]~1_combout  & ( !\image_process|LessThan5~1_combout  & ( (!\image_process|comb~1_combout ) # ((!\mux7|z[16]~3_combout ) # ((!\mux7|z[15]~2_combout  & 
// !\image_process|LessThan3~1_combout ))) ) ) )

	.dataa(!\mux7|z[15]~2_combout ),
	.datab(!\image_process|LessThan3~1_combout ),
	.datac(!\image_process|comb~1_combout ),
	.datad(!\mux7|z[16]~3_combout ),
	.datae(!\mux7|z[14]~1_combout ),
	.dataf(!\image_process|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~2 .extended_lut = "off";
defparam \image_process|comb~2 .lut_mask = 64'hFFF8FFF5FFF8FFF0;
defparam \image_process|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y18_N48
cyclonev_lcell_comb \mux7|z[6]~16 (
// Equation(s):
// \mux7|z[6]~16_combout  = ( \ff3|q [0] & ( \offset|Add1~45_sumout  & ( \vga|map|out [6] ) ) ) # ( !\ff3|q [0] & ( \offset|Add1~45_sumout  ) ) # ( \ff3|q [0] & ( !\offset|Add1~45_sumout  & ( \vga|map|out [6] ) ) )

	.dataa(gnd),
	.datab(!\vga|map|out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ff3|q [0]),
	.dataf(!\offset|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[6]~16 .extended_lut = "off";
defparam \mux7|z[6]~16 .lut_mask = 64'h00003333FFFF3333;
defparam \mux7|z[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X55_Y14_N23
dffeas \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y14_N20
dffeas \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y14_N26
dffeas \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N24
cyclonev_lcell_comb \mux6|z[0]~7 (
// Equation(s):
// \mux6|z[0]~7_combout  = ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] ) ) )

	.dataa(gnd),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~7 .extended_lut = "off";
defparam \mux6|z[0]~7 .lut_mask = 64'h00000000CCCC0000;
defparam \mux6|z[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N54
cyclonev_lcell_comb \image_process|LessThan3~4 (
// Equation(s):
// \image_process|LessThan3~4_combout  = ( !\offset|Add1~25_sumout  & ( (!\offset|Add1~41_sumout  & (!\offset|Add1~29_sumout  & !\offset|Add1~21_sumout )) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~41_sumout ),
	.datac(!\offset|Add1~29_sumout ),
	.datad(!\offset|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\offset|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~4 .extended_lut = "off";
defparam \image_process|LessThan3~4 .lut_mask = 64'hC000C00000000000;
defparam \image_process|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N48
cyclonev_lcell_comb \image_process|LessThan3~3 (
// Equation(s):
// \image_process|LessThan3~3_combout  = ( \vga|map|out [10] & ( \image_process|LessThan3~4_combout  & ( !\ff3|q [0] ) ) ) # ( !\vga|map|out [10] & ( \image_process|LessThan3~4_combout  & ( (!\ff3|q [0]) # ((!\vga|map|out [8] & (!\vga|map|out [7] & 
// !\vga|map|out [9]))) ) ) ) # ( !\vga|map|out [10] & ( !\image_process|LessThan3~4_combout  & ( (!\vga|map|out [8] & (!\vga|map|out [7] & (!\vga|map|out [9] & \ff3|q [0]))) ) ) )

	.dataa(!\vga|map|out [8]),
	.datab(!\vga|map|out [7]),
	.datac(!\vga|map|out [9]),
	.datad(!\ff3|q [0]),
	.datae(!\vga|map|out [10]),
	.dataf(!\image_process|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan3~3 .extended_lut = "off";
defparam \image_process|LessThan3~3 .lut_mask = 64'h00800000FF80FF00;
defparam \image_process|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N45
cyclonev_lcell_comb \image_process|comb~8 (
// Equation(s):
// \image_process|comb~8_combout  = ( \offset|Add1~37_sumout  & ( \image_process|LessThan3~3_combout  & ( !\offset|Add1~9_sumout  ) ) ) # ( !\offset|Add1~37_sumout  & ( \image_process|LessThan3~3_combout  & ( !\offset|Add1~9_sumout  ) ) ) # ( 
// \offset|Add1~37_sumout  & ( !\image_process|LessThan3~3_combout  & ( (!\offset|Add1~9_sumout  & ((!\offset|Add1~33_sumout ) # (!\offset|Add1~17_sumout ))) ) ) ) # ( !\offset|Add1~37_sumout  & ( !\image_process|LessThan3~3_combout  & ( 
// !\offset|Add1~9_sumout  ) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~33_sumout ),
	.datac(!\offset|Add1~17_sumout ),
	.datad(!\offset|Add1~9_sumout ),
	.datae(!\offset|Add1~37_sumout ),
	.dataf(!\image_process|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~8 .extended_lut = "off";
defparam \image_process|comb~8 .lut_mask = 64'hFF00FC00FF00FF00;
defparam \image_process|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y21_N12
cyclonev_lcell_comb \image_process|comb~7 (
// Equation(s):
// \image_process|comb~7_combout  = ( \vga|map|out [11] & ( \image_process|LessThan3~3_combout  & ( (!\vga|map|out [14] & !\vga|map|out [15]) ) ) ) # ( !\vga|map|out [11] & ( \image_process|LessThan3~3_combout  & ( (!\vga|map|out [14] & !\vga|map|out [15]) ) 
// ) ) # ( \vga|map|out [11] & ( !\image_process|LessThan3~3_combout  & ( (!\vga|map|out [14] & (!\vga|map|out [15] & ((!\vga|map|out [13]) # (!\vga|map|out [12])))) ) ) ) # ( !\vga|map|out [11] & ( !\image_process|LessThan3~3_combout  & ( (!\vga|map|out 
// [14] & !\vga|map|out [15]) ) ) )

	.dataa(!\vga|map|out [14]),
	.datab(!\vga|map|out [13]),
	.datac(!\vga|map|out [15]),
	.datad(!\vga|map|out [12]),
	.datae(!\vga|map|out [11]),
	.dataf(!\image_process|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~7 .extended_lut = "off";
defparam \image_process|comb~7 .lut_mask = 64'hA0A0A080A0A0A0A0;
defparam \image_process|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N12
cyclonev_lcell_comb \image_process|comb~3 (
// Equation(s):
// \image_process|comb~3_combout  = ( \image_process|comb~8_combout  & ( \image_process|comb~7_combout  & ( (\offset|Add1~5_sumout  & (\offset|Add1~13_sumout  & !\ff3|q [0])) ) ) ) # ( !\image_process|comb~8_combout  & ( \image_process|comb~7_combout  & ( 
// (\offset|Add1~13_sumout  & !\ff3|q [0]) ) ) ) # ( \image_process|comb~8_combout  & ( !\image_process|comb~7_combout  & ( (!\ff3|q [0] & (\offset|Add1~5_sumout  & ((\offset|Add1~13_sumout )))) # (\ff3|q [0] & (((\vga|map|out [16])))) ) ) ) # ( 
// !\image_process|comb~8_combout  & ( !\image_process|comb~7_combout  & ( (!\ff3|q [0] & ((\offset|Add1~13_sumout ))) # (\ff3|q [0] & (\vga|map|out [16])) ) ) )

	.dataa(!\offset|Add1~5_sumout ),
	.datab(!\vga|map|out [16]),
	.datac(!\offset|Add1~13_sumout ),
	.datad(!\ff3|q [0]),
	.datae(!\image_process|comb~8_combout ),
	.dataf(!\image_process|comb~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~3 .extended_lut = "off";
defparam \image_process|comb~3 .lut_mask = 64'h0F3305330F000500;
defparam \image_process|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N54
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout  = ( \image_process|Add1~1_sumout  & ( !\image_process|Add1~9_sumout  & ( (\image_process|comb~1_combout  & (\image_process|comb~3_combout  & (\image_process|Add1~5_sumout  & 
// !\image_process|LessThan5~3_combout ))) ) ) )

	.dataa(!\image_process|comb~1_combout ),
	.datab(!\image_process|comb~3_combout ),
	.datac(!\image_process|Add1~5_sumout ),
	.datad(!\image_process|LessThan5~3_combout ),
	.datae(!\image_process|Add1~1_sumout ),
	.dataf(!\image_process|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .lut_mask = 64'h0000010000000000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N3
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout  = ( \image_process|Add1~1_sumout  & ( !\image_process|Add1~9_sumout  & ( (\image_process|comb~1_combout  & (!\image_process|LessThan5~3_combout  & 
// (\image_process|comb~3_combout  & !\image_process|Add1~5_sumout ))) ) ) )

	.dataa(!\image_process|comb~1_combout ),
	.datab(!\image_process|LessThan5~3_combout ),
	.datac(!\image_process|comb~3_combout ),
	.datad(!\image_process|Add1~5_sumout ),
	.datae(!\image_process|Add1~1_sumout ),
	.dataf(!\image_process|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .lut_mask = 64'h0000040000000000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N30
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout  = ( !\image_process|Add1~9_sumout  & ( !\image_process|Add1~1_sumout  & ( (\image_process|comb~1_combout  & (!\image_process|LessThan5~3_combout  & 
// (\image_process|Add1~5_sumout  & \image_process|comb~3_combout ))) ) ) )

	.dataa(!\image_process|comb~1_combout ),
	.datab(!\image_process|LessThan5~3_combout ),
	.datac(!\image_process|Add1~5_sumout ),
	.datad(!\image_process|comb~3_combout ),
	.datae(!\image_process|Add1~9_sumout ),
	.dataf(!\image_process|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .lut_mask = 64'h0004000000000000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N45
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout  = ( !\image_process|LessThan5~3_combout  & ( \image_process|comb~3_combout  & ( (!\image_process|Add1~5_sumout  & (!\image_process|Add1~1_sumout  & 
// (\image_process|comb~1_combout  & !\image_process|Add1~9_sumout ))) ) ) )

	.dataa(!\image_process|Add1~5_sumout ),
	.datab(!\image_process|Add1~1_sumout ),
	.datac(!\image_process|comb~1_combout ),
	.datad(!\image_process|Add1~9_sumout ),
	.datae(!\image_process|LessThan5~3_combout ),
	.dataf(!\image_process|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y15_N48
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) # ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout )))) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (((\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1])))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout )))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout )))) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N57
cyclonev_lcell_comb \mux6|z[0]~8 (
// Equation(s):
// \mux6|z[0]~8_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  & \mux6|z[0]~7_combout ) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  & \mux6|z[0]~7_combout ) ) ) ) # ( 
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout  & \mux6|z[0]~7_combout ) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(gnd),
	.datac(!\mux6|z[0]~7_combout ),
	.datad(gnd),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~8 .extended_lut = "off";
defparam \mux6|z[0]~8 .lut_mask = 64'h0505FFFF05050505;
defparam \mux6|z[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N48
cyclonev_lcell_comb \image_process|LessThan1~0 (
// Equation(s):
// \image_process|LessThan1~0_combout  = ( \offset|Add1~41_sumout  & ( (\ff3|q [0] & (!\vga|map|out [7] & !\vga|map|out [6])) ) ) # ( !\offset|Add1~41_sumout  & ( (!\ff3|q [0] & (((!\offset|Add1~45_sumout )))) # (\ff3|q [0] & (!\vga|map|out [7] & 
// (!\vga|map|out [6]))) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [7]),
	.datac(!\vga|map|out [6]),
	.datad(!\offset|Add1~45_sumout ),
	.datae(gnd),
	.dataf(!\offset|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~0 .extended_lut = "off";
defparam \image_process|LessThan1~0 .lut_mask = 64'hEA40EA4040404040;
defparam \image_process|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N51
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  = ( \offset|Add1~5_sumout  & ( (\ff3|q [0] & (!\vga|map|out [13] & !\vga|map|out [14])) ) ) # ( !\offset|Add1~5_sumout  & ( (!\ff3|q [0] & (((!\offset|Add1~37_sumout )))) # 
// (\ff3|q [0] & (!\vga|map|out [13] & (!\vga|map|out [14]))) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [13]),
	.datac(!\vga|map|out [14]),
	.datad(!\offset|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\offset|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .lut_mask = 64'hEA40EA4040404040;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N6
cyclonev_lcell_comb \image_process|LessThan1~1 (
// Equation(s):
// \image_process|LessThan1~1_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( (!\image_process|LessThan3~0_combout ) # ((!\mux7|z[10]~5_combout ) # ((\image_process|LessThan1~0_combout  & 
// \image_process|LessThan7~0_combout ))) ) )

	.dataa(!\image_process|LessThan1~0_combout ),
	.datab(!\image_process|LessThan7~0_combout ),
	.datac(!\image_process|LessThan3~0_combout ),
	.datad(!\mux7|z[10]~5_combout ),
	.datae(gnd),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~1 .extended_lut = "off";
defparam \image_process|LessThan1~1 .lut_mask = 64'h00000000FFF1FFF1;
defparam \image_process|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N42
cyclonev_lcell_comb \mux6|z[0]~5 (
// Equation(s):
// \mux6|z[0]~5_combout  = ( !\mux7|z[15]~2_combout  & ( \image_process|LessThan1~1_combout  & ( (!\image_process|LessThan3~1_combout  & (!\mux7|z[17]~0_combout  & (!\mux7|z[14]~1_combout  & \mux7|z[16]~3_combout ))) ) ) ) # ( \mux7|z[15]~2_combout  & ( 
// !\image_process|LessThan1~1_combout  & ( (!\mux7|z[17]~0_combout  & !\mux7|z[16]~3_combout ) ) ) ) # ( !\mux7|z[15]~2_combout  & ( !\image_process|LessThan1~1_combout  & ( (!\image_process|LessThan3~1_combout  & (!\mux7|z[17]~0_combout  & 
// (!\mux7|z[14]~1_combout  & \mux7|z[16]~3_combout ))) ) ) )

	.dataa(!\image_process|LessThan3~1_combout ),
	.datab(!\mux7|z[17]~0_combout ),
	.datac(!\mux7|z[14]~1_combout ),
	.datad(!\mux7|z[16]~3_combout ),
	.datae(!\mux7|z[15]~2_combout ),
	.dataf(!\image_process|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~5 .extended_lut = "off";
defparam \mux6|z[0]~5 .lut_mask = 64'h0080CC0000800000;
defparam \mux6|z[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y19_N36
cyclonev_lcell_comb \mux6|z[0]~6 (
// Equation(s):
// \mux6|z[0]~6_combout  = ( \image_process|LessThan5~1_combout  & ( \mux7|z[14]~1_combout  & ( (!\mux7|z[17]~0_combout  & (((!\image_process|LessThan1~1_combout  & \mux7|z[15]~2_combout )) # (\mux7|z[16]~3_combout ))) ) ) ) # ( 
// !\image_process|LessThan5~1_combout  & ( \mux7|z[14]~1_combout  & ( (!\mux7|z[17]~0_combout  & ((!\mux7|z[15]~2_combout  & ((\mux7|z[16]~3_combout ))) # (\mux7|z[15]~2_combout  & (!\image_process|LessThan1~1_combout  & !\mux7|z[16]~3_combout )))) ) ) ) # 
// ( \image_process|LessThan5~1_combout  & ( !\mux7|z[14]~1_combout  & ( (!\mux7|z[17]~0_combout  & (((!\image_process|LessThan1~1_combout  & \mux7|z[15]~2_combout )) # (\mux7|z[16]~3_combout ))) ) ) ) # ( !\image_process|LessThan5~1_combout  & ( 
// !\mux7|z[14]~1_combout  & ( (!\mux7|z[17]~0_combout  & (((!\image_process|LessThan1~1_combout  & \mux7|z[15]~2_combout )) # (\mux7|z[16]~3_combout ))) ) ) )

	.dataa(!\image_process|LessThan1~1_combout ),
	.datab(!\mux7|z[17]~0_combout ),
	.datac(!\mux7|z[15]~2_combout ),
	.datad(!\mux7|z[16]~3_combout ),
	.datae(!\image_process|LessThan5~1_combout ),
	.dataf(!\mux7|z[14]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~6 .extended_lut = "off";
defparam \mux6|z[0]~6 .lut_mask = 64'h08CC08CC08C008CC;
defparam \mux6|z[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N24
cyclonev_lcell_comb \image_process|LessThan1~6 (
// Equation(s):
// \image_process|LessThan1~6_combout  = ( \vga|map|out [9] & ( \vga|map|out [11] & ( \vga|map|out [12] ) ) ) # ( !\vga|map|out [9] & ( \vga|map|out [11] & ( (\vga|map|out [12] & (((\vga|map|out [7]) # (\vga|map|out [8])) # (\vga|map|out [6]))) ) ) )

	.dataa(!\vga|map|out [6]),
	.datab(!\vga|map|out [8]),
	.datac(!\vga|map|out [12]),
	.datad(!\vga|map|out [7]),
	.datae(!\vga|map|out [9]),
	.dataf(!\vga|map|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~6 .extended_lut = "off";
defparam \image_process|LessThan1~6 .lut_mask = 64'h00000000070F0F0F;
defparam \image_process|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N24
cyclonev_lcell_comb \image_process|LessThan1~7 (
// Equation(s):
// \image_process|LessThan1~7_combout  = ( \offset|Add1~29_sumout  & ( \offset|Add1~17_sumout  ) ) # ( !\offset|Add1~29_sumout  & ( \offset|Add1~17_sumout  & ( ((\offset|Add1~25_sumout ) # (\offset|Add1~41_sumout )) # (\offset|Add1~45_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~45_sumout ),
	.datac(!\offset|Add1~41_sumout ),
	.datad(!\offset|Add1~25_sumout ),
	.datae(!\offset|Add1~29_sumout ),
	.dataf(!\offset|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~7 .extended_lut = "off";
defparam \image_process|LessThan1~7 .lut_mask = 64'h000000003FFFFFFF;
defparam \image_process|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N0
cyclonev_lcell_comb \image_process|LessThan1~2 (
// Equation(s):
// \image_process|LessThan1~2_combout  = ( \offset|Add1~21_sumout  & ( \image_process|LessThan1~7_combout  & ( (!\ff3|q [0] & (((\offset|Add1~33_sumout )))) # (\ff3|q [0] & (\image_process|LessThan1~6_combout  & ((\vga|map|out [10])))) ) ) ) # ( 
// !\offset|Add1~21_sumout  & ( \image_process|LessThan1~7_combout  & ( (\ff3|q [0] & (\image_process|LessThan1~6_combout  & \vga|map|out [10])) ) ) ) # ( \offset|Add1~21_sumout  & ( !\image_process|LessThan1~7_combout  & ( (\ff3|q [0] & 
// (\image_process|LessThan1~6_combout  & \vga|map|out [10])) ) ) ) # ( !\offset|Add1~21_sumout  & ( !\image_process|LessThan1~7_combout  & ( (\ff3|q [0] & (\image_process|LessThan1~6_combout  & \vga|map|out [10])) ) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\image_process|LessThan1~6_combout ),
	.datac(!\offset|Add1~33_sumout ),
	.datad(!\vga|map|out [10]),
	.datae(!\offset|Add1~21_sumout ),
	.dataf(!\image_process|LessThan1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~2 .extended_lut = "off";
defparam \image_process|LessThan1~2 .lut_mask = 64'h0011001100110A1B;
defparam \image_process|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N12
cyclonev_lcell_comb \image_process|comb~4 (
// Equation(s):
// \image_process|comb~4_combout  = ( \image_process|LessThan1~2_combout  & ( \mux7|z[17]~0_combout  ) ) # ( !\image_process|LessThan1~2_combout  & ( \mux7|z[17]~0_combout  ) ) # ( \image_process|LessThan1~2_combout  & ( !\mux7|z[17]~0_combout  & ( 
// ((!\comb~8_combout ) # (\mux7|z[15]~2_combout )) # (\mux7|z[16]~3_combout ) ) ) ) # ( !\image_process|LessThan1~2_combout  & ( !\mux7|z[17]~0_combout  & ( ((!\comb~8_combout ) # 
// ((!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & \mux7|z[15]~2_combout ))) # (\mux7|z[16]~3_combout ) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datab(!\mux7|z[16]~3_combout ),
	.datac(!\mux7|z[15]~2_combout ),
	.datad(!\comb~8_combout ),
	.datae(!\image_process|LessThan1~2_combout ),
	.dataf(!\mux7|z[17]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~4 .extended_lut = "off";
defparam \image_process|comb~4 .lut_mask = 64'hFF3BFF3FFFFFFFFF;
defparam \image_process|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y22_N29
dffeas \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux7|z[15]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y22_N38
dffeas \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux7|z[14]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y22_N11
dffeas \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\mux7|z[13]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N3
cyclonev_lcell_comb \mux6|z[0]~9 (
// Equation(s):
// \mux6|z[0]~9_combout  = ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~9 .extended_lut = "off";
defparam \mux6|z[0]~9 .lut_mask = 64'h0F0F000000000000;
defparam \mux6|z[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N6
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1_combout  = ( !\vga|map|out [16] & ( (!\vga|map|out [13] & (!\vga|map|out [14] & (!\vga|map|out [15] & !\vga|map|out [17]))) ) )

	.dataa(!\vga|map|out [13]),
	.datab(!\vga|map|out [14]),
	.datac(!\vga|map|out [15]),
	.datad(!\vga|map|out [17]),
	.datae(gnd),
	.dataf(!\vga|map|out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1 .lut_mask = 64'h8000800000000000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N36
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2_combout  = ( !\offset|Add1~5_sumout  & ( !\offset|Add1~13_sumout  & ( !\offset|Add1~37_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\offset|Add1~37_sumout ),
	.datad(gnd),
	.datae(!\offset|Add1~5_sumout ),
	.dataf(!\offset|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2 .lut_mask = 64'hF0F0000000000000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N42
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2_combout  & ( \comb~8_combout  & ( (!\ff3|q [0] & (!\offset|Add1~1_sumout  & 
// (!\offset|Add1~9_sumout ))) # (\ff3|q [0] & (((\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1_combout )))) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2_combout  & ( \comb~8_combout  & ( 
// (\ff3|q [0] & \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1_combout ) ) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\offset|Add1~1_sumout ),
	.datac(!\offset|Add1~9_sumout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~1_combout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~2_combout ),
	.dataf(!\comb~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .lut_mask = 64'h00000000005580D5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N51
cyclonev_lcell_comb \mux7|z[8]~9 (
// Equation(s):
// \mux7|z[8]~9_combout  = ( \ff3|q [0] & ( \offset|Add1~25_sumout  & ( \vga|map|out [8] ) ) ) # ( !\ff3|q [0] & ( \offset|Add1~25_sumout  ) ) # ( \ff3|q [0] & ( !\offset|Add1~25_sumout  & ( \vga|map|out [8] ) ) )

	.dataa(gnd),
	.datab(!\vga|map|out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ff3|q [0]),
	.dataf(!\offset|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[8]~9 .extended_lut = "off";
defparam \mux7|z[8]~9 .lut_mask = 64'h00003333FFFF3333;
defparam \mux7|z[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y20_N48
cyclonev_lcell_comb \mux7|z[9]~17 (
// Equation(s):
// \mux7|z[9]~17_combout  = ( \ff3|q [0] & ( \offset|Add1~29_sumout  & ( \vga|map|out [9] ) ) ) # ( !\ff3|q [0] & ( \offset|Add1~29_sumout  ) ) # ( \ff3|q [0] & ( !\offset|Add1~29_sumout  & ( \vga|map|out [9] ) ) )

	.dataa(gnd),
	.datab(!\vga|map|out [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ff3|q [0]),
	.dataf(!\offset|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux7|z[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux7|z[9]~17 .extended_lut = "off";
defparam \mux7|z[9]~17 .lut_mask = 64'h00003333FFFF3333;
defparam \mux7|z[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N51
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout  = ( !\mux7|z[14]~1_combout  & ( !\mux7|z[16]~3_combout  & ( (!\mux7|z[15]~2_combout  & (\mux7|z[13]~7_combout  & \image_process|comb~1_combout )) ) ) )

	.dataa(!\mux7|z[15]~2_combout ),
	.datab(!\mux7|z[13]~7_combout ),
	.datac(gnd),
	.datad(!\image_process|comb~1_combout ),
	.datae(!\mux7|z[14]~1_combout ),
	.dataf(!\mux7|z[16]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .lut_mask = 64'h0022000000000000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N3
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout  = ( !\mux7|z[15]~2_combout  & ( !\mux7|z[13]~7_combout  & ( (!\mux7|z[16]~3_combout  & (\mux7|z[14]~1_combout  & \image_process|comb~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mux7|z[16]~3_combout ),
	.datac(!\mux7|z[14]~1_combout ),
	.datad(!\image_process|comb~1_combout ),
	.datae(!\mux7|z[15]~2_combout ),
	.dataf(!\mux7|z[13]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .lut_mask = 64'h000C000000000000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N12
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout  = ( \mux7|z[14]~1_combout  & ( \image_process|comb~1_combout  & ( (!\mux7|z[16]~3_combout  & (!\mux7|z[15]~2_combout  & \mux7|z[13]~7_combout )) ) ) )

	.dataa(gnd),
	.datab(!\mux7|z[16]~3_combout ),
	.datac(!\mux7|z[15]~2_combout ),
	.datad(!\mux7|z[13]~7_combout ),
	.datae(!\mux7|z[14]~1_combout ),
	.dataf(!\image_process|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .lut_mask = 64'h00000000000000C0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N30
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout  ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h55550F0F333300FF;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N33
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2_combout  = ( !\vga|map|out [17] & ( !\vga|map|out [16] & ( (\vga|map|out [15] & (!\vga|map|out [14] & !\vga|map|out [13])) ) ) )

	.dataa(!\vga|map|out [15]),
	.datab(gnd),
	.datac(!\vga|map|out [14]),
	.datad(!\vga|map|out [13]),
	.datae(!\vga|map|out [17]),
	.dataf(!\vga|map|out [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2 .lut_mask = 64'h5000000000000000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y22_N21
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3_combout  = ( !\offset|Add1~13_sumout  & ( \offset|Add1~9_sumout  & ( (!\offset|Add1~5_sumout  & !\offset|Add1~37_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\offset|Add1~5_sumout ),
	.datad(!\offset|Add1~37_sumout ),
	.datae(!\offset|Add1~13_sumout ),
	.dataf(!\offset|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3 .lut_mask = 64'h00000000F0000000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y22_N18
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout  = ( !\image_process|LessThan1~2_combout  & ( \offset|Add1~1_sumout  & ( (\ff3|q [0] & (\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2_combout  & 
// \comb~8_combout )) ) ) ) # ( !\image_process|LessThan1~2_combout  & ( !\offset|Add1~1_sumout  & ( (\comb~8_combout  & ((!\ff3|q [0] & ((\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3_combout ))) # (\ff3|q [0] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2_combout )))) ) ) )

	.dataa(!\ff3|q [0]),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~2_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~3_combout ),
	.datad(!\comb~8_combout ),
	.datae(!\image_process|LessThan1~2_combout ),
	.dataf(!\offset|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .lut_mask = 64'h001B000000110000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N12
cyclonev_lcell_comb \mux6|z[0]~10 (
// Equation(s):
// \mux6|z[0]~10_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & ( (\mux6|z[0]~9_combout  & \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ) ) ) # ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & ( ((\mux6|z[0]~9_combout  & \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout )) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ) ) )

	.dataa(!\mux6|z[0]~9_combout ),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(gnd),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~10 .extended_lut = "off";
defparam \mux6|z[0]~10 .lut_mask = 64'h3737050537370505;
defparam \mux6|z[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N0
cyclonev_lcell_comb \image_process|Add0~13 (
// Equation(s):
// \image_process|Add0~13_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~45_sumout ))) # (\ff3|q [0] & (\vga|map|out [6])) ) + ( VCC ) + ( !VCC ))
// \image_process|Add0~14  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~45_sumout ))) # (\ff3|q [0] & (\vga|map|out [6])) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|map|out [6]),
	.datac(!\ff3|q [0]),
	.datad(!\offset|Add1~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~13_sumout ),
	.cout(\image_process|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~13 .extended_lut = "off";
defparam \image_process|Add0~13 .lut_mask = 64'h00000000000003F3;
defparam \image_process|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N3
cyclonev_lcell_comb \image_process|Add0~17 (
// Equation(s):
// \image_process|Add0~17_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~41_sumout ))) # (\ff3|q [0] & (\vga|map|out [7])) ) + ( VCC ) + ( \image_process|Add0~14  ))
// \image_process|Add0~18  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~41_sumout ))) # (\ff3|q [0] & (\vga|map|out [7])) ) + ( VCC ) + ( \image_process|Add0~14  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [7]),
	.datad(!\offset|Add1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~17_sumout ),
	.cout(\image_process|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~17 .extended_lut = "off";
defparam \image_process|Add0~17 .lut_mask = 64'h00000000000005AF;
defparam \image_process|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N6
cyclonev_lcell_comb \image_process|Add0~21 (
// Equation(s):
// \image_process|Add0~21_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~25_sumout ))) # (\ff3|q [0] & (\vga|map|out [8])) ) + ( VCC ) + ( \image_process|Add0~18  ))
// \image_process|Add0~22  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~25_sumout ))) # (\ff3|q [0] & (\vga|map|out [8])) ) + ( VCC ) + ( \image_process|Add0~18  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [8]),
	.datad(!\offset|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~21_sumout ),
	.cout(\image_process|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~21 .extended_lut = "off";
defparam \image_process|Add0~21 .lut_mask = 64'h00000000000005AF;
defparam \image_process|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N9
cyclonev_lcell_comb \image_process|Add0~25 (
// Equation(s):
// \image_process|Add0~25_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~29_sumout ))) # (\ff3|q [0] & (\vga|map|out [9])) ) + ( VCC ) + ( \image_process|Add0~22  ))
// \image_process|Add0~26  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~29_sumout ))) # (\ff3|q [0] & (\vga|map|out [9])) ) + ( VCC ) + ( \image_process|Add0~22  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [9]),
	.datac(!\offset|Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~25_sumout ),
	.cout(\image_process|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~25 .extended_lut = "off";
defparam \image_process|Add0~25 .lut_mask = 64'h0000000000001B1B;
defparam \image_process|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N12
cyclonev_lcell_comb \image_process|Add0~29 (
// Equation(s):
// \image_process|Add0~29_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~21_sumout ))) # (\ff3|q [0] & (\vga|map|out [10])) ) + ( GND ) + ( \image_process|Add0~26  ))
// \image_process|Add0~30  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~21_sumout ))) # (\ff3|q [0] & (\vga|map|out [10])) ) + ( GND ) + ( \image_process|Add0~26  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [10]),
	.datad(!\offset|Add1~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~29_sumout ),
	.cout(\image_process|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~29 .extended_lut = "off";
defparam \image_process|Add0~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \image_process|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N15
cyclonev_lcell_comb \image_process|Add0~33 (
// Equation(s):
// \image_process|Add0~33_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~17_sumout ))) # (\ff3|q [0] & (\vga|map|out [11])) ) + ( GND ) + ( \image_process|Add0~30  ))
// \image_process|Add0~34  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~17_sumout ))) # (\ff3|q [0] & (\vga|map|out [11])) ) + ( GND ) + ( \image_process|Add0~30  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [11]),
	.datac(gnd),
	.datad(!\offset|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~33_sumout ),
	.cout(\image_process|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~33 .extended_lut = "off";
defparam \image_process|Add0~33 .lut_mask = 64'h0000FFFF000011BB;
defparam \image_process|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N18
cyclonev_lcell_comb \image_process|Add0~37 (
// Equation(s):
// \image_process|Add0~37_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~33_sumout ))) # (\ff3|q [0] & (\vga|map|out [12])) ) + ( GND ) + ( \image_process|Add0~34  ))
// \image_process|Add0~38  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~33_sumout ))) # (\ff3|q [0] & (\vga|map|out [12])) ) + ( GND ) + ( \image_process|Add0~34  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [12]),
	.datad(!\offset|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~37_sumout ),
	.cout(\image_process|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~37 .extended_lut = "off";
defparam \image_process|Add0~37 .lut_mask = 64'h0000FFFF000005AF;
defparam \image_process|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N21
cyclonev_lcell_comb \image_process|Add0~1 (
// Equation(s):
// \image_process|Add0~1_sumout  = SUM(( VCC ) + ( (!\ff3|q [0] & ((\offset|Add1~37_sumout ))) # (\ff3|q [0] & (\vga|map|out [13])) ) + ( \image_process|Add0~38  ))
// \image_process|Add0~2  = CARRY(( VCC ) + ( (!\ff3|q [0] & ((\offset|Add1~37_sumout ))) # (\ff3|q [0] & (\vga|map|out [13])) ) + ( \image_process|Add0~38  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\offset|Add1~37_sumout ),
	.datag(gnd),
	.cin(\image_process|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~1_sumout ),
	.cout(\image_process|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~1 .extended_lut = "off";
defparam \image_process|Add0~1 .lut_mask = 64'h0000EE440000FFFF;
defparam \image_process|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N24
cyclonev_lcell_comb \image_process|Add0~5 (
// Equation(s):
// \image_process|Add0~5_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~5_sumout ))) # (\ff3|q [0] & (\vga|map|out [14])) ) + ( VCC ) + ( \image_process|Add0~2  ))
// \image_process|Add0~6  = CARRY(( (!\ff3|q [0] & ((\offset|Add1~5_sumout ))) # (\ff3|q [0] & (\vga|map|out [14])) ) + ( VCC ) + ( \image_process|Add0~2  ))

	.dataa(!\ff3|q [0]),
	.datab(!\vga|map|out [14]),
	.datac(!\offset|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~5_sumout ),
	.cout(\image_process|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~5 .extended_lut = "off";
defparam \image_process|Add0~5 .lut_mask = 64'h0000000000001B1B;
defparam \image_process|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N27
cyclonev_lcell_comb \image_process|Add0~9 (
// Equation(s):
// \image_process|Add0~9_sumout  = SUM(( (!\ff3|q [0] & ((\offset|Add1~9_sumout ))) # (\ff3|q [0] & (\vga|map|out [15])) ) + ( GND ) + ( \image_process|Add0~6  ))

	.dataa(!\ff3|q [0]),
	.datab(gnd),
	.datac(!\vga|map|out [15]),
	.datad(!\offset|Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\image_process|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\image_process|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|Add0~9 .extended_lut = "off";
defparam \image_process|Add0~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \image_process|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N54
cyclonev_lcell_comb \image_process|comb~5 (
// Equation(s):
// \image_process|comb~5_combout  = ( \mux7|z[14]~1_combout  & ( \image_process|LessThan1~1_combout  ) ) # ( !\mux7|z[14]~1_combout  & ( \image_process|LessThan1~1_combout  & ( (!\image_process|comb~1_combout ) # (((!\mux7|z[16]~3_combout ) # 
// (\mux7|z[15]~2_combout )) # (\image_process|LessThan3~1_combout )) ) ) ) # ( \mux7|z[14]~1_combout  & ( !\image_process|LessThan1~1_combout  & ( (!\image_process|comb~1_combout ) # ((!\mux7|z[15]~2_combout ) # (\mux7|z[16]~3_combout )) ) ) ) # ( 
// !\mux7|z[14]~1_combout  & ( !\image_process|LessThan1~1_combout  & ( (!\image_process|comb~1_combout ) # ((!\mux7|z[16]~3_combout  & ((!\mux7|z[15]~2_combout ))) # (\mux7|z[16]~3_combout  & ((\mux7|z[15]~2_combout ) # (\image_process|LessThan3~1_combout 
// )))) ) ) )

	.dataa(!\image_process|comb~1_combout ),
	.datab(!\image_process|LessThan3~1_combout ),
	.datac(!\mux7|z[16]~3_combout ),
	.datad(!\mux7|z[15]~2_combout ),
	.datae(!\mux7|z[14]~1_combout ),
	.dataf(!\image_process|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~5 .extended_lut = "off";
defparam \image_process|comb~5 .lut_mask = 64'hFBAFFFAFFBFFFFFF;
defparam \image_process|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y20_N29
dffeas \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N23
dffeas \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y20_N26
dffeas \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\image_process|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\image_process|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N0
cyclonev_lcell_comb \mux6|z[0]~11 (
// Equation(s):
// \mux6|z[0]~11_combout  = (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]))

	.dataa(gnd),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~11 .extended_lut = "off";
defparam \mux6|z[0]~11 .lut_mask = 64'h3000300030003000;
defparam \mux6|z[0]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N18
cyclonev_lcell_comb \image_process|LessThan1~3 (
// Equation(s):
// \image_process|LessThan1~3_combout  = ( \mux7|z[15]~2_combout  & ( \image_process|LessThan3~0_combout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ) # ((\mux7|z[10]~5_combout  & 
// ((!\image_process|LessThan1~0_combout ) # (!\image_process|LessThan7~0_combout )))) ) ) ) # ( \mux7|z[15]~2_combout  & ( !\image_process|LessThan3~0_combout  & ( !\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  ) ) )

	.dataa(!\image_process|LessThan1~0_combout ),
	.datab(!\image_process|LessThan7~0_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datad(!\mux7|z[10]~5_combout ),
	.datae(!\mux7|z[15]~2_combout ),
	.dataf(!\image_process|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~3 .extended_lut = "off";
defparam \image_process|LessThan1~3 .lut_mask = 64'h0000F0F00000F0FE;
defparam \image_process|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N51
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  = ( \image_process|Add0~9_sumout  & ( (!\image_process|Add0~1_sumout  & !\image_process|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\image_process|Add0~1_sumout ),
	.datad(!\image_process|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\image_process|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .lut_mask = 64'h00000000F000F000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N36
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout  = ( \image_process|LessThan3~2_combout  & ( \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( (\image_process|comb~1_combout  & 
// ((!\mux7|z[16]~3_combout  & (\image_process|LessThan1~3_combout )) # (\mux7|z[16]~3_combout  & ((!\mux7|z[14]~1_combout ))))) ) ) ) # ( !\image_process|LessThan3~2_combout  & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ( (!\mux7|z[16]~3_combout  & (\image_process|comb~1_combout  & \image_process|LessThan1~3_combout )) ) ) )

	.dataa(!\mux7|z[16]~3_combout ),
	.datab(!\image_process|comb~1_combout ),
	.datac(!\image_process|LessThan1~3_combout ),
	.datad(!\mux7|z[14]~1_combout ),
	.datae(!\image_process|LessThan3~2_combout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .lut_mask = 64'h0000000002021302;
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N15
cyclonev_lcell_comb \image_process|LessThan1~5 (
// Equation(s):
// \image_process|LessThan1~5_combout  = ( !\offset|Add1~41_sumout  & ( !\offset|Add1~29_sumout  & ( (!\offset|Add1~45_sumout  & !\offset|Add1~25_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\offset|Add1~45_sumout ),
	.datac(!\offset|Add1~25_sumout ),
	.datad(gnd),
	.datae(!\offset|Add1~41_sumout ),
	.dataf(!\offset|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~5 .extended_lut = "off";
defparam \image_process|LessThan1~5 .lut_mask = 64'hC0C0000000000000;
defparam \image_process|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N51
cyclonev_lcell_comb \image_process|LessThan1~4 (
// Equation(s):
// \image_process|LessThan1~4_combout  = ( \vga|map|out [6] & ( \image_process|LessThan1~5_combout  & ( !\ff3|q [0] ) ) ) # ( !\vga|map|out [6] & ( \image_process|LessThan1~5_combout  & ( (!\ff3|q [0]) # ((!\vga|map|out [8] & (!\vga|map|out [7] & 
// !\vga|map|out [9]))) ) ) ) # ( !\vga|map|out [6] & ( !\image_process|LessThan1~5_combout  & ( (!\vga|map|out [8] & (!\vga|map|out [7] & (\ff3|q [0] & !\vga|map|out [9]))) ) ) )

	.dataa(!\vga|map|out [8]),
	.datab(!\vga|map|out [7]),
	.datac(!\ff3|q [0]),
	.datad(!\vga|map|out [9]),
	.datae(!\vga|map|out [6]),
	.dataf(!\image_process|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|LessThan1~4 .extended_lut = "off";
defparam \image_process|LessThan1~4 .lut_mask = 64'h08000000F8F0F0F0;
defparam \image_process|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N0
cyclonev_lcell_comb \image_process|comb~6 (
// Equation(s):
// \image_process|comb~6_combout  = ( \mux7|z[15]~2_combout  & ( !\mux7|z[16]~3_combout  & ( (\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout  & ((!\image_process|LessThan3~0_combout ) # ((!\mux7|z[10]~5_combout ) # 
// (\image_process|LessThan1~4_combout )))) ) ) ) # ( !\mux7|z[15]~2_combout  & ( !\mux7|z[16]~3_combout  ) )

	.dataa(!\image_process|LessThan3~0_combout ),
	.datab(!\mux7|z[10]~5_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~0_combout ),
	.datad(!\image_process|LessThan1~4_combout ),
	.datae(!\mux7|z[15]~2_combout ),
	.dataf(!\mux7|z[16]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|comb~6 .extended_lut = "off";
defparam \image_process|comb~6 .lut_mask = 64'hFFFF0E0F00000000;
defparam \image_process|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N24
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout  = ( !\image_process|Add0~9_sumout  & ( !\image_process|Add0~5_sumout  & ( (\image_process|comb~1_combout  & (!\image_process|comb~3_combout  & (!\image_process|comb~6_combout 
//  & !\image_process|Add0~1_sumout ))) ) ) )

	.dataa(!\image_process|comb~1_combout ),
	.datab(!\image_process|comb~3_combout ),
	.datac(!\image_process|comb~6_combout ),
	.datad(!\image_process|Add0~1_sumout ),
	.datae(!\image_process|Add0~9_sumout ),
	.dataf(!\image_process|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .lut_mask = 64'h4000000000000000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N30
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout  = ( \image_process|Add0~1_sumout  & ( !\image_process|Add0~5_sumout  & ( (!\image_process|comb~6_combout  & (\image_process|comb~1_combout  & (!\image_process|Add0~9_sumout  
// & !\image_process|comb~3_combout ))) ) ) )

	.dataa(!\image_process|comb~6_combout ),
	.datab(!\image_process|comb~1_combout ),
	.datac(!\image_process|Add0~9_sumout ),
	.datad(!\image_process|comb~3_combout ),
	.datae(!\image_process|Add0~1_sumout ),
	.dataf(!\image_process|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y20_N33
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout  = ( \image_process|Add0~5_sumout  & ( !\image_process|Add0~1_sumout  & ( (!\image_process|comb~6_combout  & (\image_process|comb~1_combout  & (!\image_process|comb~3_combout  
// & !\image_process|Add0~9_sumout ))) ) ) )

	.dataa(!\image_process|comb~6_combout ),
	.datab(!\image_process|comb~1_combout ),
	.datac(!\image_process|comb~3_combout ),
	.datad(!\image_process|Add0~9_sumout ),
	.datae(!\image_process|Add0~5_sumout ),
	.dataf(!\image_process|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N36
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout  = ( !\image_process|Add0~9_sumout  & ( \image_process|Add0~5_sumout  & ( (\image_process|comb~1_combout  & (!\image_process|comb~3_combout  & (!\image_process|comb~6_combout  
// & \image_process|Add0~1_sumout ))) ) ) )

	.dataa(!\image_process|comb~1_combout ),
	.datab(!\image_process|comb~3_combout ),
	.datac(!\image_process|comb~6_combout ),
	.datad(!\image_process|Add0~1_sumout ),
	.datae(!\image_process|Add0~9_sumout ),
	.dataf(!\image_process|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[0]~5_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y19_N12
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( 
// ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout )))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (((\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1])) # (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout )))) ) ) ) # ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ))))) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N57
cyclonev_lcell_comb \mux6|z[0]~12 (
// Equation(s):
// \mux6|z[0]~12_combout  = (!\mux6|z[0]~11_combout  & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & ((\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )))) # (\mux6|z[0]~11_combout  & 
// (((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout )) # (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout )))

	.dataa(!\mux6|z[0]~11_combout ),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w0_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~12 .extended_lut = "off";
defparam \mux6|z[0]~12 .lut_mask = 64'h05CD05CD05CD05CD;
defparam \mux6|z[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N45
cyclonev_lcell_comb \mux6|z[0]~13 (
// Equation(s):
// \mux6|z[0]~13_combout  = ( \mux6|z[0]~10_combout  & ( \mux6|z[0]~12_combout  & ( (!\image_process|ram4~1_combout  & ((!\mux6|z[0]~5_combout  & ((!\mux6|z[0]~6_combout ) # (\mux6|z[0]~8_combout ))) # (\mux6|z[0]~5_combout  & ((\mux6|z[0]~6_combout ))))) # 
// (\image_process|ram4~1_combout  & (((\mux6|z[0]~6_combout )))) ) ) ) # ( !\mux6|z[0]~10_combout  & ( \mux6|z[0]~12_combout  & ( (\mux6|z[0]~6_combout  & (((\mux6|z[0]~5_combout ) # (\mux6|z[0]~8_combout )) # (\image_process|ram4~1_combout ))) ) ) ) # ( 
// \mux6|z[0]~10_combout  & ( !\mux6|z[0]~12_combout  & ( (!\image_process|ram4~1_combout  & (!\mux6|z[0]~5_combout  & ((!\mux6|z[0]~6_combout ) # (\mux6|z[0]~8_combout )))) ) ) ) # ( !\mux6|z[0]~10_combout  & ( !\mux6|z[0]~12_combout  & ( 
// (!\image_process|ram4~1_combout  & (\mux6|z[0]~8_combout  & (!\mux6|z[0]~5_combout  & \mux6|z[0]~6_combout ))) ) ) )

	.dataa(!\image_process|ram4~1_combout ),
	.datab(!\mux6|z[0]~8_combout ),
	.datac(!\mux6|z[0]~5_combout ),
	.datad(!\mux6|z[0]~6_combout ),
	.datae(!\mux6|z[0]~10_combout ),
	.dataf(!\mux6|z[0]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~13 .extended_lut = "off";
defparam \mux6|z[0]~13 .lut_mask = 64'h0020A020007FA07F;
defparam \mux6|z[0]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N54
cyclonev_lcell_comb \mux6|z[0]~2 (
// Equation(s):
// \mux6|z[0]~2_combout  = ( !\vga|VGASync|vCounter [9] & ( !\vga|VGASync|hCounter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|VGASync|vCounter [9]),
	.dataf(!\vga|VGASync|hCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~2 .extended_lut = "off";
defparam \mux6|z[0]~2 .lut_mask = 64'hFFFF000000000000;
defparam \mux6|z[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y23_N12
cyclonev_lcell_comb \vga|LessThan1~0 (
// Equation(s):
// \vga|LessThan1~0_combout  = ( \vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  & ( (\vga|VGASync|vCounter[8]~_Duplicate_1_q  & \vga|VGASync|vCounter[7]~_Duplicate_1_q ) ) ) # ( !\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q  & ( 
// (\vga|VGASync|vCounter[8]~_Duplicate_1_q  & (\vga|VGASync|vCounter[7]~_Duplicate_1_q  & ((\vga|VGASync|vCounter[4]~_Duplicate_1_q ) # (\vga|VGASync|vCounter[5]~_Duplicate_1_q )))) ) )

	.dataa(!\vga|VGASync|vCounter[8]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|vCounter[5]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|vCounter[7]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|vCounter[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|vCounter[6]~_Duplicate_1DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan1~0 .extended_lut = "off";
defparam \vga|LessThan1~0 .lut_mask = 64'h0105010505050505;
defparam \vga|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N27
cyclonev_lcell_comb \vga|LessThan0~0 (
// Equation(s):
// \vga|LessThan0~0_combout  = ( \vga|VGASync|hCounter[8]~_Duplicate_1_q  & ( (\vga|VGASync|hCounter[7]~_Duplicate_1_q  & (((\vga|VGASync|hCounter[4]~_Duplicate_1_q ) # (\vga|VGASync|hCounter[6]~_Duplicate_1_q )) # (\vga|VGASync|hCounter[5]~_Duplicate_1_q 
// ))) ) )

	.dataa(!\vga|VGASync|hCounter[5]~_Duplicate_1_q ),
	.datab(!\vga|VGASync|hCounter[7]~_Duplicate_1_q ),
	.datac(!\vga|VGASync|hCounter[6]~_Duplicate_1_q ),
	.datad(!\vga|VGASync|hCounter[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\vga|VGASync|hCounter[8]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan0~0 .extended_lut = "off";
defparam \vga|LessThan0~0 .lut_mask = 64'h0000000013331333;
defparam \vga|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N0
cyclonev_lcell_comb \mux6|z[0]~3 (
// Equation(s):
// \mux6|z[0]~3_combout  = ( \original~input_o  & ( \ff3|q [0] & ( (\mux6|z[0]~2_combout  & (!\vga|LessThan1~0_combout  & (!\image_process|ram4~0_combout  & !\vga|LessThan0~0_combout ))) ) ) ) # ( !\original~input_o  & ( \ff3|q [0] & ( (\mux6|z[0]~2_combout  
// & (!\vga|LessThan1~0_combout  & !\vga|LessThan0~0_combout )) ) ) ) # ( !\original~input_o  & ( !\ff3|q [0] & ( (\mux6|z[0]~2_combout  & (!\vga|LessThan1~0_combout  & !\vga|LessThan0~0_combout )) ) ) )

	.dataa(!\mux6|z[0]~2_combout ),
	.datab(!\vga|LessThan1~0_combout ),
	.datac(!\image_process|ram4~0_combout ),
	.datad(!\vga|LessThan0~0_combout ),
	.datae(!\original~input_o ),
	.dataf(!\ff3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~3 .extended_lut = "off";
defparam \mux6|z[0]~3 .lut_mask = 64'h4400000044004000;
defparam \mux6|z[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y22_N48
cyclonev_lcell_comb \mux6|z[0]~4 (
// Equation(s):
// \mux6|z[0]~4_combout  = ( \original~input_o  & ( \ff3|q [0] & ( (\mux6|z[0]~2_combout  & (!\vga|LessThan1~0_combout  & (\image_process|ram4~0_combout  & !\vga|LessThan0~0_combout ))) ) ) ) # ( !\original~input_o  & ( \ff3|q [0] & ( (\mux6|z[0]~2_combout  
// & (!\vga|LessThan1~0_combout  & !\vga|LessThan0~0_combout )) ) ) ) # ( !\original~input_o  & ( !\ff3|q [0] & ( (\mux6|z[0]~2_combout  & (!\vga|LessThan1~0_combout  & !\vga|LessThan0~0_combout )) ) ) )

	.dataa(!\mux6|z[0]~2_combout ),
	.datab(!\vga|LessThan1~0_combout ),
	.datac(!\image_process|ram4~0_combout ),
	.datad(!\vga|LessThan0~0_combout ),
	.datae(!\original~input_o ),
	.dataf(!\ff3|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~4 .extended_lut = "off";
defparam \mux6|z[0]~4 .lut_mask = 64'h4400000044000400;
defparam \mux6|z[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N42
cyclonev_lcell_comb \mux6|z[0]~14 (
// Equation(s):
// \mux6|z[0]~14_combout  = ( \mux6|z[0]~3_combout  & ( \mux6|z[0]~4_combout  & ( (\image_controller|mux3|z[0]~19_combout ) # (\image_controller|mux3|z[0]~14_combout ) ) ) ) # ( !\mux6|z[0]~3_combout  & ( \mux6|z[0]~4_combout  & ( \mux6|z[0]~1_combout  ) ) ) 
// # ( \mux6|z[0]~3_combout  & ( !\mux6|z[0]~4_combout  & ( \mux6|z[0]~13_combout  ) ) )

	.dataa(!\image_controller|mux3|z[0]~14_combout ),
	.datab(!\mux6|z[0]~1_combout ),
	.datac(!\image_controller|mux3|z[0]~19_combout ),
	.datad(!\mux6|z[0]~13_combout ),
	.datae(!\mux6|z[0]~3_combout ),
	.dataf(!\mux6|z[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[0]~14 .extended_lut = "off";
defparam \mux6|z[0]~14 .lut_mask = 64'h000000FF33335F5F;
defparam \mux6|z[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \CPU|rf|rd3[1]~6 (
// Equation(s):
// \CPU|rf|rd3[1]~6_combout  = ( \CPU|rf|rf[0][1]~q  & ( \CPU|rf|rf[2][1]~q  & ( (!\im|Mux16~4_combout ) # ((!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][1]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][1]~q ))) ) ) ) # ( !\CPU|rf|rf[0][1]~q  & ( 
// \CPU|rf|rf[2][1]~q  & ( (!\im|Mux15~3_combout  & (((\CPU|rf|rf[1][1]~q  & \im|Mux16~4_combout )))) # (\im|Mux15~3_combout  & (((!\im|Mux16~4_combout )) # (\CPU|rf|rf[3][1]~q ))) ) ) ) # ( \CPU|rf|rf[0][1]~q  & ( !\CPU|rf|rf[2][1]~q  & ( 
// (!\im|Mux15~3_combout  & (((!\im|Mux16~4_combout ) # (\CPU|rf|rf[1][1]~q )))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][1]~q  & ((\im|Mux16~4_combout )))) ) ) ) # ( !\CPU|rf|rf[0][1]~q  & ( !\CPU|rf|rf[2][1]~q  & ( (\im|Mux16~4_combout  & 
// ((!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][1]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][1]~q )))) ) ) )

	.dataa(!\CPU|rf|rf[3][1]~q ),
	.datab(!\im|Mux15~3_combout ),
	.datac(!\CPU|rf|rf[1][1]~q ),
	.datad(!\im|Mux16~4_combout ),
	.datae(!\CPU|rf|rf[0][1]~q ),
	.dataf(!\CPU|rf|rf[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[1]~6 .extended_lut = "off";
defparam \CPU|rf|rd3[1]~6 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \CPU|rf|rd3[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N6
cyclonev_lcell_comb \CPU|rf|rd3[1]~7 (
// Equation(s):
// \CPU|rf|rd3[1]~7_combout  = ( \CPU|rf|rf[7][1]~q  & ( \CPU|rf|rf[4][1]~q  & ( (!\im|Mux16~4_combout  & (((!\im|Mux15~3_combout )) # (\CPU|rf|rf[6][1]~q ))) # (\im|Mux16~4_combout  & (((\im|Mux15~3_combout ) # (\CPU|rf|rf[5][1]~q )))) ) ) ) # ( 
// !\CPU|rf|rf[7][1]~q  & ( \CPU|rf|rf[4][1]~q  & ( (!\im|Mux16~4_combout  & (((!\im|Mux15~3_combout )) # (\CPU|rf|rf[6][1]~q ))) # (\im|Mux16~4_combout  & (((\CPU|rf|rf[5][1]~q  & !\im|Mux15~3_combout )))) ) ) ) # ( \CPU|rf|rf[7][1]~q  & ( 
// !\CPU|rf|rf[4][1]~q  & ( (!\im|Mux16~4_combout  & (\CPU|rf|rf[6][1]~q  & ((\im|Mux15~3_combout )))) # (\im|Mux16~4_combout  & (((\im|Mux15~3_combout ) # (\CPU|rf|rf[5][1]~q )))) ) ) ) # ( !\CPU|rf|rf[7][1]~q  & ( !\CPU|rf|rf[4][1]~q  & ( 
// (!\im|Mux16~4_combout  & (\CPU|rf|rf[6][1]~q  & ((\im|Mux15~3_combout )))) # (\im|Mux16~4_combout  & (((\CPU|rf|rf[5][1]~q  & !\im|Mux15~3_combout )))) ) ) )

	.dataa(!\CPU|rf|rf[6][1]~q ),
	.datab(!\CPU|rf|rf[5][1]~q ),
	.datac(!\im|Mux16~4_combout ),
	.datad(!\im|Mux15~3_combout ),
	.datae(!\CPU|rf|rf[7][1]~q ),
	.dataf(!\CPU|rf|rf[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[1]~7 .extended_lut = "off";
defparam \CPU|rf|rd3[1]~7 .lut_mask = 64'h0350035FF350F35F;
defparam \CPU|rf|rd3[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N21
cyclonev_lcell_comb \CPU|rf|rd3[1]~8 (
// Equation(s):
// \CPU|rf|rd3[1]~8_combout  = ( \CPU|rf|rf[8][1]~q  & ( (!\CPU|rf|Decoder0~0_combout  & (\CPU|rf|rd3[7]~2_combout  & ((\CPU|rf|rf[9][1]~q )))) # (\CPU|rf|Decoder0~0_combout  & ((!\CPU|rf|rd3[7]~2_combout ) # ((\CPU|rf|rf[10][1]~q )))) ) ) # ( 
// !\CPU|rf|rf[8][1]~q  & ( (\CPU|rf|rd3[7]~2_combout  & ((!\CPU|rf|Decoder0~0_combout  & ((\CPU|rf|rf[9][1]~q ))) # (\CPU|rf|Decoder0~0_combout  & (\CPU|rf|rf[10][1]~q )))) ) )

	.dataa(!\CPU|rf|Decoder0~0_combout ),
	.datab(!\CPU|rf|rd3[7]~2_combout ),
	.datac(!\CPU|rf|rf[10][1]~q ),
	.datad(!\CPU|rf|rf[9][1]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[1]~8 .extended_lut = "off";
defparam \CPU|rf|rd3[1]~8 .lut_mask = 64'h0123012345674567;
defparam \CPU|rf|rd3[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N21
cyclonev_lcell_comb \CPU|rf|rd3[1]~9 (
// Equation(s):
// \CPU|rf|rd3[1]~9_combout  = ( \CPU|rf|rd3[7]~4_combout  & ( \CPU|rf|rd3[1]~8_combout  & ( (!\im|Mux13~2_combout  & ((\CPU|rf|rd3[1]~6_combout ))) # (\im|Mux13~2_combout  & (\CPU|ff|q [1])) ) ) ) # ( !\CPU|rf|rd3[7]~4_combout  & ( \CPU|rf|rd3[1]~8_combout  
// & ( (\im|Mux13~2_combout ) # (\CPU|rf|rd3[1]~7_combout ) ) ) ) # ( \CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[1]~8_combout  & ( (!\im|Mux13~2_combout  & ((\CPU|rf|rd3[1]~6_combout ))) # (\im|Mux13~2_combout  & (\CPU|ff|q [1])) ) ) ) # ( 
// !\CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[1]~8_combout  & ( (\CPU|rf|rd3[1]~7_combout  & !\im|Mux13~2_combout ) ) ) )

	.dataa(!\CPU|ff|q [1]),
	.datab(!\CPU|rf|rd3[1]~6_combout ),
	.datac(!\CPU|rf|rd3[1]~7_combout ),
	.datad(!\im|Mux13~2_combout ),
	.datae(!\CPU|rf|rd3[7]~4_combout ),
	.dataf(!\CPU|rf|rd3[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[1]~9 .extended_lut = "off";
defparam \CPU|rf|rd3[1]~9 .lut_mask = 64'h0F0033550FFF3355;
defparam \CPU|rf|rd3[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N6
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout  ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  ) ) ) # ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h00FF333355550F0F;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N39
cyclonev_lcell_comb \mux6|z[1]~15 (
// Equation(s):
// \mux6|z[1]~15_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( ((!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout )) # (\mux6|z[0]~0_combout ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~0_combout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[1]~15 .extended_lut = "off";
defparam \mux6|z[1]~15 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \mux6|z[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N12
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout )) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout  & !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h5050303F5F5F303F;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N33
cyclonev_lcell_comb \mux6|z[1]~16 (
// Equation(s):
// \mux6|z[1]~16_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout )) # (\mux6|z[0]~7_combout ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~7_combout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[1]~16 .extended_lut = "off";
defparam \mux6|z[1]~16 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \mux6|z[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N48
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) # ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout )))) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N30
cyclonev_lcell_comb \mux6|z[1]~18 (
// Equation(s):
// \mux6|z[1]~18_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout )) # (\mux6|z[0]~11_combout ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.datad(!\mux6|z[0]~11_combout ),
	.datae(gnd),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[1]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[1]~18 .extended_lut = "off";
defparam \mux6|z[1]~18 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \mux6|z[1]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[1]~9_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N42
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout )) ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout  & \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout )) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h03F3050503F3F5F5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N12
cyclonev_lcell_comb \mux6|z[1]~17 (
// Equation(s):
// \mux6|z[1]~17_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( \mux6|z[0]~9_combout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( \mux6|z[0]~9_combout  & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout  ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout  & ( !\mux6|z[0]~9_combout  & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(!\mux6|z[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[1]~17 .extended_lut = "off";
defparam \mux6|z[1]~17 .lut_mask = 64'h0000F0F03333F3F3;
defparam \mux6|z[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N18
cyclonev_lcell_comb \mux6|z[1]~19 (
// Equation(s):
// \mux6|z[1]~19_combout  = ( \mux6|z[0]~5_combout  & ( \mux6|z[0]~6_combout  & ( \mux6|z[1]~18_combout  ) ) ) # ( !\mux6|z[0]~5_combout  & ( \mux6|z[0]~6_combout  & ( (!\image_process|ram4~1_combout  & (\mux6|z[1]~16_combout )) # 
// (\image_process|ram4~1_combout  & ((\mux6|z[1]~18_combout ))) ) ) ) # ( !\mux6|z[0]~5_combout  & ( !\mux6|z[0]~6_combout  & ( (!\image_process|ram4~1_combout  & \mux6|z[1]~17_combout ) ) ) )

	.dataa(!\image_process|ram4~1_combout ),
	.datab(!\mux6|z[1]~16_combout ),
	.datac(!\mux6|z[1]~18_combout ),
	.datad(!\mux6|z[1]~17_combout ),
	.datae(!\mux6|z[0]~5_combout ),
	.dataf(!\mux6|z[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[1]~19 .extended_lut = "off";
defparam \mux6|z[1]~19 .lut_mask = 64'h00AA000027270F0F;
defparam \mux6|z[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N15
cyclonev_lcell_comb \mux6|z[1]~20 (
// Equation(s):
// \mux6|z[1]~20_combout  = ( \mux6|z[1]~15_combout  & ( \mux6|z[1]~19_combout  & ( (!\mux6|z[0]~3_combout  & (((\mux6|z[0]~4_combout )))) # (\mux6|z[0]~3_combout  & (((!\mux6|z[0]~4_combout ) # (\image_controller|mux3|z[1]~25_combout )) # 
// (\image_controller|mux3|z[1]~22_combout ))) ) ) ) # ( !\mux6|z[1]~15_combout  & ( \mux6|z[1]~19_combout  & ( (\mux6|z[0]~3_combout  & (((!\mux6|z[0]~4_combout ) # (\image_controller|mux3|z[1]~25_combout )) # (\image_controller|mux3|z[1]~22_combout ))) ) ) 
// ) # ( \mux6|z[1]~15_combout  & ( !\mux6|z[1]~19_combout  & ( (\mux6|z[0]~4_combout  & ((!\mux6|z[0]~3_combout ) # ((\image_controller|mux3|z[1]~25_combout ) # (\image_controller|mux3|z[1]~22_combout )))) ) ) ) # ( !\mux6|z[1]~15_combout  & ( 
// !\mux6|z[1]~19_combout  & ( (\mux6|z[0]~3_combout  & (\mux6|z[0]~4_combout  & ((\image_controller|mux3|z[1]~25_combout ) # (\image_controller|mux3|z[1]~22_combout )))) ) ) )

	.dataa(!\mux6|z[0]~3_combout ),
	.datab(!\image_controller|mux3|z[1]~22_combout ),
	.datac(!\image_controller|mux3|z[1]~25_combout ),
	.datad(!\mux6|z[0]~4_combout ),
	.datae(!\mux6|z[1]~15_combout ),
	.dataf(!\mux6|z[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[1]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[1]~20 .extended_lut = "off";
defparam \mux6|z[1]~20 .lut_mask = 64'h001500BF551555BF;
defparam \mux6|z[1]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N18
cyclonev_lcell_comb \CPU|rf|rd3[2]~10 (
// Equation(s):
// \CPU|rf|rd3[2]~10_combout  = ( \CPU|rf|rf[2][2]~q  & ( \im|Mux16~4_combout  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][2]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][2]~q )) ) ) ) # ( !\CPU|rf|rf[2][2]~q  & ( \im|Mux16~4_combout  & ( 
// (!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][2]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][2]~q )) ) ) ) # ( \CPU|rf|rf[2][2]~q  & ( !\im|Mux16~4_combout  & ( (\im|Mux15~3_combout ) # (\CPU|rf|rf[0][2]~q ) ) ) ) # ( !\CPU|rf|rf[2][2]~q  & ( 
// !\im|Mux16~4_combout  & ( (\CPU|rf|rf[0][2]~q  & !\im|Mux15~3_combout ) ) ) )

	.dataa(!\CPU|rf|rf[0][2]~q ),
	.datab(!\im|Mux15~3_combout ),
	.datac(!\CPU|rf|rf[3][2]~q ),
	.datad(!\CPU|rf|rf[1][2]~q ),
	.datae(!\CPU|rf|rf[2][2]~q ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[2]~10 .extended_lut = "off";
defparam \CPU|rf|rd3[2]~10 .lut_mask = 64'h4444777703CF03CF;
defparam \CPU|rf|rd3[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N18
cyclonev_lcell_comb \CPU|rf|rd3[2]~12 (
// Equation(s):
// \CPU|rf|rd3[2]~12_combout  = ( \CPU|rf|rf[10][2]~q  & ( (!\CPU|rf|Decoder0~0_combout  & (\CPU|rf|rd3[7]~2_combout  & (\CPU|rf|rf[9][2]~q ))) # (\CPU|rf|Decoder0~0_combout  & (((\CPU|rf|rf[8][2]~q )) # (\CPU|rf|rd3[7]~2_combout ))) ) ) # ( 
// !\CPU|rf|rf[10][2]~q  & ( (!\CPU|rf|Decoder0~0_combout  & (\CPU|rf|rd3[7]~2_combout  & (\CPU|rf|rf[9][2]~q ))) # (\CPU|rf|Decoder0~0_combout  & (!\CPU|rf|rd3[7]~2_combout  & ((\CPU|rf|rf[8][2]~q )))) ) )

	.dataa(!\CPU|rf|Decoder0~0_combout ),
	.datab(!\CPU|rf|rd3[7]~2_combout ),
	.datac(!\CPU|rf|rf[9][2]~q ),
	.datad(!\CPU|rf|rf[8][2]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rf[10][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[2]~12 .extended_lut = "off";
defparam \CPU|rf|rd3[2]~12 .lut_mask = 64'h0246024613571357;
defparam \CPU|rf|rd3[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N57
cyclonev_lcell_comb \CPU|rf|rd3[2]~11 (
// Equation(s):
// \CPU|rf|rd3[2]~11_combout  = ( \im|Mux16~4_combout  & ( \CPU|rf|rf[6][2]~q  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[5][2]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[7][2]~q )) ) ) ) # ( !\im|Mux16~4_combout  & ( \CPU|rf|rf[6][2]~q  & ( 
// (\im|Mux15~3_combout ) # (\CPU|rf|rf[4][2]~q ) ) ) ) # ( \im|Mux16~4_combout  & ( !\CPU|rf|rf[6][2]~q  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[5][2]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[7][2]~q )) ) ) ) # ( !\im|Mux16~4_combout  & ( 
// !\CPU|rf|rf[6][2]~q  & ( (\CPU|rf|rf[4][2]~q  & !\im|Mux15~3_combout ) ) ) )

	.dataa(!\CPU|rf|rf[4][2]~q ),
	.datab(!\CPU|rf|rf[7][2]~q ),
	.datac(!\im|Mux15~3_combout ),
	.datad(!\CPU|rf|rf[5][2]~q ),
	.datae(!\im|Mux16~4_combout ),
	.dataf(!\CPU|rf|rf[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[2]~11 .extended_lut = "off";
defparam \CPU|rf|rd3[2]~11 .lut_mask = 64'h505003F35F5F03F3;
defparam \CPU|rf|rd3[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N39
cyclonev_lcell_comb \CPU|rf|rd3[2]~13 (
// Equation(s):
// \CPU|rf|rd3[2]~13_combout  = ( \CPU|rf|rd3[7]~4_combout  & ( \CPU|rf|rd3[2]~11_combout  & ( (!\im|Mux13~2_combout  & (\CPU|rf|rd3[2]~10_combout )) # (\im|Mux13~2_combout  & ((\CPU|ff|q [2]))) ) ) ) # ( !\CPU|rf|rd3[7]~4_combout  & ( 
// \CPU|rf|rd3[2]~11_combout  & ( (!\im|Mux13~2_combout ) # (\CPU|rf|rd3[2]~12_combout ) ) ) ) # ( \CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[2]~11_combout  & ( (!\im|Mux13~2_combout  & (\CPU|rf|rd3[2]~10_combout )) # (\im|Mux13~2_combout  & ((\CPU|ff|q 
// [2]))) ) ) ) # ( !\CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[2]~11_combout  & ( (\CPU|rf|rd3[2]~12_combout  & \im|Mux13~2_combout ) ) ) )

	.dataa(!\CPU|rf|rd3[2]~10_combout ),
	.datab(!\CPU|rf|rd3[2]~12_combout ),
	.datac(!\CPU|ff|q [2]),
	.datad(!\im|Mux13~2_combout ),
	.datae(!\CPU|rf|rd3[7]~4_combout ),
	.dataf(!\CPU|rf|rd3[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[2]~13 .extended_lut = "off";
defparam \CPU|rf|rd3[2]~13 .lut_mask = 64'h0033550FFF33550F;
defparam \CPU|rf|rd3[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N48
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout )) ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  & \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout )) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0F3300550F33FF55;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y21_N6
cyclonev_lcell_comb \mux6|z[2]~23 (
// Equation(s):
// \mux6|z[2]~23_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( \mux6|z[0]~9_combout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( \mux6|z[0]~9_combout  & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( !\mux6|z[0]~9_combout  & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] ) ) )

	.dataa(gnd),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datad(gnd),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.dataf(!\mux6|z[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[2]~23 .extended_lut = "off";
defparam \mux6|z[2]~23 .lut_mask = 64'h0000F0F03333F3F3;
defparam \mux6|z[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N48
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]) # (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout  & !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout )) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N42
cyclonev_lcell_comb \mux6|z[2]~22 (
// Equation(s):
// \mux6|z[2]~22_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( \mux6|z[0]~7_combout  ) ) ) # ( 
// \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( (\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ) # 
// (\mux6|z[0]~7_combout ) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  ) ) )

	.dataa(!\mux6|z[0]~7_combout ),
	.datab(gnd),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[2]~22 .extended_lut = "off";
defparam \mux6|z[2]~22 .lut_mask = 64'h0F0F5F5F00005555;
defparam \mux6|z[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N24
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]) # ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout )))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1])) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1])) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ))))) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N42
cyclonev_lcell_comb \mux6|z[2]~24 (
// Equation(s):
// \mux6|z[2]~24_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  & \mux6|z[0]~11_combout )) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  & ( 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout  & \mux6|z[0]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datac(!\mux6|z[0]~11_combout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datae(gnd),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[2]~24 .extended_lut = "off";
defparam \mux6|z[2]~24 .lut_mask = 64'h03030303FF03FF03;
defparam \mux6|z[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y22_N54
cyclonev_lcell_comb \mux6|z[2]~25 (
// Equation(s):
// \mux6|z[2]~25_combout  = ( \mux6|z[2]~24_combout  & ( \mux6|z[0]~6_combout  & ( ((\mux6|z[2]~22_combout ) # (\image_process|ram4~1_combout )) # (\mux6|z[0]~5_combout ) ) ) ) # ( !\mux6|z[2]~24_combout  & ( \mux6|z[0]~6_combout  & ( (!\mux6|z[0]~5_combout  
// & (!\image_process|ram4~1_combout  & \mux6|z[2]~22_combout )) ) ) ) # ( \mux6|z[2]~24_combout  & ( !\mux6|z[0]~6_combout  & ( (\mux6|z[2]~23_combout  & (!\mux6|z[0]~5_combout  & !\image_process|ram4~1_combout )) ) ) ) # ( !\mux6|z[2]~24_combout  & ( 
// !\mux6|z[0]~6_combout  & ( (\mux6|z[2]~23_combout  & (!\mux6|z[0]~5_combout  & !\image_process|ram4~1_combout )) ) ) )

	.dataa(!\mux6|z[2]~23_combout ),
	.datab(!\mux6|z[0]~5_combout ),
	.datac(!\image_process|ram4~1_combout ),
	.datad(!\mux6|z[2]~22_combout ),
	.datae(!\mux6|z[2]~24_combout ),
	.dataf(!\mux6|z[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[2]~25 .extended_lut = "off";
defparam \mux6|z[2]~25 .lut_mask = 64'h4040404000C03FFF;
defparam \mux6|z[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N0
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout  ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout  ) ) ) # ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout  ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout  ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[2]~13_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N18
cyclonev_lcell_comb \mux6|z[2]~21 (
// Equation(s):
// \mux6|z[2]~21_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & ( (\mux6|z[0]~0_combout  & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ) ) ) # ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & ( ((\mux6|z[0]~0_combout  & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout )) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ) ) )

	.dataa(!\mux6|z[0]~0_combout ),
	.datab(gnd),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w2_n0_mux_dataout~0_combout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datae(gnd),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[2]~21 .extended_lut = "off";
defparam \mux6|z[2]~21 .lut_mask = 64'h0F5F0F5F00550055;
defparam \mux6|z[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N30
cyclonev_lcell_comb \mux6|z[2]~26 (
// Equation(s):
// \mux6|z[2]~26_combout  = ( \mux6|z[0]~3_combout  & ( \mux6|z[2]~21_combout  & ( (!\mux6|z[0]~4_combout  & (((\mux6|z[2]~25_combout )))) # (\mux6|z[0]~4_combout  & (((\image_controller|mux3|z[2]~31_combout )) # (\image_controller|mux3|z[2]~28_combout ))) ) 
// ) ) # ( !\mux6|z[0]~3_combout  & ( \mux6|z[2]~21_combout  & ( \mux6|z[0]~4_combout  ) ) ) # ( \mux6|z[0]~3_combout  & ( !\mux6|z[2]~21_combout  & ( (!\mux6|z[0]~4_combout  & (((\mux6|z[2]~25_combout )))) # (\mux6|z[0]~4_combout  & 
// (((\image_controller|mux3|z[2]~31_combout )) # (\image_controller|mux3|z[2]~28_combout ))) ) ) )

	.dataa(!\image_controller|mux3|z[2]~28_combout ),
	.datab(!\image_controller|mux3|z[2]~31_combout ),
	.datac(!\mux6|z[0]~4_combout ),
	.datad(!\mux6|z[2]~25_combout ),
	.datae(!\mux6|z[0]~3_combout ),
	.dataf(!\mux6|z[2]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[2]~26 .extended_lut = "off";
defparam \mux6|z[2]~26 .lut_mask = 64'h000007F70F0F07F7;
defparam \mux6|z[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N18
cyclonev_lcell_comb \CPU|rf|rd3[3]~16 (
// Equation(s):
// \CPU|rf|rd3[3]~16_combout  = ( \CPU|rf|rd3[7]~2_combout  & ( (!\CPU|rf|Decoder0~0_combout  & (\CPU|rf|rf[9][3]~q )) # (\CPU|rf|Decoder0~0_combout  & ((\CPU|rf|rf[10][3]~q ))) ) ) # ( !\CPU|rf|rd3[7]~2_combout  & ( (\CPU|rf|rf[8][3]~q  & 
// \CPU|rf|Decoder0~0_combout ) ) )

	.dataa(!\CPU|rf|rf[8][3]~q ),
	.datab(!\CPU|rf|rf[9][3]~q ),
	.datac(!\CPU|rf|Decoder0~0_combout ),
	.datad(!\CPU|rf|rf[10][3]~q ),
	.datae(gnd),
	.dataf(!\CPU|rf|rd3[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[3]~16 .extended_lut = "off";
defparam \CPU|rf|rd3[3]~16 .lut_mask = 64'h05050505303F303F;
defparam \CPU|rf|rd3[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y26_N36
cyclonev_lcell_comb \CPU|rf|rd3[3]~14 (
// Equation(s):
// \CPU|rf|rd3[3]~14_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|rf[2][3]~q  & ( (!\im|Mux16~4_combout ) # (\CPU|rf|rf[3][3]~q ) ) ) ) # ( !\im|Mux15~3_combout  & ( \CPU|rf|rf[2][3]~q  & ( (!\im|Mux16~4_combout  & ((\CPU|rf|rf[0][3]~q ))) # 
// (\im|Mux16~4_combout  & (\CPU|rf|rf[1][3]~q )) ) ) ) # ( \im|Mux15~3_combout  & ( !\CPU|rf|rf[2][3]~q  & ( (\CPU|rf|rf[3][3]~q  & \im|Mux16~4_combout ) ) ) ) # ( !\im|Mux15~3_combout  & ( !\CPU|rf|rf[2][3]~q  & ( (!\im|Mux16~4_combout  & 
// ((\CPU|rf|rf[0][3]~q ))) # (\im|Mux16~4_combout  & (\CPU|rf|rf[1][3]~q )) ) ) )

	.dataa(!\CPU|rf|rf[1][3]~q ),
	.datab(!\CPU|rf|rf[3][3]~q ),
	.datac(!\CPU|rf|rf[0][3]~q ),
	.datad(!\im|Mux16~4_combout ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|rf[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[3]~14 .extended_lut = "off";
defparam \CPU|rf|rd3[3]~14 .lut_mask = 64'h0F5500330F55FF33;
defparam \CPU|rf|rd3[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N9
cyclonev_lcell_comb \CPU|rf|rd3[3]~15 (
// Equation(s):
// \CPU|rf|rd3[3]~15_combout  = ( \im|Mux16~4_combout  & ( \CPU|rf|rf[7][3]~q  & ( (\im|Mux15~3_combout ) # (\CPU|rf|rf[5][3]~q ) ) ) ) # ( !\im|Mux16~4_combout  & ( \CPU|rf|rf[7][3]~q  & ( (!\im|Mux15~3_combout  & (\CPU|rf|rf[4][3]~q )) # 
// (\im|Mux15~3_combout  & ((\CPU|rf|rf[6][3]~q ))) ) ) ) # ( \im|Mux16~4_combout  & ( !\CPU|rf|rf[7][3]~q  & ( (\CPU|rf|rf[5][3]~q  & !\im|Mux15~3_combout ) ) ) ) # ( !\im|Mux16~4_combout  & ( !\CPU|rf|rf[7][3]~q  & ( (!\im|Mux15~3_combout  & 
// (\CPU|rf|rf[4][3]~q )) # (\im|Mux15~3_combout  & ((\CPU|rf|rf[6][3]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[5][3]~q ),
	.datab(!\CPU|rf|rf[4][3]~q ),
	.datac(!\im|Mux15~3_combout ),
	.datad(!\CPU|rf|rf[6][3]~q ),
	.datae(!\im|Mux16~4_combout ),
	.dataf(!\CPU|rf|rf[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[3]~15 .extended_lut = "off";
defparam \CPU|rf|rd3[3]~15 .lut_mask = 64'h303F5050303F5F5F;
defparam \CPU|rf|rd3[3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N24
cyclonev_lcell_comb \CPU|rf|rd3[3]~17 (
// Equation(s):
// \CPU|rf|rd3[3]~17_combout  = ( \CPU|rf|rd3[7]~4_combout  & ( \CPU|rf|rd3[3]~15_combout  & ( (!\im|Mux13~2_combout  & ((\CPU|rf|rd3[3]~14_combout ))) # (\im|Mux13~2_combout  & (!\CPU|ff|q [3])) ) ) ) # ( !\CPU|rf|rd3[7]~4_combout  & ( 
// \CPU|rf|rd3[3]~15_combout  & ( (!\im|Mux13~2_combout ) # (\CPU|rf|rd3[3]~16_combout ) ) ) ) # ( \CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[3]~15_combout  & ( (!\im|Mux13~2_combout  & ((\CPU|rf|rd3[3]~14_combout ))) # (\im|Mux13~2_combout  & (!\CPU|ff|q 
// [3])) ) ) ) # ( !\CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[3]~15_combout  & ( (\CPU|rf|rd3[3]~16_combout  & \im|Mux13~2_combout ) ) ) )

	.dataa(!\CPU|ff|q [3]),
	.datab(!\CPU|rf|rd3[3]~16_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\CPU|rf|rd3[3]~14_combout ),
	.datae(!\CPU|rf|rd3[7]~4_combout ),
	.dataf(!\CPU|rf|rd3[3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[3]~17 .extended_lut = "off";
defparam \CPU|rf|rd3[3]~17 .lut_mask = 64'h03030AFAF3F30AFA;
defparam \CPU|rf|rd3[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N18
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout )) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h00552727AAFF2727;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N24
cyclonev_lcell_comb \mux6|z[3]~29 (
// Equation(s):
// \mux6|z[3]~29_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( ((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout )) # (\mux6|z[0]~9_combout ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\mux6|z[0]~9_combout ),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[3]~29 .extended_lut = "off";
defparam \mux6|z[3]~29 .lut_mask = 64'h0C0C5D5D0C0C5D5D;
defparam \mux6|z[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y19_N54
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ) ) ) ) # ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout )) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N33
cyclonev_lcell_comb \mux6|z[3]~30 (
// Equation(s):
// \mux6|z[3]~30_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  & \mux6|z[0]~11_combout )) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  & ( 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  & \mux6|z[0]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\mux6|z[0]~11_combout ),
	.datae(gnd),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[3]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[3]~30 .extended_lut = "off";
defparam \mux6|z[3]~30 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \mux6|z[3]~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N36
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ))))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ))))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ))))) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y14_N57
cyclonev_lcell_comb \mux6|z[3]~28 (
// Equation(s):
// \mux6|z[3]~28_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( \mux6|z[0]~7_combout  & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout  ) ) ) # ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( \mux6|z[0]~7_combout  & ( (\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( !\mux6|z[0]~7_combout  & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datac(gnd),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.dataf(!\mux6|z[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[3]~28 .extended_lut = "off";
defparam \mux6|z[3]~28 .lut_mask = 64'h00FF000033FF3333;
defparam \mux6|z[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N12
cyclonev_lcell_comb \mux6|z[3]~31 (
// Equation(s):
// \mux6|z[3]~31_combout  = ( \mux6|z[3]~28_combout  & ( \mux6|z[0]~6_combout  & ( ((!\image_process|ram4~1_combout  & !\mux6|z[0]~5_combout )) # (\mux6|z[3]~30_combout ) ) ) ) # ( !\mux6|z[3]~28_combout  & ( \mux6|z[0]~6_combout  & ( (\mux6|z[3]~30_combout  
// & ((\mux6|z[0]~5_combout ) # (\image_process|ram4~1_combout ))) ) ) ) # ( \mux6|z[3]~28_combout  & ( !\mux6|z[0]~6_combout  & ( (!\image_process|ram4~1_combout  & (!\mux6|z[0]~5_combout  & \mux6|z[3]~29_combout )) ) ) ) # ( !\mux6|z[3]~28_combout  & ( 
// !\mux6|z[0]~6_combout  & ( (!\image_process|ram4~1_combout  & (!\mux6|z[0]~5_combout  & \mux6|z[3]~29_combout )) ) ) )

	.dataa(!\image_process|ram4~1_combout ),
	.datab(!\mux6|z[0]~5_combout ),
	.datac(!\mux6|z[3]~29_combout ),
	.datad(!\mux6|z[3]~30_combout ),
	.datae(!\mux6|z[3]~28_combout ),
	.dataf(!\mux6|z[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[3]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[3]~31 .extended_lut = "off";
defparam \mux6|z[3]~31 .lut_mask = 64'h08080808007788FF;
defparam \mux6|z[3]~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N48
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (((!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0])) # (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) ) ) # ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  & (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0])) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout )))) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout  & (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[3]~17_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N54
cyclonev_lcell_comb \mux6|z[3]~27 (
// Equation(s):
// \mux6|z[3]~27_combout  = ( \mux6|z[0]~0_combout  & ( ((!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout )) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ) ) ) # ( !\mux6|z[0]~0_combout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w3_n0_mux_dataout~0_combout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(gnd),
	.dataf(!\mux6|z[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[3]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[3]~27 .extended_lut = "off";
defparam \mux6|z[3]~27 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \mux6|z[3]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N18
cyclonev_lcell_comb \mux6|z[3]~32 (
// Equation(s):
// \mux6|z[3]~32_combout  = ( \mux6|z[3]~27_combout  & ( \image_controller|mux3|z[3]~34_combout  & ( ((\mux6|z[0]~3_combout  & \mux6|z[3]~31_combout )) # (\mux6|z[0]~4_combout ) ) ) ) # ( !\mux6|z[3]~27_combout  & ( \image_controller|mux3|z[3]~34_combout  & 
// ( (\mux6|z[0]~3_combout  & ((\mux6|z[3]~31_combout ) # (\mux6|z[0]~4_combout ))) ) ) ) # ( \mux6|z[3]~27_combout  & ( !\image_controller|mux3|z[3]~34_combout  & ( (!\mux6|z[0]~3_combout  & (((\mux6|z[0]~4_combout )))) # (\mux6|z[0]~3_combout  & 
// ((!\mux6|z[0]~4_combout  & ((\mux6|z[3]~31_combout ))) # (\mux6|z[0]~4_combout  & (\image_controller|mux3|z[3]~37_combout )))) ) ) ) # ( !\mux6|z[3]~27_combout  & ( !\image_controller|mux3|z[3]~34_combout  & ( (\mux6|z[0]~3_combout  & 
// ((!\mux6|z[0]~4_combout  & ((\mux6|z[3]~31_combout ))) # (\mux6|z[0]~4_combout  & (\image_controller|mux3|z[3]~37_combout )))) ) ) )

	.dataa(!\mux6|z[0]~3_combout ),
	.datab(!\image_controller|mux3|z[3]~37_combout ),
	.datac(!\mux6|z[0]~4_combout ),
	.datad(!\mux6|z[3]~31_combout ),
	.datae(!\mux6|z[3]~27_combout ),
	.dataf(!\image_controller|mux3|z[3]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[3]~32 .extended_lut = "off";
defparam \mux6|z[3]~32 .lut_mask = 64'h01510B5B05550F5F;
defparam \mux6|z[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N6
cyclonev_lcell_comb \CPU|rf|rd3[4]~19 (
// Equation(s):
// \CPU|rf|rd3[4]~19_combout  = ( \im|Mux15~3_combout  & ( \CPU|rf|rf[6][4]~q  & ( (!\im|Mux16~4_combout ) # (\CPU|rf|rf[7][4]~q ) ) ) ) # ( !\im|Mux15~3_combout  & ( \CPU|rf|rf[6][4]~q  & ( (!\im|Mux16~4_combout  & (\CPU|rf|rf[4][4]~q )) # 
// (\im|Mux16~4_combout  & ((\CPU|rf|rf[5][4]~q ))) ) ) ) # ( \im|Mux15~3_combout  & ( !\CPU|rf|rf[6][4]~q  & ( (\im|Mux16~4_combout  & \CPU|rf|rf[7][4]~q ) ) ) ) # ( !\im|Mux15~3_combout  & ( !\CPU|rf|rf[6][4]~q  & ( (!\im|Mux16~4_combout  & 
// (\CPU|rf|rf[4][4]~q )) # (\im|Mux16~4_combout  & ((\CPU|rf|rf[5][4]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[4][4]~q ),
	.datab(!\im|Mux16~4_combout ),
	.datac(!\CPU|rf|rf[7][4]~q ),
	.datad(!\CPU|rf|rf[5][4]~q ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\CPU|rf|rf[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[4]~19 .extended_lut = "off";
defparam \CPU|rf|rd3[4]~19 .lut_mask = 64'h447703034477CFCF;
defparam \CPU|rf|rd3[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \CPU|rf|rd3[4]~18 (
// Equation(s):
// \CPU|rf|rd3[4]~18_combout  = ( \CPU|rf|rf[0][4]~q  & ( \im|Mux16~4_combout  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][4]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][4]~q )) ) ) ) # ( !\CPU|rf|rf[0][4]~q  & ( \im|Mux16~4_combout  & ( 
// (!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][4]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][4]~q )) ) ) ) # ( \CPU|rf|rf[0][4]~q  & ( !\im|Mux16~4_combout  & ( (!\im|Mux15~3_combout ) # (\CPU|rf|rf[2][4]~q ) ) ) ) # ( !\CPU|rf|rf[0][4]~q  & ( 
// !\im|Mux16~4_combout  & ( (\CPU|rf|rf[2][4]~q  & \im|Mux15~3_combout ) ) ) )

	.dataa(!\CPU|rf|rf[3][4]~q ),
	.datab(!\CPU|rf|rf[1][4]~q ),
	.datac(!\CPU|rf|rf[2][4]~q ),
	.datad(!\im|Mux15~3_combout ),
	.datae(!\CPU|rf|rf[0][4]~q ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[4]~18 .extended_lut = "off";
defparam \CPU|rf|rd3[4]~18 .lut_mask = 64'h000FFF0F33553355;
defparam \CPU|rf|rd3[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \CPU|rf|rd3[4]~20 (
// Equation(s):
// \CPU|rf|rd3[4]~20_combout  = ( \CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[10][4]~q  ) ) ) # ( !\CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[8][4]~q  ) ) ) # ( \CPU|rf|rd3[7]~2_combout  & ( 
// !\CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[9][4]~q  ) ) )

	.dataa(!\CPU|rf|rf[10][4]~q ),
	.datab(!\CPU|rf|rf[8][4]~q ),
	.datac(!\CPU|rf|rf[9][4]~q ),
	.datad(gnd),
	.datae(!\CPU|rf|rd3[7]~2_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[4]~20 .extended_lut = "off";
defparam \CPU|rf|rd3[4]~20 .lut_mask = 64'h00000F0F33335555;
defparam \CPU|rf|rd3[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N36
cyclonev_lcell_comb \CPU|rf|rd3[4]~21 (
// Equation(s):
// \CPU|rf|rd3[4]~21_combout  = ( \CPU|rf|rd3[7]~4_combout  & ( \CPU|rf|rd3[4]~20_combout  & ( (!\im|Mux13~2_combout  & (\CPU|rf|rd3[4]~18_combout )) # (\im|Mux13~2_combout  & ((\CPU|adder2|generate_N_bit_Adder[4].f|s~combout ))) ) ) ) # ( 
// !\CPU|rf|rd3[7]~4_combout  & ( \CPU|rf|rd3[4]~20_combout  & ( (\im|Mux13~2_combout ) # (\CPU|rf|rd3[4]~19_combout ) ) ) ) # ( \CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[4]~20_combout  & ( (!\im|Mux13~2_combout  & (\CPU|rf|rd3[4]~18_combout )) # 
// (\im|Mux13~2_combout  & ((\CPU|adder2|generate_N_bit_Adder[4].f|s~combout ))) ) ) ) # ( !\CPU|rf|rd3[7]~4_combout  & ( !\CPU|rf|rd3[4]~20_combout  & ( (\CPU|rf|rd3[4]~19_combout  & !\im|Mux13~2_combout ) ) ) )

	.dataa(!\CPU|rf|rd3[4]~19_combout ),
	.datab(!\CPU|rf|rd3[4]~18_combout ),
	.datac(!\CPU|adder2|generate_N_bit_Adder[4].f|s~combout ),
	.datad(!\im|Mux13~2_combout ),
	.datae(!\CPU|rf|rd3[7]~4_combout ),
	.dataf(!\CPU|rf|rd3[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[4]~21 .extended_lut = "off";
defparam \CPU|rf|rd3[4]~21 .lut_mask = 64'h5500330F55FF330F;
defparam \CPU|rf|rd3[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N6
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout  ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h00FF55550F0F3333;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N51
cyclonev_lcell_comb \mux6|z[4]~35 (
// Equation(s):
// \mux6|z[4]~35_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]) # ((\mux6|z[0]~9_combout  & 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( (\mux6|z[0]~9_combout  & 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~9_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[4]~35 .extended_lut = "off";
defparam \mux6|z[4]~35 .lut_mask = 64'h03030303ABABABAB;
defparam \mux6|z[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y19_N36
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) # ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0])) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout )))) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0])) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout )))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout )))) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0145236789CDABEF;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N54
cyclonev_lcell_comb \mux6|z[4]~36 (
// Equation(s):
// \mux6|z[4]~36_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) # 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  & \mux6|z[0]~11_combout )) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  & ( 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  & \mux6|z[0]~11_combout ) ) )

	.dataa(gnd),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\mux6|z[0]~11_combout ),
	.datae(gnd),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[4]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[4]~36 .extended_lut = "off";
defparam \mux6|z[4]~36 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \mux6|z[4]~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y14_N36
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h30303F3F505F505F;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N30
cyclonev_lcell_comb \mux6|z[4]~34 (
// Equation(s):
// \mux6|z[4]~34_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout )) # (\mux6|z[0]~7_combout ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~7_combout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[4]~34 .extended_lut = "off";
defparam \mux6|z[4]~34 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \mux6|z[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N54
cyclonev_lcell_comb \mux6|z[4]~37 (
// Equation(s):
// \mux6|z[4]~37_combout  = ( \mux6|z[0]~5_combout  & ( \image_process|ram4~1_combout  & ( (\mux6|z[4]~36_combout  & \mux6|z[0]~6_combout ) ) ) ) # ( !\mux6|z[0]~5_combout  & ( \image_process|ram4~1_combout  & ( (\mux6|z[4]~36_combout  & \mux6|z[0]~6_combout 
// ) ) ) ) # ( \mux6|z[0]~5_combout  & ( !\image_process|ram4~1_combout  & ( (\mux6|z[4]~36_combout  & \mux6|z[0]~6_combout ) ) ) ) # ( !\mux6|z[0]~5_combout  & ( !\image_process|ram4~1_combout  & ( (!\mux6|z[0]~6_combout  & (\mux6|z[4]~35_combout )) # 
// (\mux6|z[0]~6_combout  & ((\mux6|z[4]~34_combout ))) ) ) )

	.dataa(!\mux6|z[4]~35_combout ),
	.datab(!\mux6|z[4]~36_combout ),
	.datac(!\mux6|z[0]~6_combout ),
	.datad(!\mux6|z[4]~34_combout ),
	.datae(!\mux6|z[0]~5_combout ),
	.dataf(!\image_process|ram4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[4]~37 .extended_lut = "off";
defparam \mux6|z[4]~37 .lut_mask = 64'h505F030303030303;
defparam \mux6|z[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N36
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout )) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ) ) ) ) # ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout )) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ) ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h000F3535F0FF3535;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[4]~21_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N57
cyclonev_lcell_comb \mux6|z[4]~33 (
// Equation(s):
// \mux6|z[4]~33_combout  = ( \mux6|z[0]~0_combout  & ( ((!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout )) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ) ) ) # ( !\mux6|z[0]~0_combout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datae(gnd),
	.dataf(!\mux6|z[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[4]~33 .extended_lut = "off";
defparam \mux6|z[4]~33 .lut_mask = 64'h0A0A0A0A0AFF0AFF;
defparam \mux6|z[4]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y27_N12
cyclonev_lcell_comb \mux6|z[4]~38 (
// Equation(s):
// \mux6|z[4]~38_combout  = ( \mux6|z[4]~33_combout  & ( \image_controller|mux3|z[4]~40_combout  & ( ((\mux6|z[0]~3_combout  & \mux6|z[4]~37_combout )) # (\mux6|z[0]~4_combout ) ) ) ) # ( !\mux6|z[4]~33_combout  & ( \image_controller|mux3|z[4]~40_combout  & 
// ( (\mux6|z[0]~3_combout  & ((\mux6|z[0]~4_combout ) # (\mux6|z[4]~37_combout ))) ) ) ) # ( \mux6|z[4]~33_combout  & ( !\image_controller|mux3|z[4]~40_combout  & ( (!\mux6|z[0]~3_combout  & (((\mux6|z[0]~4_combout )))) # (\mux6|z[0]~3_combout  & 
// ((!\mux6|z[0]~4_combout  & (\mux6|z[4]~37_combout )) # (\mux6|z[0]~4_combout  & ((\image_controller|mux3|z[4]~43_combout ))))) ) ) ) # ( !\mux6|z[4]~33_combout  & ( !\image_controller|mux3|z[4]~40_combout  & ( (\mux6|z[0]~3_combout  & 
// ((!\mux6|z[0]~4_combout  & (\mux6|z[4]~37_combout )) # (\mux6|z[0]~4_combout  & ((\image_controller|mux3|z[4]~43_combout ))))) ) ) )

	.dataa(!\mux6|z[0]~3_combout ),
	.datab(!\mux6|z[4]~37_combout ),
	.datac(!\image_controller|mux3|z[4]~43_combout ),
	.datad(!\mux6|z[0]~4_combout ),
	.datae(!\mux6|z[4]~33_combout ),
	.dataf(!\image_controller|mux3|z[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[4]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[4]~38 .extended_lut = "off";
defparam \mux6|z[4]~38 .lut_mask = 64'h110511AF115511FF;
defparam \mux6|z[4]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \CPU|rf|rd3[5]~22 (
// Equation(s):
// \CPU|rf|rd3[5]~22_combout  = ( \im|Mux15~3_combout  & ( \im|Mux16~4_combout  & ( \CPU|rf|rf[3][5]~q  ) ) ) # ( !\im|Mux15~3_combout  & ( \im|Mux16~4_combout  & ( \CPU|rf|rf[1][5]~q  ) ) ) # ( \im|Mux15~3_combout  & ( !\im|Mux16~4_combout  & ( 
// \CPU|rf|rf[2][5]~q  ) ) ) # ( !\im|Mux15~3_combout  & ( !\im|Mux16~4_combout  & ( \CPU|rf|rf[0][5]~q  ) ) )

	.dataa(!\CPU|rf|rf[0][5]~q ),
	.datab(!\CPU|rf|rf[3][5]~q ),
	.datac(!\CPU|rf|rf[1][5]~q ),
	.datad(!\CPU|rf|rf[2][5]~q ),
	.datae(!\im|Mux15~3_combout ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[5]~22 .extended_lut = "off";
defparam \CPU|rf|rd3[5]~22 .lut_mask = 64'h555500FF0F0F3333;
defparam \CPU|rf|rd3[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \CPU|rf|rd3[5]~24 (
// Equation(s):
// \CPU|rf|rd3[5]~24_combout  = ( \CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[10][5]~q  ) ) ) # ( !\CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[8][5]~q  ) ) ) # ( \CPU|rf|rd3[7]~2_combout  & ( 
// !\CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[9][5]~q  ) ) )

	.dataa(!\CPU|rf|rf[10][5]~q ),
	.datab(!\CPU|rf|rf[8][5]~q ),
	.datac(gnd),
	.datad(!\CPU|rf|rf[9][5]~q ),
	.datae(!\CPU|rf|rd3[7]~2_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[5]~24 .extended_lut = "off";
defparam \CPU|rf|rd3[5]~24 .lut_mask = 64'h000000FF33335555;
defparam \CPU|rf|rd3[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N42
cyclonev_lcell_comb \CPU|rf|rd3[5]~23 (
// Equation(s):
// \CPU|rf|rd3[5]~23_combout  = ( \CPU|rf|rf[5][5]~q  & ( \im|Mux16~4_combout  & ( (!\im|Mux15~3_combout ) # (\CPU|rf|rf[7][5]~q ) ) ) ) # ( !\CPU|rf|rf[5][5]~q  & ( \im|Mux16~4_combout  & ( (\CPU|rf|rf[7][5]~q  & \im|Mux15~3_combout ) ) ) ) # ( 
// \CPU|rf|rf[5][5]~q  & ( !\im|Mux16~4_combout  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[4][5]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[6][5]~q )) ) ) ) # ( !\CPU|rf|rf[5][5]~q  & ( !\im|Mux16~4_combout  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[4][5]~q 
// ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[6][5]~q )) ) ) )

	.dataa(!\CPU|rf|rf[6][5]~q ),
	.datab(!\CPU|rf|rf[7][5]~q ),
	.datac(!\im|Mux15~3_combout ),
	.datad(!\CPU|rf|rf[4][5]~q ),
	.datae(!\CPU|rf|rf[5][5]~q ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[5]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[5]~23 .extended_lut = "off";
defparam \CPU|rf|rd3[5]~23 .lut_mask = 64'h05F505F50303F3F3;
defparam \CPU|rf|rd3[5]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \CPU|rf|rd3[5]~25 (
// Equation(s):
// \CPU|rf|rd3[5]~25_combout  = ( \im|Mux13~2_combout  & ( \CPU|adder2|generate_N_bit_Adder[5].f|s~combout  & ( (\CPU|rf|rd3[7]~4_combout ) # (\CPU|rf|rd3[5]~24_combout ) ) ) ) # ( !\im|Mux13~2_combout  & ( \CPU|adder2|generate_N_bit_Adder[5].f|s~combout  & 
// ( (!\CPU|rf|rd3[7]~4_combout  & ((\CPU|rf|rd3[5]~23_combout ))) # (\CPU|rf|rd3[7]~4_combout  & (\CPU|rf|rd3[5]~22_combout )) ) ) ) # ( \im|Mux13~2_combout  & ( !\CPU|adder2|generate_N_bit_Adder[5].f|s~combout  & ( (\CPU|rf|rd3[5]~24_combout  & 
// !\CPU|rf|rd3[7]~4_combout ) ) ) ) # ( !\im|Mux13~2_combout  & ( !\CPU|adder2|generate_N_bit_Adder[5].f|s~combout  & ( (!\CPU|rf|rd3[7]~4_combout  & ((\CPU|rf|rd3[5]~23_combout ))) # (\CPU|rf|rd3[7]~4_combout  & (\CPU|rf|rd3[5]~22_combout )) ) ) )

	.dataa(!\CPU|rf|rd3[5]~22_combout ),
	.datab(!\CPU|rf|rd3[5]~24_combout ),
	.datac(!\CPU|rf|rd3[5]~23_combout ),
	.datad(!\CPU|rf|rd3[7]~4_combout ),
	.datae(!\im|Mux13~2_combout ),
	.dataf(!\CPU|adder2|generate_N_bit_Adder[5].f|s~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[5]~25 .extended_lut = "off";
defparam \CPU|rf|rd3[5]~25 .lut_mask = 64'h0F5533000F5533FF;
defparam \CPU|rf|rd3[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N6
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) ) # ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout )) ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N21
cyclonev_lcell_comb \mux6|z[5]~39 (
// Equation(s):
// \mux6|z[5]~39_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]) # ((\mux6|z[0]~0_combout  & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( (\mux6|z[0]~0_combout  & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ) ) )

	.dataa(!\mux6|z[0]~0_combout ),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datae(gnd),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[5]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[5]~39 .extended_lut = "off";
defparam \mux6|z[5]~39 .lut_mask = 64'h00550055CCDDCCDD;
defparam \mux6|z[5]~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N36
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ) ) ) ) # ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N18
cyclonev_lcell_comb \mux6|z[5]~41 (
// Equation(s):
// \mux6|z[5]~41_combout  = (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & (((\mux6|z[0]~9_combout  & \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout )) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ))) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & (\mux6|z[0]~9_combout  & 
// ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~9_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[5]~41 .extended_lut = "off";
defparam \mux6|z[5]~41 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \mux6|z[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N36
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0])))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout  & 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout )))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0])) # (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) ) ) ) # ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout )))) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N36
cyclonev_lcell_comb \mux6|z[5]~42 (
// Equation(s):
// \mux6|z[5]~42_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) # ((\mux6|z[0]~11_combout  & 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout )) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  & ( (\mux6|z[0]~11_combout  & 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~11_combout ),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(gnd),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[5]~42 .extended_lut = "off";
defparam \mux6|z[5]~42 .lut_mask = 64'h0303ABAB0303ABAB;
defparam \mux6|z[5]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N0
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]) # ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout )))) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[5]~25_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N9
cyclonev_lcell_comb \mux6|z[5]~40 (
// Equation(s):
// \mux6|z[5]~40_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout )) # (\mux6|z[0]~7_combout ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~7_combout ),
	.datac(gnd),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w5_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[5]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[5]~40 .extended_lut = "off";
defparam \mux6|z[5]~40 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \mux6|z[5]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N30
cyclonev_lcell_comb \mux6|z[5]~43 (
// Equation(s):
// \mux6|z[5]~43_combout  = ( \mux6|z[5]~40_combout  & ( \image_process|ram4~1_combout  & ( (\mux6|z[5]~42_combout  & \mux6|z[0]~6_combout ) ) ) ) # ( !\mux6|z[5]~40_combout  & ( \image_process|ram4~1_combout  & ( (\mux6|z[5]~42_combout  & 
// \mux6|z[0]~6_combout ) ) ) ) # ( \mux6|z[5]~40_combout  & ( !\image_process|ram4~1_combout  & ( (!\mux6|z[0]~6_combout  & (\mux6|z[5]~41_combout  & ((!\mux6|z[0]~5_combout )))) # (\mux6|z[0]~6_combout  & (((!\mux6|z[0]~5_combout ) # (\mux6|z[5]~42_combout 
// )))) ) ) ) # ( !\mux6|z[5]~40_combout  & ( !\image_process|ram4~1_combout  & ( (!\mux6|z[0]~6_combout  & (\mux6|z[5]~41_combout  & ((!\mux6|z[0]~5_combout )))) # (\mux6|z[0]~6_combout  & (((\mux6|z[5]~42_combout  & \mux6|z[0]~5_combout )))) ) ) )

	.dataa(!\mux6|z[5]~41_combout ),
	.datab(!\mux6|z[5]~42_combout ),
	.datac(!\mux6|z[0]~6_combout ),
	.datad(!\mux6|z[0]~5_combout ),
	.datae(!\mux6|z[5]~40_combout ),
	.dataf(!\image_process|ram4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[5]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[5]~43 .extended_lut = "off";
defparam \mux6|z[5]~43 .lut_mask = 64'h50035F0303030303;
defparam \mux6|z[5]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N0
cyclonev_lcell_comb \mux6|z[5]~44 (
// Equation(s):
// \mux6|z[5]~44_combout  = ( \mux6|z[0]~3_combout  & ( \mux6|z[0]~4_combout  & ( (\image_controller|mux3|z[5]~49_combout ) # (\image_controller|mux3|z[5]~46_combout ) ) ) ) # ( !\mux6|z[0]~3_combout  & ( \mux6|z[0]~4_combout  & ( \mux6|z[5]~39_combout  ) ) 
// ) # ( \mux6|z[0]~3_combout  & ( !\mux6|z[0]~4_combout  & ( \mux6|z[5]~43_combout  ) ) )

	.dataa(!\image_controller|mux3|z[5]~46_combout ),
	.datab(!\image_controller|mux3|z[5]~49_combout ),
	.datac(!\mux6|z[5]~39_combout ),
	.datad(!\mux6|z[5]~43_combout ),
	.datae(!\mux6|z[0]~3_combout ),
	.dataf(!\mux6|z[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[5]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[5]~44 .extended_lut = "off";
defparam \mux6|z[5]~44 .lut_mask = 64'h000000FF0F0F7777;
defparam \mux6|z[5]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N24
cyclonev_lcell_comb \CPU|rf|rd3[6]~28 (
// Equation(s):
// \CPU|rf|rd3[6]~28_combout  = ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[9][6]~q  & ( (!\CPU|rf|rd3[7]~2_combout  & (\CPU|rf|rf[8][6]~q )) # (\CPU|rf|rd3[7]~2_combout  & ((\CPU|rf|rf[10][6]~q ))) ) ) ) # ( !\CPU|rf|Decoder0~0_combout  & ( 
// \CPU|rf|rf[9][6]~q  & ( \CPU|rf|rd3[7]~2_combout  ) ) ) # ( \CPU|rf|Decoder0~0_combout  & ( !\CPU|rf|rf[9][6]~q  & ( (!\CPU|rf|rd3[7]~2_combout  & (\CPU|rf|rf[8][6]~q )) # (\CPU|rf|rd3[7]~2_combout  & ((\CPU|rf|rf[10][6]~q ))) ) ) )

	.dataa(!\CPU|rf|rf[8][6]~q ),
	.datab(gnd),
	.datac(!\CPU|rf|rd3[7]~2_combout ),
	.datad(!\CPU|rf|rf[10][6]~q ),
	.datae(!\CPU|rf|Decoder0~0_combout ),
	.dataf(!\CPU|rf|rf[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[6]~28 .extended_lut = "off";
defparam \CPU|rf|rd3[6]~28 .lut_mask = 64'h0000505F0F0F505F;
defparam \CPU|rf|rd3[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N18
cyclonev_lcell_comb \CPU|rf|rd3[6]~26 (
// Equation(s):
// \CPU|rf|rd3[6]~26_combout  = ( \CPU|rf|rf[0][6]~q  & ( \im|Mux16~4_combout  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][6]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][6]~q )) ) ) ) # ( !\CPU|rf|rf[0][6]~q  & ( \im|Mux16~4_combout  & ( 
// (!\im|Mux15~3_combout  & ((\CPU|rf|rf[1][6]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[3][6]~q )) ) ) ) # ( \CPU|rf|rf[0][6]~q  & ( !\im|Mux16~4_combout  & ( (!\im|Mux15~3_combout ) # (\CPU|rf|rf[2][6]~q ) ) ) ) # ( !\CPU|rf|rf[0][6]~q  & ( 
// !\im|Mux16~4_combout  & ( (\CPU|rf|rf[2][6]~q  & \im|Mux15~3_combout ) ) ) )

	.dataa(!\CPU|rf|rf[2][6]~q ),
	.datab(!\CPU|rf|rf[3][6]~q ),
	.datac(!\im|Mux15~3_combout ),
	.datad(!\CPU|rf|rf[1][6]~q ),
	.datae(!\CPU|rf|rf[0][6]~q ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[6]~26 .extended_lut = "off";
defparam \CPU|rf|rd3[6]~26 .lut_mask = 64'h0505F5F503F303F3;
defparam \CPU|rf|rd3[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N48
cyclonev_lcell_comb \CPU|rf|rd3[6]~27 (
// Equation(s):
// \CPU|rf|rd3[6]~27_combout  = ( \CPU|rf|rf[4][6]~q  & ( \im|Mux16~4_combout  & ( (!\im|Mux15~3_combout  & ((\CPU|rf|rf[5][6]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[7][6]~q )) ) ) ) # ( !\CPU|rf|rf[4][6]~q  & ( \im|Mux16~4_combout  & ( 
// (!\im|Mux15~3_combout  & ((\CPU|rf|rf[5][6]~q ))) # (\im|Mux15~3_combout  & (\CPU|rf|rf[7][6]~q )) ) ) ) # ( \CPU|rf|rf[4][6]~q  & ( !\im|Mux16~4_combout  & ( (!\im|Mux15~3_combout ) # (\CPU|rf|rf[6][6]~q ) ) ) ) # ( !\CPU|rf|rf[4][6]~q  & ( 
// !\im|Mux16~4_combout  & ( (\im|Mux15~3_combout  & \CPU|rf|rf[6][6]~q ) ) ) )

	.dataa(!\im|Mux15~3_combout ),
	.datab(!\CPU|rf|rf[6][6]~q ),
	.datac(!\CPU|rf|rf[7][6]~q ),
	.datad(!\CPU|rf|rf[5][6]~q ),
	.datae(!\CPU|rf|rf[4][6]~q ),
	.dataf(!\im|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[6]~27 .extended_lut = "off";
defparam \CPU|rf|rd3[6]~27 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \CPU|rf|rd3[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y24_N0
cyclonev_lcell_comb \CPU|rf|rd3[6]~29 (
// Equation(s):
// \CPU|rf|rd3[6]~29_combout  = ( \CPU|rf|rd3[6]~26_combout  & ( \CPU|rf|rd3[6]~27_combout  & ( (!\im|Mux13~2_combout ) # ((!\CPU|rf|rd3[7]~4_combout  & ((\CPU|rf|rd3[6]~28_combout ))) # (\CPU|rf|rd3[7]~4_combout  & 
// (\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ))) ) ) ) # ( !\CPU|rf|rd3[6]~26_combout  & ( \CPU|rf|rd3[6]~27_combout  & ( (!\im|Mux13~2_combout  & (((!\CPU|rf|rd3[7]~4_combout )))) # (\im|Mux13~2_combout  & ((!\CPU|rf|rd3[7]~4_combout  & 
// ((\CPU|rf|rd3[6]~28_combout ))) # (\CPU|rf|rd3[7]~4_combout  & (\CPU|adder2|generate_N_bit_Adder[6].f|s~combout )))) ) ) ) # ( \CPU|rf|rd3[6]~26_combout  & ( !\CPU|rf|rd3[6]~27_combout  & ( (!\im|Mux13~2_combout  & (((\CPU|rf|rd3[7]~4_combout )))) # 
// (\im|Mux13~2_combout  & ((!\CPU|rf|rd3[7]~4_combout  & ((\CPU|rf|rd3[6]~28_combout ))) # (\CPU|rf|rd3[7]~4_combout  & (\CPU|adder2|generate_N_bit_Adder[6].f|s~combout )))) ) ) ) # ( !\CPU|rf|rd3[6]~26_combout  & ( !\CPU|rf|rd3[6]~27_combout  & ( 
// (\im|Mux13~2_combout  & ((!\CPU|rf|rd3[7]~4_combout  & ((\CPU|rf|rd3[6]~28_combout ))) # (\CPU|rf|rd3[7]~4_combout  & (\CPU|adder2|generate_N_bit_Adder[6].f|s~combout )))) ) ) )

	.dataa(!\CPU|adder2|generate_N_bit_Adder[6].f|s~combout ),
	.datab(!\CPU|rf|rd3[6]~28_combout ),
	.datac(!\im|Mux13~2_combout ),
	.datad(!\CPU|rf|rd3[7]~4_combout ),
	.datae(!\CPU|rf|rd3[6]~26_combout ),
	.dataf(!\CPU|rf|rd3[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[6]~29 .extended_lut = "off";
defparam \CPU|rf|rd3[6]~29 .lut_mask = 64'h030503F5F305F3F5;
defparam \CPU|rf|rd3[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N12
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) ) ) # ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ))) ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N42
cyclonev_lcell_comb \mux6|z[6]~45 (
// Equation(s):
// \mux6|z[6]~45_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]) # ((\mux6|z[0]~0_combout  & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( (\mux6|z[0]~0_combout  & 
// \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\mux6|z[0]~0_combout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datae(gnd),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[6]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[6]~45 .extended_lut = "off";
defparam \mux6|z[6]~45 .lut_mask = 64'h000F000FAAAFAAAF;
defparam \mux6|z[6]~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y19_N54
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N48
cyclonev_lcell_comb \mux6|z[6]~47 (
// Equation(s):
// \mux6|z[6]~47_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]) # ((\mux6|z[0]~9_combout  & 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  & ( (\mux6|z[0]~9_combout  & 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~9_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[6]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[6]~47 .extended_lut = "off";
defparam \mux6|z[6]~47 .lut_mask = 64'h03030303ABABABAB;
defparam \mux6|z[6]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y15_N15
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])) # (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (((\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])) # (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  & 
// ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout )))) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  & ((!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N36
cyclonev_lcell_comb \mux6|z[6]~46 (
// Equation(s):
// \mux6|z[6]~46_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( (\mux6|z[0]~7_combout  & \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ) ) ) # ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & ( ((\mux6|z[0]~7_combout  & \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout )) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ) ) )

	.dataa(!\mux6|z[0]~7_combout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[6]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[6]~46 .extended_lut = "off";
defparam \mux6|z[6]~46 .lut_mask = 64'h1F1F1F1F11111111;
defparam \mux6|z[6]~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[6]~29_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N6
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout )))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( 
// \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout  & 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]))) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (((\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0])) # (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout )))) ) ) ) # ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ))))) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N3
cyclonev_lcell_comb \mux6|z[6]~48 (
// Equation(s):
// \mux6|z[6]~48_combout  = (!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout  & (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// (\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ))) # (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout  & (((!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout )) # (\mux6|z[0]~11_combout )))

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w6_n0_mux_dataout~0_combout ),
	.datad(!\mux6|z[0]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[6]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[6]~48 .extended_lut = "off";
defparam \mux6|z[6]~48 .lut_mask = 64'h0C5D0C5D0C5D0C5D;
defparam \mux6|z[6]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N6
cyclonev_lcell_comb \mux6|z[6]~49 (
// Equation(s):
// \mux6|z[6]~49_combout  = ( \mux6|z[6]~46_combout  & ( \mux6|z[6]~48_combout  & ( ((\mux6|z[6]~47_combout  & (!\mux6|z[0]~5_combout  & !\image_process|ram4~1_combout ))) # (\mux6|z[0]~6_combout ) ) ) ) # ( !\mux6|z[6]~46_combout  & ( \mux6|z[6]~48_combout  
// & ( (!\mux6|z[0]~5_combout  & ((!\image_process|ram4~1_combout  & (\mux6|z[6]~47_combout  & !\mux6|z[0]~6_combout )) # (\image_process|ram4~1_combout  & ((\mux6|z[0]~6_combout ))))) # (\mux6|z[0]~5_combout  & (((\mux6|z[0]~6_combout )))) ) ) ) # ( 
// \mux6|z[6]~46_combout  & ( !\mux6|z[6]~48_combout  & ( (!\mux6|z[0]~5_combout  & (!\image_process|ram4~1_combout  & ((\mux6|z[0]~6_combout ) # (\mux6|z[6]~47_combout )))) ) ) ) # ( !\mux6|z[6]~46_combout  & ( !\mux6|z[6]~48_combout  & ( 
// (\mux6|z[6]~47_combout  & (!\mux6|z[0]~5_combout  & (!\image_process|ram4~1_combout  & !\mux6|z[0]~6_combout ))) ) ) )

	.dataa(!\mux6|z[6]~47_combout ),
	.datab(!\mux6|z[0]~5_combout ),
	.datac(!\image_process|ram4~1_combout ),
	.datad(!\mux6|z[0]~6_combout ),
	.datae(!\mux6|z[6]~46_combout ),
	.dataf(!\mux6|z[6]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[6]~49 .extended_lut = "off";
defparam \mux6|z[6]~49 .lut_mask = 64'h400040C0403F40FF;
defparam \mux6|z[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N9
cyclonev_lcell_comb \mux6|z[6]~50 (
// Equation(s):
// \mux6|z[6]~50_combout  = ( \mux6|z[0]~3_combout  & ( \image_controller|mux3|z[6]~52_combout  & ( (\mux6|z[0]~4_combout ) # (\mux6|z[6]~49_combout ) ) ) ) # ( !\mux6|z[0]~3_combout  & ( \image_controller|mux3|z[6]~52_combout  & ( (\mux6|z[6]~45_combout  & 
// \mux6|z[0]~4_combout ) ) ) ) # ( \mux6|z[0]~3_combout  & ( !\image_controller|mux3|z[6]~52_combout  & ( (!\mux6|z[0]~4_combout  & ((\mux6|z[6]~49_combout ))) # (\mux6|z[0]~4_combout  & (\image_controller|mux3|z[6]~55_combout )) ) ) ) # ( 
// !\mux6|z[0]~3_combout  & ( !\image_controller|mux3|z[6]~52_combout  & ( (\mux6|z[6]~45_combout  & \mux6|z[0]~4_combout ) ) ) )

	.dataa(!\mux6|z[6]~45_combout ),
	.datab(!\image_controller|mux3|z[6]~55_combout ),
	.datac(!\mux6|z[6]~49_combout ),
	.datad(!\mux6|z[0]~4_combout ),
	.datae(!\mux6|z[0]~3_combout ),
	.dataf(!\image_controller|mux3|z[6]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[6]~50 .extended_lut = "off";
defparam \mux6|z[6]~50 .lut_mask = 64'h00550F3300550FFF;
defparam \mux6|z[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N27
cyclonev_lcell_comb \CPU|rf|rd3[7]~32 (
// Equation(s):
// \CPU|rf|rd3[7]~32_combout  = ( \CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[10][7]~q  ) ) ) # ( !\CPU|rf|rd3[7]~2_combout  & ( \CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[8][7]~q  ) ) ) # ( \CPU|rf|rd3[7]~2_combout  & ( 
// !\CPU|rf|Decoder0~0_combout  & ( \CPU|rf|rf[9][7]~q  ) ) )

	.dataa(!\CPU|rf|rf[10][7]~q ),
	.datab(gnd),
	.datac(!\CPU|rf|rf[8][7]~q ),
	.datad(!\CPU|rf|rf[9][7]~q ),
	.datae(!\CPU|rf|rd3[7]~2_combout ),
	.dataf(!\CPU|rf|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[7]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[7]~32 .extended_lut = "off";
defparam \CPU|rf|rd3[7]~32 .lut_mask = 64'h000000FF0F0F5555;
defparam \CPU|rf|rd3[7]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N45
cyclonev_lcell_comb \CPU|rf|rd3[7]~30 (
// Equation(s):
// \CPU|rf|rd3[7]~30_combout  = ( \CPU|rf|rf[3][7]~q  & ( \im|Mux15~3_combout  & ( (\CPU|rf|rf[2][7]~q ) # (\im|Mux16~4_combout ) ) ) ) # ( !\CPU|rf|rf[3][7]~q  & ( \im|Mux15~3_combout  & ( (!\im|Mux16~4_combout  & \CPU|rf|rf[2][7]~q ) ) ) ) # ( 
// \CPU|rf|rf[3][7]~q  & ( !\im|Mux15~3_combout  & ( (!\im|Mux16~4_combout  & ((\CPU|rf|rf[0][7]~q ))) # (\im|Mux16~4_combout  & (\CPU|rf|rf[1][7]~q )) ) ) ) # ( !\CPU|rf|rf[3][7]~q  & ( !\im|Mux15~3_combout  & ( (!\im|Mux16~4_combout  & ((\CPU|rf|rf[0][7]~q 
// ))) # (\im|Mux16~4_combout  & (\CPU|rf|rf[1][7]~q )) ) ) )

	.dataa(!\im|Mux16~4_combout ),
	.datab(!\CPU|rf|rf[1][7]~q ),
	.datac(!\CPU|rf|rf[2][7]~q ),
	.datad(!\CPU|rf|rf[0][7]~q ),
	.datae(!\CPU|rf|rf[3][7]~q ),
	.dataf(!\im|Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[7]~30 .extended_lut = "off";
defparam \CPU|rf|rd3[7]~30 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \CPU|rf|rd3[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y26_N12
cyclonev_lcell_comb \CPU|rf|rd3[7]~31 (
// Equation(s):
// \CPU|rf|rd3[7]~31_combout  = ( \CPU|rf|rf[6][7]~q  & ( \CPU|rf|rf[4][7]~q  & ( (!\im|Mux16~4_combout ) # ((!\im|Mux15~3_combout  & (\CPU|rf|rf[5][7]~q )) # (\im|Mux15~3_combout  & ((\CPU|rf|rf[7][7]~q )))) ) ) ) # ( !\CPU|rf|rf[6][7]~q  & ( 
// \CPU|rf|rf[4][7]~q  & ( (!\im|Mux16~4_combout  & (((!\im|Mux15~3_combout )))) # (\im|Mux16~4_combout  & ((!\im|Mux15~3_combout  & (\CPU|rf|rf[5][7]~q )) # (\im|Mux15~3_combout  & ((\CPU|rf|rf[7][7]~q ))))) ) ) ) # ( \CPU|rf|rf[6][7]~q  & ( 
// !\CPU|rf|rf[4][7]~q  & ( (!\im|Mux16~4_combout  & (((\im|Mux15~3_combout )))) # (\im|Mux16~4_combout  & ((!\im|Mux15~3_combout  & (\CPU|rf|rf[5][7]~q )) # (\im|Mux15~3_combout  & ((\CPU|rf|rf[7][7]~q ))))) ) ) ) # ( !\CPU|rf|rf[6][7]~q  & ( 
// !\CPU|rf|rf[4][7]~q  & ( (\im|Mux16~4_combout  & ((!\im|Mux15~3_combout  & (\CPU|rf|rf[5][7]~q )) # (\im|Mux15~3_combout  & ((\CPU|rf|rf[7][7]~q ))))) ) ) )

	.dataa(!\CPU|rf|rf[5][7]~q ),
	.datab(!\CPU|rf|rf[7][7]~q ),
	.datac(!\im|Mux16~4_combout ),
	.datad(!\im|Mux15~3_combout ),
	.datae(!\CPU|rf|rf[6][7]~q ),
	.dataf(!\CPU|rf|rf[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[7]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[7]~31 .extended_lut = "off";
defparam \CPU|rf|rd3[7]~31 .lut_mask = 64'h050305F3F503F5F3;
defparam \CPU|rf|rd3[7]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N48
cyclonev_lcell_comb \CPU|rf|rd3[7]~33 (
// Equation(s):
// \CPU|rf|rd3[7]~33_combout  = ( \im|Mux13~2_combout  & ( \CPU|rf|rd3[7]~31_combout  & ( (!\CPU|rf|rd3[7]~4_combout  & (\CPU|rf|rd3[7]~32_combout )) # (\CPU|rf|rd3[7]~4_combout  & ((\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ))) ) ) ) # ( 
// !\im|Mux13~2_combout  & ( \CPU|rf|rd3[7]~31_combout  & ( (!\CPU|rf|rd3[7]~4_combout ) # (\CPU|rf|rd3[7]~30_combout ) ) ) ) # ( \im|Mux13~2_combout  & ( !\CPU|rf|rd3[7]~31_combout  & ( (!\CPU|rf|rd3[7]~4_combout  & (\CPU|rf|rd3[7]~32_combout )) # 
// (\CPU|rf|rd3[7]~4_combout  & ((\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ))) ) ) ) # ( !\im|Mux13~2_combout  & ( !\CPU|rf|rd3[7]~31_combout  & ( (\CPU|rf|rd3[7]~30_combout  & \CPU|rf|rd3[7]~4_combout ) ) ) )

	.dataa(!\CPU|rf|rd3[7]~32_combout ),
	.datab(!\CPU|rf|rd3[7]~30_combout ),
	.datac(!\CPU|rf|rd3[7]~4_combout ),
	.datad(!\CPU|adder2|generate_N_bit_Adder[7].f|s~combout ),
	.datae(!\im|Mux13~2_combout ),
	.dataf(!\CPU|rf|rd3[7]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|rf|rd3[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|rf|rd3[7]~33 .extended_lut = "off";
defparam \CPU|rf|rd3[7]~33 .lut_mask = 64'h0303505FF3F3505F;
defparam \CPU|rf|rd3[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N18
cyclonev_lcell_comb \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( 
// (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( \image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1] & \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\image_process|image3|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~2_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add1~33_sumout ,\image_process|Add1~29_sumout ,\image_process|Add1~25_sumout ,\image_process|Add1~21_sumout ,\image_process|Add1~17_sumout ,\image_process|Add1~13_sumout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image3|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 40000;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y14_N6
cyclonev_lcell_comb \mux6|z[7]~52 (
// Equation(s):
// \mux6|z[7]~52_combout  = (!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & (((\mux6|z[0]~7_combout  & \image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout )) # 
// (\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ))) # (\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2] & (\mux6|z[0]~7_combout  & 
// ((\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ))))

	.dataa(!\image_process|image3|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~7_combout ),
	.datac(!\image_process|image3|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datad(!\image_process|image3|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[7]~52 .extended_lut = "off";
defparam \mux6|z[7]~52 .lut_mask = 64'h0A3B0A3B0A3B0A3B;
defparam \mux6|z[7]~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N12
cyclonev_lcell_comb \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout )) # (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) # (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ) ) ) ) # ( \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout )) # 
// (\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0] & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout  & \image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]) ) ) )

	.dataa(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\image_process|image2|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~5_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add0~37_sumout ,\image_process|Add0~33_sumout ,\image_process|Add0~29_sumout ,\image_process|Add0~25_sumout ,\image_process|Add0~21_sumout ,\image_process|Add0~17_sumout ,\image_process|Add0~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image2|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 40000;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y19_N18
cyclonev_lcell_comb \mux6|z[7]~54 (
// Equation(s):
// \mux6|z[7]~54_combout  = ( \mux6|z[0]~11_combout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  ) ) # ( !\mux6|z[0]~11_combout  & ( \image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// (\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( \mux6|z[0]~11_combout  & ( 
// !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\mux6|z[0]~11_combout  & ( !\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  & 
// !\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(gnd),
	.datab(!\image_process|image2|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(!\image_process|image2|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\mux6|z[0]~11_combout ),
	.dataf(!\image_process|image2|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[7]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[7]~54 .extended_lut = "off";
defparam \mux6|z[7]~54 .lut_mask = 64'h330033003300FFFF;
defparam \mux6|z[7]~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N24
cyclonev_lcell_comb \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// ((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout )))) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ))))) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (((\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ))))) # 
// (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & (((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0] & ((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & 
// (\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1] & ((\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ))))) ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\image_process|image1|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~4_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\mux7|z[12]~6_combout ,\mux7|z[11]~4_combout ,\mux7|z[10]~5_combout ,\mux7|z[9]~17_combout ,\mux7|z[8]~9_combout ,\mux7|z[7]~8_combout ,\mux7|z[6]~16_combout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,
\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image1|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 40000;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N21
cyclonev_lcell_comb \mux6|z[7]~53 (
// Equation(s):
// \mux6|z[7]~53_combout  = ( \image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( ((!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout )) # (\mux6|z[0]~9_combout ) ) ) # ( !\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image1|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\mux6|z[0]~9_combout ),
	.datac(!\image_process|image1|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\image_process|image1|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[7]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[7]~53 .extended_lut = "off";
defparam \mux6|z[7]~53 .lut_mask = 64'h0A0A0A0A3B3B3B3B;
defparam \mux6|z[7]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y20_N0
cyclonev_lcell_comb \mux6|z[7]~55 (
// Equation(s):
// \mux6|z[7]~55_combout  = ( \mux6|z[7]~53_combout  & ( \image_process|ram4~1_combout  & ( (\mux6|z[0]~6_combout  & \mux6|z[7]~54_combout ) ) ) ) # ( !\mux6|z[7]~53_combout  & ( \image_process|ram4~1_combout  & ( (\mux6|z[0]~6_combout  & 
// \mux6|z[7]~54_combout ) ) ) ) # ( \mux6|z[7]~53_combout  & ( !\image_process|ram4~1_combout  & ( (!\mux6|z[0]~6_combout  & (!\mux6|z[0]~5_combout )) # (\mux6|z[0]~6_combout  & ((!\mux6|z[0]~5_combout  & (\mux6|z[7]~52_combout )) # (\mux6|z[0]~5_combout  & 
// ((\mux6|z[7]~54_combout ))))) ) ) ) # ( !\mux6|z[7]~53_combout  & ( !\image_process|ram4~1_combout  & ( (\mux6|z[0]~6_combout  & ((!\mux6|z[0]~5_combout  & (\mux6|z[7]~52_combout )) # (\mux6|z[0]~5_combout  & ((\mux6|z[7]~54_combout ))))) ) ) )

	.dataa(!\mux6|z[0]~6_combout ),
	.datab(!\mux6|z[0]~5_combout ),
	.datac(!\mux6|z[7]~52_combout ),
	.datad(!\mux6|z[7]~54_combout ),
	.datae(!\mux6|z[7]~53_combout ),
	.dataf(!\image_process|ram4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[7]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[7]~55 .extended_lut = "off";
defparam \mux6|z[7]~55 .lut_mask = 64'h04158C9D00550055;
defparam \mux6|z[7]~55 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode392w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode362w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode372w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode382w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\image_process|image4|RAM_rtl_0|auto_generated|decode2|w_anode345w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\image_process|comb~0_combout ),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\CPU|rf|rd3[7]~33_combout }),
	.portaaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\image_process|Add2~37_sumout ,\image_process|Add2~33_sumout ,\image_process|Add2~29_sumout ,\image_process|Add2~25_sumout ,\image_process|Add2~21_sumout ,\image_process|Add2~17_sumout ,\image_process|Add2~13_sumout ,\mux7|z[5]~15_combout ,\mux7|z[4]~14_combout ,
\mux7|z[3]~13_combout ,\mux7|z[2]~12_combout ,\mux7|z[1]~11_combout ,\mux7|z[0]~10_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "image_memory_controller_process:image_process|image_memory3:image4|altsyncram:RAM_rtl_0|altsyncram_29q1:auto_generated|ALTSYNCRAM";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 40000;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y25_N15
cyclonev_lcell_comb \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout  = ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & 
// ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( \image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) # (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout )) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0] & ((\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1] & ( 
// !\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout  & \image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datab(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0055330FFF55330F;
defparam \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N45
cyclonev_lcell_comb \mux6|z[7]~51 (
// Equation(s):
// \mux6|z[7]~51_combout  = ( \mux6|z[0]~0_combout  & ( ((!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout )) # 
// (\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ) ) ) # ( !\mux6|z[0]~0_combout  & ( (!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2] & 
// \image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ) ) )

	.dataa(!\image_process|image4|RAM_rtl_0|auto_generated|address_reg_b [2]),
	.datab(gnd),
	.datac(!\image_process|image4|RAM_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\image_process|image4|RAM_rtl_0|auto_generated|mux3|l2_w7_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\mux6|z[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[7]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[7]~51 .extended_lut = "off";
defparam \mux6|z[7]~51 .lut_mask = 64'h00AA00AA0FAF0FAF;
defparam \mux6|z[7]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y28_N36
cyclonev_lcell_comb \mux6|z[7]~56 (
// Equation(s):
// \mux6|z[7]~56_combout  = ( \image_controller|mux3|z[7]~61_combout  & ( \mux6|z[0]~4_combout  & ( (\mux6|z[7]~51_combout ) # (\mux6|z[0]~3_combout ) ) ) ) # ( !\image_controller|mux3|z[7]~61_combout  & ( \mux6|z[0]~4_combout  & ( (!\mux6|z[0]~3_combout  & 
// ((\mux6|z[7]~51_combout ))) # (\mux6|z[0]~3_combout  & (\image_controller|mux3|z[7]~58_combout )) ) ) ) # ( \image_controller|mux3|z[7]~61_combout  & ( !\mux6|z[0]~4_combout  & ( (\mux6|z[0]~3_combout  & \mux6|z[7]~55_combout ) ) ) ) # ( 
// !\image_controller|mux3|z[7]~61_combout  & ( !\mux6|z[0]~4_combout  & ( (\mux6|z[0]~3_combout  & \mux6|z[7]~55_combout ) ) ) )

	.dataa(!\mux6|z[0]~3_combout ),
	.datab(!\image_controller|mux3|z[7]~58_combout ),
	.datac(!\mux6|z[7]~55_combout ),
	.datad(!\mux6|z[7]~51_combout ),
	.datae(!\image_controller|mux3|z[7]~61_combout ),
	.dataf(!\mux6|z[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux6|z[7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux6|z[7]~56 .extended_lut = "off";
defparam \mux6|z[7]~56 .lut_mask = 64'h0505050511BB55FF;
defparam \mux6|z[7]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
