============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue Jul  2 15:39:36 2024

   Run on =     LMZS
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 335 feed throughs used by 213 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  8.234615s wall, 6.484375s user + 0.171875s system = 6.656250s CPU (80.8%)

RUN-1004 : used memory is 788 MB, reserved memory is 781 MB, peak memory is 839 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.423478s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 838 MB, reserved memory is 814 MB, peak memory is 856 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.646404s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.1%)

RUN-1004 : used memory is 838 MB, reserved memory is 814 MB, peak memory is 856 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.145778s wall, 0.062500s user + 0.156250s system = 0.218750s CPU (3.1%)

RUN-1004 : used memory is 834 MB, reserved memory is 810 MB, peak memory is 856 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.356601s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (4.2%)

RUN-1004 : used memory is 834 MB, reserved memory is 810 MB, peak memory is 856 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/syn_1
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 394 feed throughs used by 245 nets
USR-8133 ERROR: No register match the pattern:  sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/wr_to_rd_cross_inst/primary_addr_gray_reg[*].
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  5.521924s wall, 2.953125s user + 0.281250s system = 3.234375s CPU (58.6%)

RUN-1004 : used memory is 797 MB, reserved memory is 846 MB, peak memory is 856 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.501287s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.3%)

RUN-1004 : used memory is 840 MB, reserved memory is 880 MB, peak memory is 857 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.725714s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (3.2%)

RUN-1004 : used memory is 840 MB, reserved memory is 880 MB, peak memory is 857 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 347 feed throughs used by 246 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  5.169945s wall, 4.687500s user + 0.250000s system = 4.937500s CPU (95.5%)

RUN-1004 : used memory is 833 MB, reserved memory is 883 MB, peak memory is 892 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.643049s wall, 0.093750s user + 0.234375s system = 0.328125s CPU (4.3%)

RUN-1004 : used memory is 870 MB, reserved memory is 919 MB, peak memory is 892 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.865982s wall, 0.171875s user + 0.250000s system = 0.421875s CPU (5.4%)

RUN-1004 : used memory is 870 MB, reserved memory is 919 MB, peak memory is 892 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(105)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 335 feed throughs used by 213 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  5.182831s wall, 4.406250s user + 0.156250s system = 4.562500s CPU (88.0%)

RUN-1004 : used memory is 891 MB, reserved memory is 938 MB, peak memory is 898 MB
