# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_adders_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ece385git/lab4/lab4_adders {C:/ece385git/lab4/lab4_adders/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:26 on Feb 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385git/lab4/lab4_adders" C:/ece385git/lab4/lab4_adders/ripple_adder.sv 
# -- Compiling module ripple_adder
# -- Compiling module four_bit_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 18:05:26 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385git/lab4/lab4_adders {C:/ece385git/lab4/lab4_adders/hexdriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:26 on Feb 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385git/lab4/lab4_adders" C:/ece385git/lab4/lab4_adders/hexdriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:05:26 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385git/lab4/lab4_adders {C:/ece385git/lab4/lab4_adders/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:05:27 on Feb 13,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385git/lab4/lab4_adders" C:/ece385git/lab4/lab4_adders/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 18:05:27 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.lab4_adders_toplevel
# vsim work.lab4_adders_toplevel 
# Start time: 18:06:47 on Feb 13,2020
# Loading sv_std.std
# Loading work.lab4_adders_toplevel
# Loading work.ripple_adder
# Loading work.four_bit_adder
# Loading work.full_adder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/ece385git/lab4/lab4_adders/ripple_adder.sv(16): [PCDPC] - Port size (1) does not match connection size (32) for port 'cIn'. The port definition is at: C:/ece385git/lab4/lab4_adders/ripple_adder.sv(26).
#    Time: 0 ps  Iteration: 0  Instance: /lab4_adders_toplevel/ripple_adder_inst/FA0 File: C:/ece385git/lab4/lab4_adders/ripple_adder.sv
# End time: 18:07:15 on Feb 13,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
