<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="mbdesign_mig_7series_0_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_mig_7series_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_lmb_bram_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_microblaze_0_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_mdm_1_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_clk_wiz_1_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_clk_wiz_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_microblaze_0_axi_intc_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_rst_mig_7series_0_81M_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_rst_mig_7series_0_81M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_axi_ethernetlite_0_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_axi_ethernetlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_axi_timer_0_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mbdesign_axi_smc_0_synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/mbdesign_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="mbdesign_mig_7series_0_0_synth_1"/>
		<Parent Id="mbdesign_lmb_bram_0_synth_1"/>
		<Parent Id="mbdesign_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="mbdesign_microblaze_0_0_synth_1"/>
		<Parent Id="mbdesign_mdm_1_0_synth_1"/>
		<Parent Id="mbdesign_clk_wiz_1_0_synth_1"/>
		<Parent Id="mbdesign_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="mbdesign_rst_mig_7series_0_81M_0_synth_1"/>
		<Parent Id="mbdesign_axi_ethernetlite_0_0_synth_1"/>
		<Parent Id="mbdesign_axi_timer_0_0_synth_1"/>
		<Parent Id="mbdesign_axi_smc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/utkar/majorproject/majorproject.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="mbdesign_mig_7series_0_0_synth_1"/>
		<Parent Id="mbdesign_lmb_bram_0_synth_1"/>
		<Parent Id="mbdesign_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="mbdesign_microblaze_0_0_synth_1"/>
		<Parent Id="mbdesign_mdm_1_0_synth_1"/>
		<Parent Id="mbdesign_clk_wiz_1_0_synth_1"/>
		<Parent Id="mbdesign_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="mbdesign_rst_mig_7series_0_81M_0_synth_1"/>
		<Parent Id="mbdesign_axi_ethernetlite_0_0_synth_1"/>
		<Parent Id="mbdesign_axi_timer_0_0_synth_1"/>
		<Parent Id="mbdesign_axi_smc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

