-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\LTE_MIB_H_ip_src_Vector_Decimator.vhd
-- Created: 2022-05-23 17:26:55
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_Vector_Decimator
-- Source Path: zynqRadioHWSWLTEMIBDetectorRFSoC2x2/LTE_MIB_HDL/Preprocessor/Vector Decimator
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY LTE_MIB_H_ip_src_Vector_Decimator IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataI_in                          :   IN    std_logic_vector(127 DOWNTO 0);  -- ufix128
        dataQ_in                          :   IN    std_logic_vector(127 DOWNTO 0);  -- ufix128
        validIn_I                         :   IN    std_logic;
        validIn_Q                         :   IN    std_logic;
        dataOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        dataOut_im                        :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
        );
END LTE_MIB_H_ip_src_Vector_Decimator;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_Vector_Decimator IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_ADC_To_Vector_Q
    PORT( packed_in                       :   IN    std_logic_vector(127 DOWNTO 0);  -- ufix128
          Out1_0                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_1                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_2                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_3                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_4                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_5                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_6                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_7                          :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ADC_To_Vector_I
    PORT( packed_in                       :   IN    std_logic_vector(127 DOWNTO 0);  -- ufix128
          Out1_0                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_1                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_2                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_3                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_4                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_5                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_6                          :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          Out1_7                          :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_Decimation
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          din_real_0                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_1                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_2                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_3                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_4                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_5                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_6                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_real_7                      :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_0                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_1                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_2                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_3                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_4                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_5                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_6                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          din_img_7                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          vin_real                        :   IN    std_logic;
          vin_img                         :   IN    std_logic;
          dout_re                         :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dout_im                         :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En15
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_ADC_To_Vector_Q
    USE ENTITY work.LTE_MIB_H_ip_src_ADC_To_Vector_Q(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ADC_To_Vector_I
    USE ENTITY work.LTE_MIB_H_ip_src_ADC_To_Vector_I(rtl);

  FOR ALL : LTE_MIB_H_ip_src_Decimation
    USE ENTITY work.LTE_MIB_H_ip_src_Decimation(rtl);

  -- Signals
  SIGNAL ADC_To_Vector_Q_out1_0           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_1           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_2           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_3           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_4           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_5           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_6           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_Q_out1_7           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_0           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_1           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_2           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_3           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_4           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_5           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_6           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL ADC_To_Vector_I_out1_7           : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Decimation_out1_re               : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Decimation_out1_im               : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL Decimation_out1_re_signed        : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Decimation_out1_im_signed        : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay1_out1_re                   : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL Delay1_out1_im                   : signed(15 DOWNTO 0);  -- sfix16_En15

BEGIN
  u_ADC_To_Vector_Q : LTE_MIB_H_ip_src_ADC_To_Vector_Q
    PORT MAP( packed_in => dataI_in,  -- ufix128
              Out1_0 => ADC_To_Vector_Q_out1_0,  -- sfix16_En15
              Out1_1 => ADC_To_Vector_Q_out1_1,  -- sfix16_En15
              Out1_2 => ADC_To_Vector_Q_out1_2,  -- sfix16_En15
              Out1_3 => ADC_To_Vector_Q_out1_3,  -- sfix16_En15
              Out1_4 => ADC_To_Vector_Q_out1_4,  -- sfix16_En15
              Out1_5 => ADC_To_Vector_Q_out1_5,  -- sfix16_En15
              Out1_6 => ADC_To_Vector_Q_out1_6,  -- sfix16_En15
              Out1_7 => ADC_To_Vector_Q_out1_7  -- sfix16_En15
              );

  u_ADC_To_Vector_I : LTE_MIB_H_ip_src_ADC_To_Vector_I
    PORT MAP( packed_in => dataQ_in,  -- ufix128
              Out1_0 => ADC_To_Vector_I_out1_0,  -- sfix16_En15
              Out1_1 => ADC_To_Vector_I_out1_1,  -- sfix16_En15
              Out1_2 => ADC_To_Vector_I_out1_2,  -- sfix16_En15
              Out1_3 => ADC_To_Vector_I_out1_3,  -- sfix16_En15
              Out1_4 => ADC_To_Vector_I_out1_4,  -- sfix16_En15
              Out1_5 => ADC_To_Vector_I_out1_5,  -- sfix16_En15
              Out1_6 => ADC_To_Vector_I_out1_6,  -- sfix16_En15
              Out1_7 => ADC_To_Vector_I_out1_7  -- sfix16_En15
              );

  u_Decimation : LTE_MIB_H_ip_src_Decimation
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              din_real_0 => ADC_To_Vector_Q_out1_0,  -- sfix16_En15
              din_real_1 => ADC_To_Vector_Q_out1_1,  -- sfix16_En15
              din_real_2 => ADC_To_Vector_Q_out1_2,  -- sfix16_En15
              din_real_3 => ADC_To_Vector_Q_out1_3,  -- sfix16_En15
              din_real_4 => ADC_To_Vector_Q_out1_4,  -- sfix16_En15
              din_real_5 => ADC_To_Vector_Q_out1_5,  -- sfix16_En15
              din_real_6 => ADC_To_Vector_Q_out1_6,  -- sfix16_En15
              din_real_7 => ADC_To_Vector_Q_out1_7,  -- sfix16_En15
              din_img_0 => ADC_To_Vector_I_out1_0,  -- sfix16_En15
              din_img_1 => ADC_To_Vector_I_out1_1,  -- sfix16_En15
              din_img_2 => ADC_To_Vector_I_out1_2,  -- sfix16_En15
              din_img_3 => ADC_To_Vector_I_out1_3,  -- sfix16_En15
              din_img_4 => ADC_To_Vector_I_out1_4,  -- sfix16_En15
              din_img_5 => ADC_To_Vector_I_out1_5,  -- sfix16_En15
              din_img_6 => ADC_To_Vector_I_out1_6,  -- sfix16_En15
              din_img_7 => ADC_To_Vector_I_out1_7,  -- sfix16_En15
              vin_real => validIn_I,
              vin_img => validIn_Q,
              dout_re => Decimation_out1_re,  -- sfix16_En15
              dout_im => Decimation_out1_im  -- sfix16_En15
              );

  Decimation_out1_re_signed <= signed(Decimation_out1_re);

  Decimation_out1_im_signed <= signed(Decimation_out1_im);

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay1_out1_re <= to_signed(16#0000#, 16);
        Delay1_out1_im <= to_signed(16#0000#, 16);
      ELSIF enb = '1' THEN
        Delay1_out1_re <= Decimation_out1_re_signed;
        Delay1_out1_im <= Decimation_out1_im_signed;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  dataOut_re <= std_logic_vector(Delay1_out1_re);

  dataOut_im <= std_logic_vector(Delay1_out1_im);

END rtl;

