architecture                 	circuit        	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	num_adder_primitives	max_adder_chain_length	num_subtractor_primitives	max_subtractor_chain_length	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm_fc_abs.xml	stereovision3.v	fa807fd-dirty	0                    	0                        	293                	323                  	129                 	61                    	5           	5            	520              	2.61891   	-162.568        	-2.61891        	20   	633                    	25                           	3.78947  	-193.589       	-3.78947       	1.07788e+06           	1.07788e+06          	104221.                 	4168.85                    	566                        	17                               	3.02915      	-178.88            	-3.02915           	1.07788e+06               	1.07788e+06              	114650.                     	4586.01                        	0.145562 	0.249324  	0.810239        	0.048258            	47864      	20     	11    	30         	0           	0       	           	                  	                	               	                    	                      	                         	                           	6032        	25280      
