
Network Parameters:
MESH:	size: 4x4	Speed: 2 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 16KB, Line Size: 64B, Set Size: 1, Coherence: PR_WT, Adaptive: FALSE


Secondary Cache Size 64KB, Line Size: 64B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE

Running simulation on *** shehnai.rice.edu ***
Associate Addr Node: start -2147483376 end -2147483108 node 3
Associate Addr Node: start -2147483520 end -2147483516 node 3
Associate Addr Node: start -2143288548 end -2143239396 node 0
Associate Addr Node: start -2143239396 end -2143190244 node 1
Associate Addr Node: start -2143190244 end -2143141092 node 2
Associate Addr Node: start -2143141092 end -2143091940 node 3
Associate Addr Node: start -2147482980 end -2147466592 node 0
Associate Addr Node: start -2147466592 end -2147450204 node 1
Associate Addr Node: start -2147450204 end -2147433816 node 2
Associate Addr Node: start -2147433816 end -2147417428 node 3
PROCESSOR 0 Phase 0 STATISTICS: 
Start cycle: 0		icount: 0
End cycle: 474625		icount: 1276295

Statistics Record Active list size:
   Number of samples = 474562,   Max Value = 64,   Min Value = 2
   Sampling interval = 474624,   Sampling rate = 0.999868
   Mean = 59.2765,   Standard Deviation = 7.01622
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    941.000 ( 0.20%) |
     8.000    2073.000 ( 0.44%) |
    16.000    1257.000 ( 0.26%) |
    24.000    1368.000 ( 0.29%) |
    32.000    9496.000 ( 2.00%) |*
    40.000    2091.000 ( 0.44%) |
    48.000    99614.000 (20.99%) |**********
    56.000    179596.000 (37.84%) |******************
    64.000    178126.000 (37.53%) |******************
End of Report


Statistics Record Speculation level:
   Number of samples = 474562,   Max Value = 8,   Min Value = 0
   Sampling interval = 474624,   Sampling rate = 0.999868
   Mean = 2.79114,   Standard Deviation = 2.06121
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 474562,   Max Value = 2,   Min Value = 0
   Sampling interval = 474624,   Sampling rate = 0.999868
   Mean = 0.219872,   Standard Deviation = 0.490947
End of Report


Statistics Record Load queue size:
   Number of samples = 474562,   Max Value = 16,   Min Value = 0
   Sampling interval = 474624,   Sampling rate = 0.999868
   Mean = 8.10006,   Standard Deviation = 4.31272
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    105668.000 (22.27%) |***********
     4.000    105475.000 (22.23%) |***********
     8.000    65535.000 (13.81%) |******
    12.000    197882.000 (41.70%) |********************
    16.000     2.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 134288, BPB Bad predictions: 1515, BPB Prediction rate: 0.988844
RAS Good predictions: 32936, RAS Bad predictions: 1250, RAS Prediction rate: 0.963435
Loads issued: 300650, speced: 231029, limbos: 222574, unlimbos: 222028, redos: 0, kills: 0
Memory unit fwds: 16560, Virtual store buffer fwds: 0 Partial overlaps: 4

Statistics Record Bad prediction flushes:
   Number of samples = 2236,   Max Value = 62,   Min Value = 0
   Sampling interval = 474618,   Sampling rate = 0.00471115
   Mean = 11.953,   Standard Deviation = 9.34222
End of Report

Exceptions: 20
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 1 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 20,   Max Value = 51,   Min Value = 5
   Sampling interval = 474626,   Sampling rate = 4.21385e-05
   Mean = 19.1,   Standard Deviation = 11.5116
End of Report

ALU utilization: 89.8%
FPU utilization: 0.0%
Addr. gen. utilization: 42.8%

Statistics Record Waiting for exceptions:
   Number of samples = 20,   Max Value = 0,   Min Value = 0
   Sampling interval = 474626,   Sampling rate = 4.21385e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.151
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.036
Avail loss from Branch time: 0.012
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.160
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.001
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.021 excepts: 0.000



Associate Addr Node: start -2143091904 end -2143091636 node 0
Associate Addr Node: start -2143091636 end -2143091368 node 1
Associate Addr Node: start -2143091368 end -2143091100 node 2
Associate Addr Node: start -2143091100 end -2143090832 node 3

TIME FOR EXECUTION:	496008

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0          3738             3728(1e+02%)          0             0.007574
Num_hit: 3728  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 3720     (0.996,0.995)
DEMAND READ	CACHE_MISS_COLD: 3        (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 2        (0.001,0.001)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.001,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.002,0.002)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 3        (1.000,0.001)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.034 [stddev 0.213]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 495079,   Sampling rate = 2.01988e-05
   Mean = 0.0344702,   Standard Deviation = 0.213277
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18632.000 (97.16%) |************************************************
     1.000    427.000 ( 2.23%) |*
     2.000    117.000 ( 0.61%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.087 [stddev 0.548]

Statistics Record Mshr req occupancy:
   Number of intervals = 17, Max Value = 4, Min Value = 0
   Sampling interval = 495079,   Sampling rate = 3.63578e-05
   Mean = 0.0869837,   Standard Deviation = 0.548313
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19176.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	7
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	7
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0          10                1(   10%)          0             0.0002863
Num_hit: 1  Num_miss: 9 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (0.429,0.300)
DEMAND READ	CACHE_MISS_CONF: 2        (0.286,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.286,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (0.333,0.100)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 2        (0.667,0.200)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 5 @ 120.200 [stddev 56.229]
DEMAND network miss WRITE	: 2 @ 121.500 [stddev 10.607]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.045 [stddev 0.257]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 2, Min Value = 0
   Sampling interval = 495239,   Sampling rate = 2.82692e-05
   Mean = 0.0447422,   Standard Deviation = 0.256944
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    18693.000 (96.69%) |************************************************
     1.000    415.000 ( 2.15%) |*
     2.000    225.000 ( 1.16%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.045 [stddev 0.257]

Statistics Record Mshr req occupancy:
   Number of intervals = 13, Max Value = 2, Min Value = 0
   Sampling interval = 495239,   Sampling rate = 2.82692e-05
   Mean = 0.0447422,   Standard Deviation = 0.256944
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    19333.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	7
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	7
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	4
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1           280              275(   98%)          0             0.0005786
Num_hit: 275  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 271      (0.975,0.968)
DEMAND READ	CACHE_MISS_COLD: 1        (0.004,0.004)
DEMAND READ	CACHE_MISS_CONF: 1        (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.004,0.004)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.014,0.014)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 2        (1.000,0.007)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.179 [stddev 0.383]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 495332,   Sampling rate = 8.07539e-06
   Mean = 0.178614,   Standard Deviation = 0.383143
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1375.000 (82.14%) |*****************************************
     1.000    299.000 (17.86%) |********
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.422 [stddev 1.102]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 4, Min Value = 0
   Sampling interval = 495332,   Sampling rate = 1.61508e-05
   Mean = 0.422342,   Standard Deviation = 1.10219
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1674.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           5                0(    0%)          0             0.000125
Num_hit: 0  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 1        (0.333,0.200)
DEMAND READ	CACHE_MISS_CONF: 1        (0.333,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.333,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 2        (1.000,0.400)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 2 @ 137.500 [stddev 3.536]
DEMAND network miss WRITE	: 2 @ 123.500 [stddev 2.121]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 495485,   Sampling rate = 1.61458e-05
   Mean = 0.292763,   Standard Deviation = 0.455155
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1290.000 (70.72%) |***********************************
     1.000    534.000 (29.28%) |**************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.293 [stddev 0.455]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 495485,   Sampling rate = 1.61458e-05
   Mean = 0.292763,   Standard Deviation = 0.455155
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1824.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2           146              137(   94%)          0             0.0003206
Num_hit: 137  Num_miss: 9 Num_lat: 0
DEMAND READ	CACHE_HIT: 129      (0.902,0.884)
DEMAND READ	CACHE_MISS_COLD: 2        (0.014,0.014)
DEMAND READ	CACHE_MISS_CONF: 2        (0.014,0.014)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.014,0.014)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.056,0.055)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 3        (1.000,0.021)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.497 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 495404,   Sampling rate = 1.61484e-05
   Mean = 0.49744,   Standard Deviation = 0.500176
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    687.000 (50.26%) |*************************
     1.000    680.000 (49.74%) |************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.316 [stddev 1.687]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 4, Min Value = 0
   Sampling interval = 495404,   Sampling rate = 3.22969e-05
   Mean = 1.31602,   Standard Deviation = 1.68741
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1367.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           9                0(    0%)          0             0.0001875
Num_hit: 0  Num_miss: 9 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 2        (0.333,0.222)
DEMAND READ	CACHE_MISS_CONF: 2        (0.333,0.222)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.333,0.222)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 4 @ 158.000 [stddev 42.489]
DEMAND network miss WRITE	: 1 @ 141.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.573 [stddev 0.495]

Statistics Record Mshr occupancy:
   Number of intervals = 11, Max Value = 2, Min Value = 0
   Sampling interval = 495439,   Sampling rate = 2.42209e-05
   Mean = 0.572552,   Standard Deviation = 0.494885
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    598.000 (42.74%) |*********************
     1.000    801.000 (57.26%) |****************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.573 [stddev 0.495]

Statistics Record Mshr req occupancy:
   Number of intervals = 11, Max Value = 2, Min Value = 0
   Sampling interval = 495439,   Sampling rate = 2.42209e-05
   Mean = 0.572552,   Standard Deviation = 0.494885
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1399.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	4
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3           188              186(   99%)          0             0.0003851
Num_hit: 186  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 186      (0.995,0.989)
DEMAND READ	CACHE_MISS_COLD: 1        (0.005,0.005)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.005)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 494547,   Sampling rate = 4.04411e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    152.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr req occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 494547,   Sampling rate = 4.04411e-06
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    152.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           2                0(    0%)          0             7.46e-05
Num_hit: 0  Num_miss: 2 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 1        (1.000,0.500)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 140.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.941 [stddev 0.236]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 494686,   Sampling rate = 8.08594e-06
   Mean = 0.940972,   Standard Deviation = 0.236087
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 5.90%) |**
     1.000    271.000 (94.10%) |***********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.941 [stddev 0.236]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 494686,   Sampling rate = 8.08594e-06
   Mean = 0.940972,   Standard Deviation = 0.236087
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    288.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.0718%
bus1: Bus Utilization (time spent delivering pkts) = 0.0513%
bus2: Bus Utilization (time spent delivering pkts) = 0.0698%
bus3: Bus Utilization (time spent delivering pkts) = 0.0323%
bus4: Bus Utilization (time spent delivering pkts) = 0.0000%
bus5: Bus Utilization (time spent delivering pkts) = 0.0000%
bus6: Bus Utilization (time spent delivering pkts) = 0.0000%
bus7: Bus Utilization (time spent delivering pkts) = 0.0000%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 8,   Max Value = 1,   Min Value = 1
   Sampling interval = 495472,   Sampling rate = 1.61462e-05
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000     8.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 18,   Max Value = 2,   Min Value = 1
   Sampling interval = 495450,   Sampling rate = 3.63306e-05
   Mean = 1.33333,   Standard Deviation = 0.485071
      Bin         Value
      ---         -----
     1.000    12.000 (66.67%) |*********************************
     2.000     6.000 (33.33%) |****************
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 18,   Max Value = 2,   Min Value = 2
   Sampling interval = 495450,   Sampling rate = 3.63306e-05
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    18.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 18,   Max Value = 34,   Min Value = 20
   Sampling interval = 495966,   Sampling rate = 3.62928e-05
   Mean = 23.9167,   Standard Deviation = 4.83629
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 18,   Max Value = 34,   Min Value = 20
   Sampling interval = 495966,   Sampling rate = 3.62928e-05
   Mean = 23.5,   Standard Deviation = 4.85374
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 18,   Max Value = 6,   Min Value = 0
   Sampling interval = 495966,   Sampling rate = 3.62928e-05
   Mean = 0.833333,   Standard Deviation = 1.94785
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 12,   Max Value = 25.5,   Min Value = 20
   Sampling interval = 495450,   Sampling rate = 2.42204e-05
   Mean = 20.8333,   Standard Deviation = 1.48222
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 12,   Max Value = 25,   Min Value = 20
   Sampling interval = 495450,   Sampling rate = 2.42204e-05
   Mean = 20.4167,   Standard Deviation = 1.44338
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 12,   Max Value = 5,   Min Value = 0
   Sampling interval = 495450,   Sampling rate = 2.42204e-05
   Mean = 0.416667,   Standard Deviation = 1.44338
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 6,   Max Value = 34,   Min Value = 28.5
   Sampling interval = 495256,   Sampling rate = 1.21149e-05
   Mean = 30.0833,   Standard Deviation = 2.49833
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 6,   Max Value = 34,   Min Value = 28
   Sampling interval = 495256,   Sampling rate = 1.21149e-05
   Mean = 29.6667,   Standard Deviation = 2.65832
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 6,   Max Value = 6,   Min Value = 0
   Sampling interval = 495256,   Sampling rate = 1.21149e-05
   Mean = 1.66667,   Standard Deviation = 2.65832
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 18,   Max Value = 34,   Min Value = 20
   Sampling interval = 495450,   Sampling rate = 3.63306e-05
   Mean = 23.9167,   Standard Deviation = 4.83629
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 18,   Max Value = 34,   Min Value = 20
   Sampling interval = 495450,   Sampling rate = 3.63306e-05
   Mean = 23.5,   Standard Deviation = 4.85374
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 18,   Max Value = 6,   Min Value = 0
   Sampling interval = 495450,   Sampling rate = 3.63306e-05
   Mean = 0.833333,   Standard Deviation = 1.94785
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 22,   Max Value = 2,   Min Value = 1
   Sampling interval = 495472,   Sampling rate = 4.44022e-05
   Mean = 1.36364,   Standard Deviation = 0.492366
      Bin         Value
      ---         -----
     1.000    14.000 (63.64%) |*******************************
     2.000     8.000 (36.36%) |******************
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 22,   Max Value = 10,   Min Value = 2
   Sampling interval = 495472,   Sampling rate = 4.44022e-05
   Mean = 6.72727,   Standard Deviation = 4.02589
      Bin         Value
      ---         -----
     2.000     9.000 (40.91%) |********************
    10.000    13.000 (59.09%) |*****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 9,   Max Value = 38.5,   Min Value = 26.5
   Sampling interval = 495987,   Sampling rate = 1.81456e-05
   Mean = 29.6111,   Standard Deviation = 4.8074
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 9,   Max Value = 38,   Min Value = 26
   Sampling interval = 495987,   Sampling rate = 1.81456e-05
   Mean = 29.1111,   Standard Deviation = 4.8074
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 9,   Max Value = 4,   Min Value = 0
   Sampling interval = 495987,   Sampling rate = 1.81456e-05
   Mean = 0.444444,   Standard Deviation = 1.33333
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 13,   Max Value = 86,   Min Value = 42
   Sampling interval = 495933,   Sampling rate = 2.62132e-05
   Mean = 52.2692,   Standard Deviation = 13.4313
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 13,   Max Value = 86,   Min Value = 42
   Sampling interval = 495933,   Sampling rate = 2.62132e-05
   Mean = 52,   Standard Deviation = 13.5401
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 13,   Max Value = 36,   Min Value = 0
   Sampling interval = 495933,   Sampling rate = 2.62132e-05
   Mean = 6.92308,   Standard Deviation = 11.1838
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 14,   Max Value = 54,   Min Value = 26.5
   Sampling interval = 495472,   Sampling rate = 2.82559e-05
   Mean = 37.25,   Standard Deviation = 10.2089
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 14,   Max Value = 54,   Min Value = 26
   Sampling interval = 495472,   Sampling rate = 2.82559e-05
   Mean = 36.8571,   Standard Deviation = 10.3095
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 14,   Max Value = 12,   Min Value = 0
   Sampling interval = 495472,   Sampling rate = 2.82559e-05
   Mean = 1.71429,   Standard Deviation = 3.6675
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 8,   Max Value = 86,   Min Value = 34.5
   Sampling interval = 495418,   Sampling rate = 1.6148e-05
   Mean = 53.0625,   Standard Deviation = 18.7168
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 8,   Max Value = 86,   Min Value = 34
   Sampling interval = 495418,   Sampling rate = 1.6148e-05
   Mean = 52.75,   Standard Deviation = 18.9114
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 8,   Max Value = 36,   Min Value = 0
   Sampling interval = 495418,   Sampling rate = 1.6148e-05
   Mean = 8.75,   Standard Deviation = 13.6878
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 22,   Max Value = 86,   Min Value = 26.5
   Sampling interval = 495472,   Sampling rate = 4.44022e-05
   Mean = 43,   Standard Deviation = 15.5533
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 22,   Max Value = 86,   Min Value = 26
   Sampling interval = 495472,   Sampling rate = 4.44022e-05
   Mean = 42.6364,   Standard Deviation = 15.6921
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 22,   Max Value = 36,   Min Value = 0
   Sampling interval = 495472,   Sampling rate = 4.44022e-05
   Mean = 4.27273,   Standard Deviation = 9.09831
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.000250256
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.000415748
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.000125128
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.000197783
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.000104946
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 9.2837e-05
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.000548949
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.000161456
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.00029062
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.000129165
Utilization of oport 0 in network Reply = 0.000159437
Utilization of oport 1 in network Reply = 0.000127146
Utilization of oport 2 in network Reply = 0.000196774
Utilization of oport 3 in network Reply = 4.74276e-05
Reply Network Utilization: 0.000203405
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.000141274
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.000121092
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 6.05459e-05
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 6.05459e-05
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 4.03639e-05
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 6.05459e-05
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.000121092
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 8.07278e-05
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.000121092
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 4.03639e-05
Utilization of oport 0 in network Request = 3.53184e-05
Utilization of oport 1 in network Request = 1.51365e-05
Utilization of oport 2 in network Request = 2.52275e-05
Utilization of oport 3 in network Request = 1.51365e-05
Req Network Utilization: 6.70329e-05
Total Network Utilization: 0.000135219

PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 496592		icount: 71189
End cycle: 2141896		icount: 4271598

Statistics Record Active list size:
   Number of samples = 1641925,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.6453e+06,   Sampling rate = 0.997947
   Mean = 37.0823,   Standard Deviation = 20.2274
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    87055.000 ( 5.30%) |**
     8.000    238785.000 (14.54%) |*******
    16.000    210582.000 (12.83%) |******
    24.000    174175.000 (10.61%) |*****
    32.000    179903.000 (10.96%) |*****
    40.000    259154.000 (15.78%) |*******
    48.000    23222.000 ( 1.41%) |
    56.000    36150.000 ( 2.20%) |*
    64.000    432899.000 (26.37%) |*************
End of Report


Statistics Record Speculation level:
   Number of samples = 1641925,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.6453e+06,   Sampling rate = 0.997947
   Mean = 4.52794,   Standard Deviation = 2.65944
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1641925,   Max Value = 74,   Min Value = 0
   Sampling interval = 1.6453e+06,   Sampling rate = 0.997947
   Mean = 1.59279,   Standard Deviation = 4.27566
End of Report


Statistics Record Load queue size:
   Number of samples = 1641925,   Max Value = 26,   Min Value = 0
   Sampling interval = 1.6453e+06,   Sampling rate = 0.997947
   Mean = 5.21576,   Standard Deviation = 3.6879
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    580192.000 (35.34%) |*****************
     4.000    736062.000 (44.83%) |**********************
     8.000    242600.000 (14.78%) |*******
    12.000    35679.000 ( 2.17%) |*
    16.000    25049.000 ( 1.53%) |
    20.000    21808.000 ( 1.33%) |
    24.000    535.000 ( 0.03%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 616459, BPB Bad predictions: 50204, BPB Prediction rate: 0.924694
RAS Good predictions: 727, RAS Bad predictions: 92, RAS Prediction rate: 0.887668
Loads issued: 976379, speced: 97182, limbos: 96876, unlimbos: 76992, redos: 7, kills: 24
Memory unit fwds: 20082, Virtual store buffer fwds: 44006 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 50263,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.64512e+06,   Sampling rate = 0.0305529
   Mean = 21.1347,   Standard Deviation = 12.2113
End of Report

Exceptions: 2589
Soft Exceptions: 2588
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 185

Statistics Record Exception flushes:
   Number of samples = 2589,   Max Value = 63,   Min Value = 5
   Sampling interval = 1.6453e+06,   Sampling rate = 0.00157357
   Mean = 10.523,   Standard Deviation = 8.715
End of Report

ALU utilization: 75.3%
FPU utilization: 0.0%
Addr. gen. utilization: 34.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 184,   Min Value = 184
   Sampling interval = 1.6453e+06,   Sampling rate = 6.0779e-07
   Mean = 184,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 630028(0.980,0.844) Mean 5.740/1.026/1.008 Stddev 7.448/1.408/0.869
Demand read L1COAL -- Num 10490(0.016,0.014) Mean 192.220/172.216/172.108 Stddev 90.186/57.839/57.715
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 102(0.000,0.000) Mean 78.382/10.392/10.186 Stddev 145.318/1.758/1.208
Demand read L2COAL -- Num 40(0.000,0.000) Mean 138.150/133.650/133.625 Stddev 83.662/84.342/84.332
Demand read DIR_LH_NOCOHE -- Num 16(0.000,0.000) Mean 267.000/129.375/129.375 Stddev 104.989/107.663/107.663
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 22(0.000,0.000) Mean 443.773/137.091/137.091 Stddev 161.989/15.717/15.717
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1869(0.003,0.003) Mean 269.349/198.299/198.295 Stddev 127.239/39.421/39.421
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1736(0.017,0.002) Mean 131.679/122.969/115.627 Stddev 75.758/72.859/68.832
Demand write L2HIT -- Num 92922(0.896,0.124) Mean 22.735/17.665/11.137 Stddev 39.173/35.085/11.788
Demand write L2COAL -- Num 7075(0.068,0.009) Mean 170.497/164.045/142.855 Stddev 102.862/98.071/63.196
Demand write DIR_LH_NOCOHE -- Num 6(0.000,0.000) Mean 56.167/48.500/45.000 Stddev 5.231/7.609/2.449
Demand write DIR_LH_RCOHE -- Num 764(0.007,0.001) Mean 433.302/345.539/175.229 Stddev 246.594/171.875/41.431
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 442(0.004,0.001) Mean 209.303/206.310/165.910 Stddev 87.139/83.628/29.092
Demand write DIR_RH_RCOHE -- Num 645(0.006,0.001) Mean 271.383/267.409/216.369 Stddev 108.579/105.201/35.457
Demand write CACHE_TO_CACHE -- Num 151(0.001,0.000) Mean 519.682/449.444/214.781 Stddev 286.091/216.239/58.570
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 50(0.151,0.000) Mean 25.660/19.540/10.000 Stddev 33.929/33.747/0.000
Demand rmw L2COAL -- Num 4(0.012,0.000) Mean 96.250/90.500/87.750 Stddev 75.412/75.879/75.593
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 91(0.275,0.000) Mean 219.736/217.945/217.473 Stddev 63.979/63.469/63.256
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 186(0.562,0.000) Mean 208.005/202.403/199.753 Stddev 59.427/60.042/60.403
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.030
Avail loss from Write time: 0.000
Avail loss from Read time: 0.121
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.133
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.109
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.253 excepts: 0.006



PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 496356		icount: 70498
End cycle: 2142315		icount: 4333882

Statistics Record Active list size:
   Number of samples = 1642398,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.64596e+06,   Sampling rate = 0.997837
   Mean = 38.0327,   Standard Deviation = 20.4957
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    84736.000 ( 5.16%) |**
     8.000    235486.000 (14.34%) |*******
    16.000    202582.000 (12.33%) |******
    24.000    156801.000 ( 9.55%) |****
    32.000    189615.000 (11.55%) |*****
    40.000    223743.000 (13.62%) |******
    48.000    45542.000 ( 2.77%) |*
    56.000    35977.000 ( 2.19%) |*
    64.000    467916.000 (28.49%) |**************
End of Report


Statistics Record Speculation level:
   Number of samples = 1642398,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.64596e+06,   Sampling rate = 0.997837
   Mean = 4.52948,   Standard Deviation = 2.64064
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1642398,   Max Value = 76,   Min Value = 0
   Sampling interval = 1.64596e+06,   Sampling rate = 0.997837
   Mean = 1.66713,   Standard Deviation = 4.55054
End of Report


Statistics Record Load queue size:
   Number of samples = 1642398,   Max Value = 26,   Min Value = 0
   Sampling interval = 1.64596e+06,   Sampling rate = 0.997837
   Mean = 5.35518,   Standard Deviation = 3.78673
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    538121.000 (32.76%) |****************
     4.000    789286.000 (48.06%) |************************
     8.000    218241.000 (13.29%) |******
    12.000    43053.000 ( 2.62%) |*
    16.000    26706.000 ( 1.63%) |
    20.000    26227.000 ( 1.60%) |
    24.000    764.000 ( 0.05%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 653518, BPB Bad predictions: 48862, BPB Prediction rate: 0.930434
RAS Good predictions: 847, RAS Bad predictions: 101, RAS Prediction rate: 0.893460
Loads issued: 1050120, speced: 101908, limbos: 101571, unlimbos: 80240, redos: 9, kills: 31
Memory unit fwds: 21803, Virtual store buffer fwds: 42778 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 48927,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.64596e+06,   Sampling rate = 0.0297256
   Mean = 20.4303,   Standard Deviation = 11.6824
End of Report

Exceptions: 2781
Soft Exceptions: 2780
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2781,   Max Value = 63,   Min Value = 5
   Sampling interval = 1.64596e+06,   Sampling rate = 0.00168959
   Mean = 10.4178,   Standard Deviation = 8.59146
End of Report

ALU utilization: 75.9%
FPU utilization: 0.0%
Addr. gen. utilization: 37.0%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.64596e+06,   Sampling rate = 6.07549e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 666740(0.983,0.849) Mean 5.760/1.031/1.011 Stddev 8.403/1.656/1.134
Demand read L1COAL -- Num 9588(0.014,0.012) Mean 196.139/170.161/169.947 Stddev 102.819/62.480/62.303
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 95(0.000,0.000) Mean 106.874/18.568/18.368 Stddev 164.687/34.028/33.179
Demand read L2COAL -- Num 47(0.000,0.000) Mean 140.511/136.149/136.149 Stddev 54.593/54.471/54.471
Demand read DIR_LH_NOCOHE -- Num 2(0.000,0.000) Mean 166.000/45.000/45.000 Stddev 147.078/1.414/1.414
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 41(0.000,0.000) Mean 397.000/276.488/276.488 Stddev 133.857/136.348/136.348
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1761(0.003,0.002) Mean 280.482/190.367/190.363 Stddev 148.478/42.425/42.424
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 2071(0.019,0.003) Mean 118.541/110.565/102.957 Stddev 76.724/73.939/65.589
Demand write L2HIT -- Num 95769(0.895,0.122) Mean 23.995/18.732/11.337 Stddev 43.488/38.485/12.868
Demand write L2COAL -- Num 7332(0.069,0.009) Mean 186.112/178.191/149.324 Stddev 107.287/101.715/64.445
Demand write DIR_LH_NOCOHE -- Num 6(0.000,0.000) Mean 142.167/134.667/44.333 Stddev 217.926/220.129/0.816
Demand write DIR_LH_RCOHE -- Num 293(0.003,0.000) Mean 200.904/195.471/151.485 Stddev 99.433/92.631/31.398
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 462(0.004,0.001) Mean 321.139/267.084/151.208 Stddev 193.787/135.580/34.213
Demand write DIR_RH_RCOHE -- Num 875(0.008,0.001) Mean 432.829/368.882/228.946 Stddev 264.640/185.735/43.626
Demand write CACHE_TO_CACHE -- Num 196(0.002,0.000) Mean 545.878/470.423/217.306 Stddev 317.415/243.235/52.694
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 77(0.199,0.000) Mean 24.584/18.727/11.117 Stddev 30.688/30.567/9.686
Demand rmw L2COAL -- Num 11(0.028,0.000) Mean 125.818/120.000/114.727 Stddev 91.011/90.885/89.746
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 17(0.044,0.000) Mean 137.529/136.235/136.059 Stddev 36.390/35.309/34.664
Demand rmw DIR_RH_RCOHE -- Num 70(0.181,0.000) Mean 248.457/246.457/245.900 Stddev 67.687/66.612/66.007
Demand rmw CACHE_TO_CACHE -- Num 212(0.548,0.000) Mean 213.925/208.566/202.467 Stddev 59.992/60.514/55.540
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.034
Avail loss from Write time: 0.000
Avail loss from Read time: 0.134
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.132
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.084
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.234 excepts: 0.007



PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 496280		icount: 72464
End cycle: 2143301		icount: 4175264

Statistics Record Active list size:
   Number of samples = 1643502,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.64702e+06,   Sampling rate = 0.997864
   Mean = 38.5029,   Standard Deviation = 20.1998
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    77050.000 ( 4.69%) |**
     8.000    216584.000 (13.18%) |******
    16.000    196082.000 (11.93%) |*****
    24.000    162553.000 ( 9.89%) |****
    32.000    218623.000 (13.30%) |******
    40.000    233861.000 (14.23%) |*******
    48.000    23456.000 ( 1.43%) |
    56.000    36012.000 ( 2.19%) |*
    64.000    479281.000 (29.16%) |**************
End of Report


Statistics Record Speculation level:
   Number of samples = 1643502,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.64702e+06,   Sampling rate = 0.997864
   Mean = 4.65898,   Standard Deviation = 2.66217
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1643502,   Max Value = 67,   Min Value = 0
   Sampling interval = 1.64702e+06,   Sampling rate = 0.997864
   Mean = 1.49115,   Standard Deviation = 4.15727
End of Report


Statistics Record Load queue size:
   Number of samples = 1643502,   Max Value = 26,   Min Value = 0
   Sampling interval = 1.64702e+06,   Sampling rate = 0.997864
   Mean = 5.35793,   Standard Deviation = 3.82104
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    561241.000 (34.15%) |*****************
     4.000    712624.000 (43.36%) |*********************
     8.000    276416.000 (16.82%) |********
    12.000    40737.000 ( 2.48%) |*
    16.000    27255.000 ( 1.66%) |
    20.000    24275.000 ( 1.48%) |
    24.000    954.000 ( 0.06%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 633286, BPB Bad predictions: 45460, BPB Prediction rate: 0.933024
RAS Good predictions: 820, RAS Bad predictions: 130, RAS Prediction rate: 0.863158
Loads issued: 1003928, speced: 89998, limbos: 89630, unlimbos: 71477, redos: 13, kills: 36
Memory unit fwds: 19455, Virtual store buffer fwds: 39380 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 45563,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.64702e+06,   Sampling rate = 0.027664
   Mean = 20.8256,   Standard Deviation = 12.0892
End of Report

Exceptions: 2409
Soft Exceptions: 2408
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 2409,   Max Value = 63,   Min Value = 5
   Sampling interval = 1.64702e+06,   Sampling rate = 0.00146264
   Mean = 11.1752,   Standard Deviation = 9.27255
End of Report

ALU utilization: 73.7%
FPU utilization: 0.0%
Addr. gen. utilization: 35.1%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.64702e+06,   Sampling rate = 6.07157e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 643088(0.980,0.854) Mean 5.592/1.026/1.009 Stddev 7.594/1.427/1.007
Demand read L1COAL -- Num 10915(0.017,0.015) Mean 198.008/176.933/176.831 Stddev 97.002/66.220/66.143
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 114(0.000,0.000) Mean 78.053/14.439/14.404 Stddev 132.803/26.186/26.190
Demand read L2COAL -- Num 45(0.000,0.000) Mean 144.667/140.000/139.489 Stddev 64.216/64.544/64.222
Demand read DIR_LH_NOCOHE -- Num 8(0.000,0.000) Mean 295.000/45.750/45.750 Stddev 183.753/3.105/3.105
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 84(0.000,0.000) Mean 383.667/274.274/274.274 Stddev 132.907/121.769/121.769
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1926(0.003,0.003) Mean 265.536/193.199/193.198 Stddev 137.118/41.456/41.456
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1470(0.015,0.002) Mean 156.577/145.772/131.606 Stddev 103.274/95.637/80.574
Demand write L2HIT -- Num 86753(0.904,0.115) Mean 24.421/19.114/11.110 Stddev 46.728/41.426/12.331
Demand write L2COAL -- Num 5924(0.062,0.008) Mean 194.619/187.372/156.914 Stddev 107.594/102.860/65.972
Demand write DIR_LH_NOCOHE -- Num 10(0.000,0.000) Mean 55.700/48.300/44.200 Stddev 5.519/7.288/0.632
Demand write DIR_LH_RCOHE -- Num 267(0.003,0.000) Mean 213.846/205.393/148.502 Stddev 134.424/116.936/29.657
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 375(0.004,0.000) Mean 305.496/264.501/156.608 Stddev 188.401/135.023/36.662
Demand write DIR_RH_RCOHE -- Num 1040(0.011,0.001) Mean 408.559/356.067/232.434 Stddev 246.166/175.029/44.080
Demand write CACHE_TO_CACHE -- Num 164(0.002,0.000) Mean 521.970/458.323/223.768 Stddev 312.619/241.970/57.068
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 71(0.171,0.000) Mean 27.746/21.845/10.042 Stddev 35.886/35.645/0.203
Demand rmw L2COAL -- Num 4(0.010,0.000) Mean 186.750/180.000/165.750 Stddev 72.233/73.153/53.093
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 19(0.046,0.000) Mean 144.158/143.158/143.158 Stddev 10.073/10.073/10.073
Demand rmw DIR_RH_RCOHE -- Num 85(0.205,0.000) Mean 239.953/238.353/238.047 Stddev 64.195/63.396/63.049
Demand rmw CACHE_TO_CACHE -- Num 235(0.568,0.000) Mean 221.528/216.587/209.996 Stddev 55.642/56.193/47.498
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.038
Avail loss from Write time: 0.000
Avail loss from Read time: 0.127
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.127
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.123
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.231 excepts: 0.007



PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 496019		icount: 1338853
End cycle: 2144025		icount: 5239666

Statistics Record Active list size:
   Number of samples = 1644876,   Max Value = 64,   Min Value = 2
   Sampling interval = 1.648e+06,   Sampling rate = 0.998101
   Mean = 33.9801,   Standard Deviation = 18.5864
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    91940.000 ( 5.59%) |**
     8.000    248825.000 (15.13%) |*******
    16.000    230151.000 (13.99%) |******
    24.000    207771.000 (12.63%) |******
    32.000    233233.000 (14.18%) |*******
    40.000    293298.000 (17.83%) |********
    48.000    29531.000 ( 1.80%) |
    56.000    42054.000 ( 2.56%) |*
    64.000    268073.000 (16.30%) |********
End of Report


Statistics Record Speculation level:
   Number of samples = 1644876,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.648e+06,   Sampling rate = 0.998101
   Mean = 4.52426,   Standard Deviation = 2.7629
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 1644876,   Max Value = 69,   Min Value = 0
   Sampling interval = 1.648e+06,   Sampling rate = 0.998101
   Mean = 1.4658,   Standard Deviation = 4.30114
End of Report


Statistics Record Load queue size:
   Number of samples = 1644876,   Max Value = 21,   Min Value = 0
   Sampling interval = 1.648e+06,   Sampling rate = 0.998101
   Mean = 4.90638,   Standard Deviation = 3.75785
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    690713.000 (41.99%) |********************
     4.000    592740.000 (36.04%) |******************
     8.000    284776.000 (17.31%) |********
    12.000    35204.000 ( 2.14%) |*
    16.000    20007.000 ( 1.22%) |
    20.000    21436.000 ( 1.30%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 480435, BPB Bad predictions: 54972, BPB Prediction rate: 0.897327
RAS Good predictions: 631, RAS Bad predictions: 96, RAS Prediction rate: 0.867950
Loads issued: 684873, speced: 91938, limbos: 91657, unlimbos: 73567, redos: 6, kills: 23
Memory unit fwds: 18692, Virtual store buffer fwds: 48176 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 55050,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.64786e+06,   Sampling rate = 0.0334071
   Mean = 22.6437,   Standard Deviation = 12.9021
End of Report

Exceptions: 2267
Soft Exceptions: 2266
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2267,   Max Value = 62,   Min Value = 5
   Sampling interval = 1.64801e+06,   Sampling rate = 0.0013756
   Mean = 10.8659,   Standard Deviation = 8.78113
End of Report

ALU utilization: 71.6%
FPU utilization: 0.0%
Addr. gen. utilization: 25.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.64801e+06,   Sampling rate = 6.06794e-07
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 493089(0.953,0.796) Mean 6.025/1.031/1.007 Stddev 8.177/1.336/0.837
Demand read L1COAL -- Num 19839(0.038,0.032) Mean 126.076/114.964/114.894 Stddev 106.974/88.828/88.737
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 1964(0.004,0.003) Mean 17.080/10.325/10.220 Stddev 35.865/6.441/5.140
Demand read L2COAL -- Num 40(0.000,0.000) Mean 160.675/156.275/156.250 Stddev 54.818/55.142/55.124
Demand read DIR_LH_NOCOHE -- Num 259(0.001,0.000) Mean 52.313/44.062/44.050 Stddev 29.136/0.525/0.492
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 855(0.002,0.001) Mean 161.629/150.349/150.347 Stddev 74.313/57.222/57.222
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1350(0.003,0.002) Mean 292.087/206.321/206.299 Stddev 148.951/44.766/44.782
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 1574(0.016,0.003) Mean 146.811/137.719/128.037 Stddev 86.944/82.476/72.135
Demand write L2HIT -- Num 92942(0.916,0.150) Mean 22.999/18.111/11.224 Stddev 41.783/37.841/13.012
Demand write L2COAL -- Num 5580(0.055,0.009) Mean 205.264/197.409/159.822 Stddev 116.226/111.107/61.404
Demand write DIR_LH_NOCOHE -- Num 6(0.000,0.000) Mean 96.000/88.167/45.167 Stddev 103.375/106.229/1.602
Demand write DIR_LH_RCOHE -- Num 325(0.003,0.001) Mean 227.637/223.818/172.963 Stddev 107.339/103.361/32.314
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 246(0.002,0.000) Mean 376.252/320.890/175.065 Stddev 231.181/164.242/42.498
Demand write DIR_RH_RCOHE -- Num 684(0.007,0.001) Mean 457.077/396.651/231.904 Stddev 272.028/198.380/46.160
Demand write CACHE_TO_CACHE -- Num 126(0.001,0.000) Mean 522.460/460.841/221.611 Stddev 335.055/268.005/49.303
Demand rmw UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 42(0.125,0.000) Mean 23.476/17.619/10.024 Stddev 25.904/25.879/0.154
Demand rmw L2COAL -- Num 7(0.021,0.000) Mean 289.429/282.571/212.000 Stddev 191.209/190.923/125.274
Demand rmw DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 1(0.003,0.000) Mean 157.000/151.000/151.000 Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 19(0.056,0.000) Mean 160.947/159.947/159.947 Stddev 17.643/17.643/17.643
Demand rmw DIR_RH_RCOHE -- Num 57(0.169,0.000) Mean 254.614/252.667/252.105 Stddev 67.870/66.173/65.066
Demand rmw CACHE_TO_CACHE -- Num 211(0.626,0.000) Mean 246.265/241.905/238.962 Stddev 69.617/70.834/71.155
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.033
Avail loss from Write time: 0.000
Avail loss from Read time: 0.113
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.138
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.164
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.006




TIME FOR EXECUTION:	2.14504e+06

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0        619468           511989(   83%)          0             0.2702
Num_hit: 511989  Num_miss: 107479 Num_lat: 0
DEMAND READ	CACHE_HIT: 492142   (0.951,0.794)
DEMAND READ	CACHE_MISS_COLD: 1048     (0.002,0.002)
DEMAND READ	CACHE_MISS_CONF: 1111     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 2272     (0.004,0.004)
DEMAND READ	CACHE_MISS_COHE: 899      (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 19847    (0.038,0.032)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 47       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 47       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 101487   (0.999,0.164)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 217      (0.382,0.000)
DEMAND RMW	CACHE_MISS_CAP: 5        (0.009,0.000)
DEMAND RMW	CACHE_MISS_COHE: 202      (0.356,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 143      (0.252,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.309 [stddev 0.535]

Statistics Record Mshr occupancy:
   Number of intervals = 9615, Max Value = 4, Min Value = 0
   Sampling interval = 1.64884e+06,   Sampling rate = 0.00583198
   Mean = 0.309439,   Standard Deviation = 0.535193
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1193994.000 (72.42%) |************************************
     1.000    403659.000 (24.48%) |************
     2.000    47315.000 ( 2.87%) |*
     3.000    3481.000 ( 0.21%) |
     4.000    369.000 ( 0.02%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.468 [stddev 3.064]

Statistics Record Mshr req occupancy:
   Number of intervals = 29462, Max Value = 22, Min Value = 0
   Sampling interval = 1.64884e+06,   Sampling rate = 0.0178689
   Mean = 1.46806,   Standard Deviation = 3.06449
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1628864.000 (98.79%) |*************************************************
    12.800    19954.000 ( 1.21%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1140)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (93)	CONF (0)	FULL (0)

Cohes:	4740
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	4740
Cohe-replys merged:	32
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	1776
Cohe-replys nacked with docohe:	36
Cohe-replys nacked with failed merge:	4
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 2912	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0      107243           101251(   94%)          0             0.2347
Num_hit: 101251  Num_miss: 5992 Num_lat: 0
DEMAND READ	CACHE_HIT: 1979     (0.336,0.018)
DEMAND READ	CACHE_MISS_COLD: 1048     (0.178,0.010)
DEMAND READ	CACHE_MISS_CONF: 1412     (0.240,0.013)
DEMAND READ	CACHE_MISS_CAP: 7        (0.001,0.000)
DEMAND READ	CACHE_MISS_COHE: 1398     (0.238,0.013)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 40       (0.007,0.000)
DEMAND WRITE	CACHE_HIT: 93603    (0.929,0.873)
DEMAND WRITE	CACHE_MISS_COLD: 5        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 147      (0.001,0.001)
DEMAND WRITE	CACHE_MISS_CAP: 1        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 145      (0.001,0.001)
DEMAND WRITE	CACHE_MISS_UPGR: 1281     (0.013,0.012)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 5580     (0.055,0.052)
DEMAND RMW	CACHE_HIT: 42       (0.070,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 220      (0.369,0.002)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_COHE: 220      (0.369,0.002)
DEMAND RMW	CACHE_MISS_UPGR: 106      (0.178,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 7        (0.012,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 2467 @ 153.306 [stddev 64.390]
DEMAND network miss WRITE	: 1389 @ 191.784 [stddev 51.522]
DEMAND network miss RMW	: 288 @ 223.045 [stddev 70.825]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.437 [stddev 0.716]

Statistics Record Mshr occupancy:
   Number of intervals = 8287, Max Value = 6, Min Value = 0
   Sampling interval = 1.649e+06,   Sampling rate = 0.00502608
   Mean = 0.437411,   Standard Deviation = 0.715989
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1096906.000 (66.52%) |*********************************
     1.000    421569.000 (25.57%) |************
     2.000    101915.000 ( 6.18%) |***
     3.000    20010.000 ( 1.21%) |
     4.000    7203.000 ( 0.44%) |
     5.000    1194.000 ( 0.07%) |
     6.000    178.000 ( 0.01%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.878 [stddev 2.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 13914, Max Value = 33, Min Value = 0
   Sampling interval = 1.649e+06,   Sampling rate = 0.00843845
   Mean = 0.877775,   Standard Deviation = 2.50034
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1622759.000 (98.41%) |*************************************************
    12.800    24894.000 ( 1.51%) |
    25.600    1322.000 ( 0.08%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (98)	MAX_COAL (18500)	CONF (0)	FULL (0)

Cohes:	4731
Cohes nacked:	2
Cohes stalled:	0
Cohe-replys:	4729
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	85
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	5
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2494
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 5	PR_CL: 6	PR_DY: 4
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1        753467           653412(   87%)          0             0.2979
Num_hit: 653412  Num_miss: 100055 Num_lat: 0
DEMAND READ	CACHE_HIT: 642493   (0.978,0.853)
DEMAND READ	CACHE_MISS_COLD: 745      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1255     (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 133      (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1143     (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 10919    (0.017,0.014)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 49       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 49       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 96005    (0.999,0.127)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 246      (0.364,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_COHE: 236      (0.349,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 192      (0.284,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.288 [stddev 0.538]

Statistics Record Mshr occupancy:
   Number of intervals = 5184, Max Value = 4, Min Value = 0
   Sampling interval = 1.64895e+06,   Sampling rate = 0.00314442
   Mean = 0.287841,   Standard Deviation = 0.537603
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1236529.000 (75.00%) |*************************************
     1.000    356043.000 (21.60%) |**********
     2.000    50304.000 ( 3.05%) |*
     3.000    5261.000 ( 0.32%) |
     4.000    530.000 ( 0.03%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.274 [stddev 2.934]

Statistics Record Mshr req occupancy:
   Number of intervals = 16103, Max Value = 21, Min Value = 0
   Sampling interval = 1.64896e+06,   Sampling rate = 0.00976614
   Mean = 1.27431,   Standard Deviation = 2.93364
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1626366.000 (98.65%) |*************************************************
    12.800    22313.000 ( 1.35%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1858)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (917)	CONF (0)	FULL (0)

Cohes:	3727
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3727
Cohe-replys merged:	39
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	478
Cohe-replys nacked with docohe:	30
Cohe-replys nacked with failed merge:	6
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 384	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1       99451            93473(   94%)          0             0.2077
Num_hit: 93473  Num_miss: 5978 Num_lat: 0
DEMAND READ	CACHE_HIT: 117      (0.034,0.001)
DEMAND READ	CACHE_MISS_COLD: 745      (0.218,0.007)
DEMAND READ	CACHE_MISS_CONF: 1274     (0.373,0.013)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1236     (0.362,0.012)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 45       (0.013,0.000)
DEMAND WRITE	CACHE_HIT: 87312    (0.916,0.878)
DEMAND WRITE	CACHE_MISS_COLD: 10       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 203      (0.002,0.002)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 185      (0.002,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 1707     (0.018,0.017)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 5924     (0.062,0.060)
DEMAND RMW	CACHE_HIT: 71       (0.102,0.001)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.001,0.000)
DEMAND RMW	CACHE_MISS_CONF: 244      (0.352,0.002)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 244      (0.352,0.002)
DEMAND RMW	CACHE_MISS_UPGR: 129      (0.186,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 4        (0.006,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 2019 @ 180.349 [stddev 48.385]
DEMAND network miss WRITE	: 1857 @ 188.796 [stddev 56.521]
DEMAND network miss RMW	: 339 @ 200.283 [stddev 54.712]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.482 [stddev 0.783]

Statistics Record Mshr occupancy:
   Number of intervals = 8430, Max Value = 6, Min Value = 0
   Sampling interval = 1.64895e+06,   Sampling rate = 0.00511294
   Mean = 0.482371,   Standard Deviation = 0.783279
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1085202.000 (65.82%) |********************************
     1.000    385118.000 (23.36%) |***********
     2.000    137467.000 ( 8.34%) |****
     3.000    30161.000 ( 1.83%) |
     4.000    9087.000 ( 0.55%) |
     5.000    1406.000 ( 0.09%) |
     6.000    226.000 ( 0.01%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.931 [stddev 2.457]

Statistics Record Mshr req occupancy:
   Number of intervals = 14403, Max Value = 31, Min Value = 0
   Sampling interval = 1.64895e+06,   Sampling rate = 0.00873523
   Mean = 0.931205,   Standard Deviation = 2.4574
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1624624.000 (98.54%) |*************************************************
    12.800    23304.000 ( 1.41%) |
    25.600    739.000 ( 0.04%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (101)	MAX_COAL (15615)	CONF (0)	FULL (0)

Cohes:	3710
Cohes nacked:	7
Cohes stalled:	0
Cohe-replys:	3703
Cohe-replys merged:	2
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	98
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	11
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1964
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 24	PR_CL: 0	PR_DY: 9
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2        787135           676406(   86%)          0             0.3082
Num_hit: 676406  Num_miss: 110729 Num_lat: 0
DEMAND READ	CACHE_HIT: 666810   (0.981,0.847)
DEMAND READ	CACHE_MISS_COLD: 654      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1173     (0.002,0.001)
DEMAND READ	CACHE_MISS_CAP: 74       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1091     (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 9596     (0.014,0.012)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 55       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 55       (0.001,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 107006   (0.999,0.136)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 232      (0.374,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 227      (0.366,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 161      (0.259,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.253 [stddev 0.511]

Statistics Record Mshr occupancy:
   Number of intervals = 4670, Max Value = 3, Min Value = 0
   Sampling interval = 1.64894e+06,   Sampling rate = 0.00283272
   Mean = 0.253062,   Standard Deviation = 0.511484
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1287224.000 (78.08%) |***************************************
     1.000    309530.000 (18.78%) |*********
     2.000    47824.000 ( 2.90%) |*
     3.000    4005.000 ( 0.24%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.078 [stddev 2.786]

Statistics Record Mshr req occupancy:
   Number of intervals = 14266, Max Value = 22, Min Value = 0
   Sampling interval = 1.64896e+06,   Sampling rate = 0.00865214
   Mean = 1.07839,   Standard Deviation = 2.78557
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1619311.000 (98.22%) |*************************************************
    12.800    29286.000 ( 1.78%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (1861)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (2254)	CONF (0)	FULL (0)

Cohes:	3440
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3440
Cohe-replys merged:	47
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	506
Cohe-replys nacked with docohe:	15
Cohe-replys nacked with failed merge:	8
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 374	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2      109644           104021(   95%)          0             0.2238
Num_hit: 104021  Num_miss: 5623 Num_lat: 0
DEMAND READ	CACHE_HIT: 99       (0.032,0.001)
DEMAND READ	CACHE_MISS_COLD: 654      (0.212,0.006)
DEMAND READ	CACHE_MISS_CONF: 1151     (0.373,0.010)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1137     (0.368,0.010)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 47       (0.015,0.000)
DEMAND WRITE	CACHE_HIT: 96455    (0.911,0.880)
DEMAND WRITE	CACHE_MISS_COLD: 6        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 232      (0.002,0.002)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 231      (0.002,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 1667     (0.016,0.015)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 7332     (0.069,0.067)
DEMAND RMW	CACHE_HIT: 77       (0.122,0.001)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 223      (0.352,0.002)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 223      (0.352,0.002)
DEMAND RMW	CACHE_MISS_UPGR: 98       (0.155,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 11       (0.017,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1805 @ 175.266 [stddev 44.895]
DEMAND network miss WRITE	: 1835 @ 180.980 [stddev 55.619]
DEMAND network miss RMW	: 299 @ 195.860 [stddev 62.539]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.436 [stddev 0.738]

Statistics Record Mshr occupancy:
   Number of intervals = 7876, Max Value = 5, Min Value = 0
   Sampling interval = 1.64895e+06,   Sampling rate = 0.00477699
   Mean = 0.435823,   Standard Deviation = 0.73831
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1122007.000 (68.05%) |**********************************
     1.000    379290.000 (23.00%) |***********
     2.000    113428.000 ( 6.88%) |***
     3.000    25102.000 ( 1.52%) |
     4.000    8198.000 ( 0.50%) |
     5.000    877.000 ( 0.05%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.972 [stddev 2.715]

Statistics Record Mshr req occupancy:
   Number of intervals = 15266, Max Value = 34, Min Value = 0
   Sampling interval = 1.64895e+06,   Sampling rate = 0.00925864
   Mean = 0.97244,   Standard Deviation = 2.7149
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1617503.000 (98.10%) |*************************************************
    12.800    30219.000 ( 1.83%) |
    25.600    1180.000 ( 0.07%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (144)	MAX_COAL (20349)	CONF (0)	FULL (0)

Cohes:	3436
Cohes nacked:	3
Cohes stalled:	0
Cohe-replys:	3433
Cohe-replys merged:	1
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	95
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	13
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1880
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 7	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3        748089           640721(   86%)          0             0.2976
Num_hit: 640721  Num_miss: 107368 Num_lat: 0
DEMAND READ	CACHE_HIT: 630227   (0.979,0.842)
DEMAND READ	CACHE_MISS_COLD: 814      (0.001,0.001)
DEMAND READ	CACHE_MISS_CONF: 1099     (0.002,0.001)
DEMAND READ	CACHE_MISS_CAP: 98       (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 994      (0.002,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 10494    (0.016,0.014)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 44       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 42       (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 103744   (0.999,0.139)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 199      (0.373,0.000)
DEMAND RMW	CACHE_MISS_CAP: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_COHE: 194      (0.364,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 138      (0.259,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (0.000,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.266 [stddev 0.525]

Statistics Record Mshr occupancy:
   Number of intervals = 4763, Max Value = 4, Min Value = 0
   Sampling interval = 1.64638e+06,   Sampling rate = 0.00289361
   Mean = 0.265827,   Standard Deviation = 0.52547
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1269110.000 (77.08%) |**************************************
     1.000    322883.000 (19.61%) |*********
     2.000    48672.000 ( 2.96%) |*
     3.000    5446.000 ( 0.33%) |
     4.000    272.000 ( 0.02%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.186 [stddev 2.873]

Statistics Record Mshr req occupancy:
   Number of intervals = 15257, Max Value = 22, Min Value = 0
   Sampling interval = 1.64638e+06,   Sampling rate = 0.00926758
   Mean = 1.1856,   Standard Deviation = 2.87259
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1622139.000 (98.53%) |*************************************************
    12.800    24244.000 ( 1.47%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (505)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (680)	CONF (0)	FULL (0)

Cohes:	3722
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3722
Cohe-replys merged:	29
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	527
Cohe-replys nacked with docohe:	12
Cohe-replys nacked with failed merge:	4
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 438	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3      106497           100769(   95%)          0             0.2227
Num_hit: 100769  Num_miss: 5728 Num_lat: 0
DEMAND READ	CACHE_HIT: 104      (0.033,0.001)
DEMAND READ	CACHE_MISS_COLD: 814      (0.259,0.008)
DEMAND READ	CACHE_MISS_CONF: 1094     (0.349,0.010)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1087     (0.346,0.010)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 40       (0.013,0.000)
DEMAND WRITE	CACHE_HIT: 93496    (0.909,0.878)
DEMAND WRITE	CACHE_MISS_COLD: 5        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 188      (0.002,0.002)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 187      (0.002,0.002)
DEMAND WRITE	CACHE_MISS_UPGR: 1864     (0.018,0.018)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 7075     (0.069,0.066)
DEMAND RMW	CACHE_HIT: 50       (0.092,0.000)
DEMAND RMW	CACHE_MISS_COLD: 1        (0.002,0.000)
DEMAND RMW	CACHE_MISS_CONF: 196      (0.361,0.002)
DEMAND RMW	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COHE: 196      (0.361,0.002)
DEMAND RMW	CACHE_MISS_UPGR: 96       (0.177,0.001)
DEMAND RMW	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND RMW	CACHE_MISS_COAL: 4        (0.007,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1908 @ 180.606 [stddev 36.641]
DEMAND network miss WRITE	: 2009 @ 174.982 [stddev 44.021]
DEMAND network miss RMW	: 277 @ 192.574 [stddev 61.805]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.463 [stddev 0.759]

Statistics Record Mshr occupancy:
   Number of intervals = 8387, Max Value = 6, Min Value = 0
   Sampling interval = 1.64588e+06,   Sampling rate = 0.00509637
   Mean = 0.463025,   Standard Deviation = 0.758597
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1100675.000 (66.87%) |*********************************
     1.000    368931.000 (22.42%) |***********
     2.000    145152.000 ( 8.82%) |****
     3.000    23425.000 ( 1.42%) |
     4.000    6033.000 ( 0.37%) |
     5.000    1503.000 ( 0.09%) |
     6.000    154.000 ( 0.01%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.951 [stddev 2.487]

Statistics Record Mshr req occupancy:
   Number of intervals = 15506, Max Value = 31, Min Value = 0
   Sampling interval = 1.64588e+06,   Sampling rate = 0.00942172
   Mean = 0.950516,   Standard Deviation = 2.48692
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1620433.000 (98.45%) |*************************************************
    12.800    25087.000 ( 1.52%) |
    25.600    353.000 ( 0.02%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (93)	MAX_COAL (17235)	CONF (0)	FULL (0)

Cohes:	3722
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3722
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	64
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	3
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2055
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 1574	Stalls	Full: 0	MAX_COAL: 2210	read_match: 133
wbuf1	Coalescings: 1470	Stalls	Full: 0	MAX_COAL: 2436	read_match: 220
wbuf2	Coalescings: 2071	Stalls	Full: 0	MAX_COAL: 2207	read_match: 146
wbuf3	Coalescings: 1736	Stalls	Full: 0	MAX_COAL: 2730	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 17.7596%
bus1: Bus Utilization (time spent delivering pkts) = 15.7587%
bus2: Bus Utilization (time spent delivering pkts) = 15.1786%
bus3: Bus Utilization (time spent delivering pkts) = 22.7841%
bus4: Bus Utilization (time spent delivering pkts) = 0.0000%
bus5: Bus Utilization (time spent delivering pkts) = 0.0000%
bus6: Bus Utilization (time spent delivering pkts) = 0.0000%
bus7: Bus Utilization (time spent delivering pkts) = 0.0000%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 6780,   Max Value = 3,   Min Value = 1
   Sampling interval = 1.64892e+06,   Sampling rate = 0.00411177
   Mean = 1.05796,   Standard Deviation = 0.259421
      Bin         Value
      ---         -----
     1.000    6430.000 (94.84%) |***********************************************
     2.000    307.000 ( 4.53%) |**
     3.000    43.000 ( 0.63%) |
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 24101,   Max Value = 3,   Min Value = 1
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 1.78213,   Standard Deviation = 0.787531
      Bin         Value
      ---         -----
     1.000    10671.000 (44.28%) |**********************
     2.000    8010.000 (33.24%) |****************
     3.000    5420.000 (22.49%) |***********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 24101,   Max Value = 2,   Min Value = 2
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    24101.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 24101,   Max Value = 58,   Min Value = 20
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 27.3856,   Standard Deviation = 6.76959
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 24101,   Max Value = 58,   Min Value = 20
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 27.0983,   Standard Deviation = 6.79125
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 24101,   Max Value = 29,   Min Value = 0
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 0.841251,   Standard Deviation = 2.50499
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 10671,   Max Value = 47.5,   Min Value = 20
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0064711
   Mean = 21.11,   Standard Deviation = 2.46754
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 10671,   Max Value = 47,   Min Value = 20
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0064711
   Mean = 20.816,   Standard Deviation = 2.51723
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 10671,   Max Value = 27,   Min Value = 0
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0064711
   Mean = 0.816043,   Standard Deviation = 2.51723
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 8010,   Max Value = 57,   Min Value = 28
   Sampling interval = 1.64901e+06,   Sampling rate = 0.00485745
   Mean = 29.1592,   Standard Deviation = 2.55093
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 8010,   Max Value = 57,   Min Value = 28
   Sampling interval = 1.64901e+06,   Sampling rate = 0.00485745
   Mean = 28.8797,   Standard Deviation = 2.6006
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 8010,   Max Value = 29,   Min Value = 0
   Sampling interval = 1.64901e+06,   Sampling rate = 0.00485745
   Mean = 0.87965,   Standard Deviation = 2.6006
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 5420,   Max Value = 58,   Min Value = 36
   Sampling interval = 1.6479e+06,   Sampling rate = 0.00328904
   Mean = 37.1202,   Standard Deviation = 2.28464
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 5420,   Max Value = 58,   Min Value = 36
   Sampling interval = 1.6479e+06,   Sampling rate = 0.00328904
   Mean = 36.8341,   Standard Deviation = 2.3305
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 5420,   Max Value = 22,   Min Value = 0
   Sampling interval = 1.6479e+06,   Sampling rate = 0.00328904
   Mean = 0.834133,   Standard Deviation = 2.3305
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 24101,   Max Value = 58,   Min Value = 20
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 27.3856,   Standard Deviation = 6.76959
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 24101,   Max Value = 58,   Min Value = 20
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 27.0983,   Standard Deviation = 6.79125
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 24101,   Max Value = 29,   Min Value = 0
   Sampling interval = 1.64902e+06,   Sampling rate = 0.0146153
   Mean = 0.841251,   Standard Deviation = 2.50499
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 26157,   Max Value = 3,   Min Value = 1
   Sampling interval = 1.64899e+06,   Sampling rate = 0.0158624
   Mean = 1.75081,   Standard Deviation = 0.790963
      Bin         Value
      ---         -----
     1.000    12253.000 (46.84%) |***********************
     2.000    8169.000 (31.23%) |***************
     3.000    5735.000 (21.93%) |**********
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 26157,   Max Value = 10,   Min Value = 2
   Sampling interval = 1.64899e+06,   Sampling rate = 0.0158624
   Mean = 6.48186,   Standard Deviation = 3.97095
      Bin         Value
      ---         -----
     2.000    11503.000 (43.98%) |*********************
    10.000    14654.000 (56.02%) |****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 11503,   Max Value = 160,   Min Value = 26
   Sampling interval = 1.64899e+06,   Sampling rate = 0.00697577
   Mean = 35.9024,   Standard Deviation = 11.7002
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 11503,   Max Value = 160,   Min Value = 26
   Sampling interval = 1.64899e+06,   Sampling rate = 0.00697577
   Mean = 35.6111,   Standard Deviation = 11.7392
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 11503,   Max Value = 121,   Min Value = 0
   Sampling interval = 1.64899e+06,   Sampling rate = 0.00697577
   Mean = 3.40676,   Standard Deviation = 9.6494
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 14654,   Max Value = 175,   Min Value = 42
   Sampling interval = 1.64882e+06,   Sampling rate = 0.00888756
   Mean = 57.9668,   Standard Deviation = 14.7773
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 14654,   Max Value = 175,   Min Value = 42
   Sampling interval = 1.64882e+06,   Sampling rate = 0.00888756
   Mean = 57.7291,   Standard Deviation = 14.9071
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 14654,   Max Value = 133,   Min Value = 0
   Sampling interval = 1.64882e+06,   Sampling rate = 0.00888756
   Mean = 9.86202,   Standard Deviation = 13.3832
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 12253,   Max Value = 175,   Min Value = 26
   Sampling interval = 1.64898e+06,   Sampling rate = 0.00743064
   Mean = 42.3866,   Standard Deviation = 16.0381
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 12253,   Max Value = 175,   Min Value = 26
   Sampling interval = 1.64898e+06,   Sampling rate = 0.00743064
   Mean = 42.117,   Standard Deviation = 16.1297
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 12253,   Max Value = 133,   Min Value = 0
   Sampling interval = 1.64898e+06,   Sampling rate = 0.00743064
   Mean = 6.79768,   Standard Deviation = 12.1512
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 8169,   Max Value = 150,   Min Value = 34
   Sampling interval = 1.64899e+06,   Sampling rate = 0.00495393
   Mean = 49.9045,   Standard Deviation = 16.4898
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 8169,   Max Value = 150,   Min Value = 34
   Sampling interval = 1.64899e+06,   Sampling rate = 0.00495393
   Mean = 49.6612,   Standard Deviation = 16.5801
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 8169,   Max Value = 100,   Min Value = 0
   Sampling interval = 1.64899e+06,   Sampling rate = 0.00495393
   Mean = 7.18032,   Standard Deviation = 12.3861
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 5735,   Max Value = 170,   Min Value = 42
   Sampling interval = 1.64799e+06,   Sampling rate = 0.00348
   Mean = 58.4826,   Standard Deviation = 16.1476
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 5735,   Max Value = 170,   Min Value = 42
   Sampling interval = 1.64799e+06,   Sampling rate = 0.00348
   Mean = 58.2136,   Standard Deviation = 16.2606
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 5735,   Max Value = 118,   Min Value = 0
   Sampling interval = 1.64799e+06,   Sampling rate = 0.00348
   Mean = 7.28126,   Standard Deviation = 12.5328
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 26157,   Max Value = 175,   Min Value = 26
   Sampling interval = 1.64899e+06,   Sampling rate = 0.0158624
   Mean = 48.2636,   Standard Deviation = 17.3919
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 26157,   Max Value = 175,   Min Value = 26
   Sampling interval = 1.64899e+06,   Sampling rate = 0.0158624
   Mean = 48.0023,   Standard Deviation = 17.4822
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 26157,   Max Value = 133,   Min Value = 0
   Sampling interval = 1.64899e+06,   Sampling rate = 0.0158624
   Mean = 7.02321,   Standard Deviation = 12.3106
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0668133
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.0854606
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.0890003
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.111205
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.0754438
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.100492
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.110604
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0970789
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0928583
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0982742
Utilization of oport 0 in network Reply = 0.0421124
Utilization of oport 1 in network Reply = 0.0415775
Utilization of oport 2 in network Reply = 0.0398213
Utilization of oport 3 in network Reply = 0.0584677
Reply Network Utilization: 0.0792293
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.0358029
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.0307326
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0501829
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.0466262
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0497232
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.0475613
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.0306847
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.0332571
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.0326174
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.0496898
Utilization of oport 0 in network Request = 0.00895072
Utilization of oport 1 in network Request = 0.0079183
Utilization of oport 2 in network Request = 0.00777882
Utilization of oport 3 in network Request = 0.0118903
Req Network Utilization: 0.0316726
Total Network Utilization: 0.0554509

PROCESSOR 2 Phase 2 STATISTICS: 
Start cycle: 2145323		icount: 4341595
End cycle: 2145332		icount: 4341620

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 1 Phase 2 STATISTICS: 
Start cycle: 2145362		icount: 4180356
End cycle: 2145371		icount: 4180381

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 3 Phase 2 STATISTICS: 
Start cycle: 2145544		icount: 4281735
End cycle: 2145553		icount: 4281760

Statistics Record Active list size:
   Number of samples = 8,   Max Value = 13,   Min Value = 2
   Sampling interval = 8,   Sampling rate = 1
   Mean = 8.375,   Standard Deviation = 4.03334
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     4.000 (50.00%) |*************************
     8.000     4.000 (50.00%) |*************************
    16.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
    40.000     0.000 ( 0.00%) |
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 8,   Max Value = 3,   Min Value = 1
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1.75,   Standard Deviation = 0.707107
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 0,   Standard Deviation = 0
End of Report


Statistics Record Load queue size:
   Number of samples = 8,   Max Value = 2,   Min Value = 0
   Sampling interval = 8,   Sampling rate = 1
   Mean = 1,   Standard Deviation = 0.534522
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     8.000 (100.00%) |**************************************************
     4.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 1, BPB Bad predictions: 0, BPB Prediction rate: 1.000000
RAS Good predictions: 1, RAS Bad predictions: 2, RAS Prediction rate: 0.333333
Loads issued: 3, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 0, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 2,   Max Value = 4,   Min Value = 4
   Sampling interval = 9,   Sampling rate = 0.222222
   Mean = 4,   Standard Deviation = 0
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 87.5%
FPU utilization: 0.0%
Addr. gen. utilization: 31.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 9,   Sampling rate = 0.111111
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.219
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.320 excepts: 0.320



PROCESSOR 0 Phase 2 STATISTICS: 
Start cycle: 2145055		icount: 5241420
End cycle: 2202902		icount: 5406808

Statistics Record Active list size:
   Number of samples = 57846,   Max Value = 55,   Min Value = 2
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 46.6802,   Standard Deviation = 2.2004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    40.000 ( 0.07%) |
     8.000    90.000 ( 0.16%) |
    16.000    52.000 ( 0.09%) |
    24.000    50.000 ( 0.09%) |
    32.000    254.000 ( 0.44%) |
    40.000    57345.000 (99.13%) |*************************************************
    48.000    15.000 ( 0.03%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 57846,   Max Value = 8,   Min Value = 0
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 7.6912,   Standard Deviation = 0.57949
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 57846,   Max Value = 2,   Min Value = 0
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 0.000518618,   Standard Deviation = 0.0249416
End of Report


Statistics Record Load queue size:
   Number of samples = 57846,   Max Value = 7,   Min Value = 0
   Sampling interval = 57846,   Sampling rate = 1
   Mean = 4.13188,   Standard Deviation = 0.420925
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    296.000 ( 0.51%) |
     4.000    57550.000 (99.49%) |*************************************************
     8.000     0.000 ( 0.00%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 32977, BPB Bad predictions: 18, BPB Prediction rate: 0.999454
RAS Good predictions: 9, RAS Bad predictions: 9, RAS Prediction rate: 0.500000
Loads issued: 49385, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 27,   Max Value = 48,   Min Value = 0
   Sampling interval = 57847,   Sampling rate = 0.000466748
   Mean = 17.3704,   Standard Deviation = 16.2768
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 8,   Min Value = 8
   Sampling interval = 57847,   Sampling rate = 1.7287e-05
   Mean = 8,   Standard Deviation = 0
End of Report

ALU utilization: 100.0%
FPU utilization: 0.0%
Addr. gen. utilization: 42.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 57847,   Sampling rate = 1.7287e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.178
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.107
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.003 excepts: 0.000




TIME FOR EXECUTION:	2.20291e+06

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1             3                0(    0%)          0             1.816e-06
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: NaN [stddev NaN]

Statistics Record Mshr occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 128,   Sampling rate = 0.0078125
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean MSHR request occupancy: NaN [stddev NaN]

Statistics Record Mshr req occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 128,   Sampling rate = 0.0078125
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	0
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	0
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           3                0(    0%)          0             8.625e-06
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 201.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 122.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.786 [stddev 0.411]

Statistics Record Mshr occupancy:
   Number of intervals = 2, Max Value = 1, Min Value = 0
   Sampling interval = 281,   Sampling rate = 0.0106762
   Mean = 0.786164,   Standard Deviation = 0.411308
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    34.000 (21.38%) |**********
     1.000    125.000 (78.62%) |***************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.786 [stddev 0.411]

Statistics Record Mshr req occupancy:
   Number of intervals = 2, Max Value = 1, Min Value = 0
   Sampling interval = 281,   Sampling rate = 0.0106762
   Mean = 0.786164,   Standard Deviation = 0.411308
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    159.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	0
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	0
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2             4                0(    0%)          0             4.086e-06
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 2        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: NaN [stddev NaN]

Statistics Record Mshr occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 72,   Sampling rate = 0.0138889
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean MSHR request occupancy: NaN [stddev NaN]

Statistics Record Mshr req occupancy:
   Number of intervals = 0, Max Value = 0, Min Value = 0
   Sampling interval = 72,   Sampling rate = 0.0138889
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           4                0(    0%)          0             2.088e-05
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.250)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 2        (1.000,0.500)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 153.000 [stddev NaN]
DEMAND network miss WRITE	: 2 @ 121.500 [stddev 16.263]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.415 [stddev 0.751]

Statistics Record Mshr occupancy:
   Number of intervals = 4, Max Value = 2, Min Value = 0
   Sampling interval = 242,   Sampling rate = 0.0206612
   Mean = 1.41477,   Standard Deviation = 0.751081
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    28.000 (15.91%) |*******
     1.000    47.000 (26.70%) |*************
     2.000    101.000 (57.39%) |****************************
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.415 [stddev 0.751]

Statistics Record Mshr req occupancy:
   Number of intervals = 4, Max Value = 2, Min Value = 0
   Sampling interval = 242,   Sampling rate = 0.0206612
   Mean = 1.41477,   Standard Deviation = 0.751081
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    176.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3            39               36(   92%)          0             1.952e-05
Num_hit: 36  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 32       (0.842,0.821)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.026,0.026)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.026,0.026)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.105,0.103)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.026)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 1.000 [stddev 0.000]

Statistics Record Mshr occupancy:
   Number of intervals = 1, Max Value = 0, Min Value = 0
   Sampling interval = 310,   Sampling rate = 0.00645161
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000     0.000 ( 0.00%) |
     1.000    146.000 (100.00%) |**************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 3.801 [stddev 0.701]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 4, Min Value = 0
   Sampling interval = 310,   Sampling rate = 0.0193548
   Mean = 3.80137,   Standard Deviation = 0.700934
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    146.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           3                0(    0%)          0             1.271e-05
Num_hit: 0  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CONF: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.500,0.333)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.333)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 1 @ 134.000 [stddev NaN]
DEMAND network miss WRITE	: 1 @ 122.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 463,   Sampling rate = 0.00863931
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    34.000 (11.49%) |*****
     1.000    262.000 (88.51%) |********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.885 [stddev 0.319]

Statistics Record Mshr req occupancy:
   Number of intervals = 3, Max Value = 1, Min Value = 0
   Sampling interval = 463,   Sampling rate = 0.00863931
   Mean = 0.885135,   Standard Deviation = 0.319399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    296.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.1642%
bus1: Bus Utilization (time spent delivering pkts) = 0.1141%
bus2: Bus Utilization (time spent delivering pkts) = 0.2402%
bus3: Bus Utilization (time spent delivering pkts) = 0.1866%
bus4: Bus Utilization (time spent delivering pkts) = 0.0000%
bus5: Bus Utilization (time spent delivering pkts) = 0.0000%
bus6: Bus Utilization (time spent delivering pkts) = 0.0000%
bus7: Bus Utilization (time spent delivering pkts) = 0.0000%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 4,   Max Value = 1,   Min Value = 1
   Sampling interval = 374.5,   Sampling rate = 0.0106809
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000     4.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 5,   Max Value = 2,   Min Value = 1
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 1.2,   Standard Deviation = 0.447214
      Bin         Value
      ---         -----
     1.000     4.000 (80.00%) |****************************************
     2.000     1.000 (20.00%) |**********
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 5,   Max Value = 2,   Min Value = 2
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000     5.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 5,   Max Value = 28,   Min Value = 20
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 21.7,   Standard Deviation = 3.52846
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 5,   Max Value = 28,   Min Value = 20
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 21.6,   Standard Deviation = 3.57771
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 0,   Standard Deviation = 0
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 4,   Max Value = 20.5,   Min Value = 20
   Sampling interval = 409.5,   Sampling rate = 0.00976801
   Mean = 20.125,   Standard Deviation = 0.25
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 4,   Max Value = 20,   Min Value = 20
   Sampling interval = 409.5,   Sampling rate = 0.00976801
   Mean = 20,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 409.5,   Sampling rate = 0.00976801
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 1,   Max Value = 28,   Min Value = 28
   Sampling interval = 179.5,   Sampling rate = 0.00557103
   Mean = 28,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 1,   Max Value = 28,   Min Value = 28
   Sampling interval = 179.5,   Sampling rate = 0.00557103
   Mean = 28,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 179.5,   Sampling rate = 0.00557103
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 58,   Min Value = 36
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 58,   Min Value = 36
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 22,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 5,   Max Value = 28,   Min Value = 20
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 21.7,   Standard Deviation = 3.52846
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 5,   Max Value = 28,   Min Value = 20
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 21.6,   Standard Deviation = 3.57771
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 409.5,   Sampling rate = 0.01221
   Mean = 0,   Standard Deviation = 0
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 10,   Max Value = 2,   Min Value = 1
   Sampling interval = 449.5,   Sampling rate = 0.0222469
   Mean = 1.3,   Standard Deviation = 0.483046
      Bin         Value
      ---         -----
     1.000     7.000 (70.00%) |***********************************
     2.000     3.000 (30.00%) |***************
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 10,   Max Value = 10,   Min Value = 2
   Sampling interval = 449.5,   Sampling rate = 0.0222469
   Mean = 6.8,   Standard Deviation = 4.13118
      Bin         Value
      ---         -----
     2.000     4.000 (40.00%) |********************
    10.000     6.000 (60.00%) |******************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 4,   Max Value = 34.5,   Min Value = 26.5
   Sampling interval = 449.5,   Sampling rate = 0.00889878
   Mean = 28.5,   Standard Deviation = 4
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 4,   Max Value = 34,   Min Value = 26
   Sampling interval = 449.5,   Sampling rate = 0.00889878
   Mean = 28,   Standard Deviation = 4
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 4,   Max Value = 0,   Min Value = 0
   Sampling interval = 449.5,   Sampling rate = 0.00889878
   Mean = 0,   Standard Deviation = 0
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 6,   Max Value = 78,   Min Value = 42.5
   Sampling interval = 323.5,   Sampling rate = 0.0185471
   Mean = 58.8333,   Standard Deviation = 12.5565
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 6,   Max Value = 78,   Min Value = 42
   Sampling interval = 323.5,   Sampling rate = 0.0185471
   Mean = 58.6667,   Standard Deviation = 12.7541
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 6,   Max Value = 36,   Min Value = 0
   Sampling interval = 323.5,   Sampling rate = 0.0185471
   Mean = 14,   Standard Deviation = 14.0285
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 7,   Max Value = 78,   Min Value = 26.5
   Sampling interval = 449.5,   Sampling rate = 0.0155729
   Mean = 45.7143,   Standard Deviation = 20.9779
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 7,   Max Value = 78,   Min Value = 26
   Sampling interval = 449.5,   Sampling rate = 0.0155729
   Mean = 45.4286,   Standard Deviation = 21.2199
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 7,   Max Value = 36,   Min Value = 0
   Sampling interval = 449.5,   Sampling rate = 0.0155729
   Mean = 10.2857,   Standard Deviation = 14.5798
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 3,   Max Value = 62,   Min Value = 34.5
   Sampling interval = 227.5,   Sampling rate = 0.0131868
   Mean = 49,   Standard Deviation = 13.8112
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 3,   Max Value = 62,   Min Value = 34
   Sampling interval = 227.5,   Sampling rate = 0.0131868
   Mean = 48.6667,   Standard Deviation = 14.0475
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 3,   Max Value = 12,   Min Value = 0
   Sampling interval = 227.5,   Sampling rate = 0.0131868
   Mean = 4,   Standard Deviation = 6.9282
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 170,   Min Value = 42
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 170,   Min Value = 42
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 118,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 10,   Max Value = 78,   Min Value = 26.5
   Sampling interval = 449.5,   Sampling rate = 0.0222469
   Mean = 46.7,   Standard Deviation = 18.3926
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 10,   Max Value = 78,   Min Value = 26
   Sampling interval = 449.5,   Sampling rate = 0.0222469
   Mean = 46.4,   Standard Deviation = 18.6142
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 10,   Max Value = 36,   Min Value = 0
   Sampling interval = 449.5,   Sampling rate = 0.0222469
   Mean = 8.4,   Standard Deviation = 12.7122
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.00214296
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.000172819
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.00107148
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0027651
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.00138255
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.00027651
Utilization of oport 1 in network Reply = 0.000682635
Utilization of oport 2 in network Reply = 0.00072584
Utilization of oport 3 in network Reply = 0.000682635
Reply Network Utilization: 0.0010974
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.000345638
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.000172819
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.000345638
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.000172819
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.000172819
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.000345638
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.000345638
Utilization of oport 0 in network Request = 8.64095e-05
Utilization of oport 2 in network Request = 8.64095e-05
Utilization of oport 3 in network Request = 4.32048e-05
Req Network Utilization: 0.000211703
Total Network Utilization: 0.000654552

PROCESSOR 0 Phase -1 STATISTICS: 
Start cycle: 2202902		icount: 5406808
End cycle: 2203403		icount: 5408239

Statistics Record Active list size:
   Number of samples = 495,   Max Value = 48,   Min Value = 1
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 19.8808,   Standard Deviation = 12.2213
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    73.000 (14.75%) |*******
     8.000    168.000 (33.94%) |****************
    16.000    84.000 (16.97%) |********
    24.000    38.000 ( 7.68%) |***
    32.000    91.000 (18.38%) |*********
    40.000    40.000 ( 8.08%) |****
    48.000     1.000 ( 0.20%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 495,   Max Value = 8,   Min Value = 0
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 3.54747,   Standard Deviation = 2.56835
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 495,   Max Value = 2,   Min Value = 0
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 0.0161616,   Standard Deviation = 0.167566
End of Report


Statistics Record Load queue size:
   Number of samples = 495,   Max Value = 11,   Min Value = 0
   Sampling interval = 500,   Sampling rate = 0.99
   Mean = 0.880808,   Standard Deviation = 1.13463
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    488.000 (98.59%) |*************************************************
     4.000     3.000 ( 0.61%) |
     8.000     4.000 ( 0.81%) |
    12.000     0.000 ( 0.00%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 153, BPB Bad predictions: 30, BPB Prediction rate: 0.836066
RAS Good predictions: 12, RAS Bad predictions: 16, RAS Prediction rate: 0.428571
Loads issued: 162, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 46,   Max Value = 46,   Min Value = 0
   Sampling interval = 497,   Sampling rate = 0.0925553
   Mean = 10.4565,   Standard Deviation = 8.95348
End of Report

Exceptions: 7
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 7,   Max Value = 21,   Min Value = 2
   Sampling interval = 501,   Sampling rate = 0.0139721
   Mean = 7.57143,   Standard Deviation = 6.60447
End of Report

ALU utilization: 94.7%
FPU utilization: 0.0%
Addr. gen. utilization: 20.9%

Statistics Record Waiting for exceptions:
   Number of samples = 7,   Max Value = 0,   Min Value = 0
   Sampling interval = 501,   Sampling rate = 0.0139721
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.213
Efficiency loss from Unpredicted branch: 0.027
Efficiency loss from Shadow mappers full: 0.037
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.336 excepts: 0.037



PROCESSOR 1 Phase -1 STATISTICS: 
Start cycle: 2145371		icount: 4180381
End cycle: 2203402		icount: 4181870

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57512

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 2 Phase -1 STATISTICS: 
Start cycle: 2145332		icount: 4341620
End cycle: 2203402		icount: 4343109

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57551

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



PROCESSOR 3 Phase -1 STATISTICS: 
Start cycle: 2145553		icount: 4281760
End cycle: 2203402		icount: 4283249

Statistics Record Active list size:
   Number of samples = 512,   Max Value = 45,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 16.6445,   Standard Deviation = 10.4884
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    93.000 (18.16%) |*********
     8.000    214.000 (41.80%) |********************
    16.000    89.000 (17.38%) |********
    24.000    43.000 ( 8.40%) |****
    32.000    53.000 (10.35%) |*****
    40.000    20.000 ( 3.91%) |*
    48.000     0.000 ( 0.00%) |
    56.000     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
End of Report


Statistics Record Speculation level:
   Number of samples = 512,   Max Value = 8,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 2.96875,   Standard Deviation = 2.34396
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 512,   Max Value = 2,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.015625,   Standard Deviation = 0.164781
End of Report


Statistics Record Load queue size:
   Number of samples = 512,   Max Value = 13,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.986513
   Mean = 0.871094,   Standard Deviation = 1.28326
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    504.000 (98.44%) |*************************************************
     4.000     3.000 ( 0.59%) |
     8.000     3.000 ( 0.59%) |
    12.000     2.000 ( 0.39%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 139, BPB Bad predictions: 43, BPB Prediction rate: 0.763736
RAS Good predictions: 11, RAS Bad predictions: 19, RAS Prediction rate: 0.366667
Loads issued: 157, speced: 0, limbos: 0, unlimbos: 0, redos: 0, kills: 0
Memory unit fwds: 1, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 61,   Max Value = 35,   Min Value = 0
   Sampling interval = 515,   Sampling rate = 0.118447
   Mean = 8.98361,   Standard Deviation = 8.05914
End of Report

Exceptions: 5
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 1
Cycles since last graduation: 57330

Statistics Record Exception flushes:
   Number of samples = 5,   Max Value = 25,   Min Value = 4
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 10.8,   Standard Deviation = 8.43801
End of Report

ALU utilization: 93.3%
FPU utilization: 0.0%
Addr. gen. utilization: 20.2%

Statistics Record Waiting for exceptions:
   Number of samples = 5,   Max Value = 0,   Min Value = 0
   Sampling interval = 519,   Sampling rate = 0.00963391
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,NaN) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.000
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.000
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.228
Efficiency loss from Unpredicted branch: 0.018
Efficiency loss from Shadow mappers full: 0.025
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.368 excepts: 0.036



