--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3495037 paths analyzed, 450 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.243ns.
--------------------------------------------------------------------------------
Slack:                  0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_result_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.199ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_result_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.B4      net (fanout=16)       1.959   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_5_dpot
                                                       testSM/M_error_result_q_5
    -------------------------------------------------  ---------------------------
    Total                                     19.199ns (5.934ns logic, 13.265ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_result_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.183ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_result_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.A4      net (fanout=16)       1.943   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_4_dpot
                                                       testSM/M_error_result_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.183ns (5.934ns logic, 13.249ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.124ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y46.A5      net (fanout=2)        0.694   testSM/_n0719_inv9
    SLICE_X15Y46.A       Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X21Y39.A1      net (fanout=14)       1.940   testSM/_n0719_inv9_rstpot1
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.124ns (5.958ns logic, 13.166ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_result_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.122ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_result_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.C5      net (fanout=16)       1.882   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_6_dpot
                                                       testSM/M_error_result_q_6
    -------------------------------------------------  ---------------------------
    Total                                     19.122ns (5.934ns logic, 13.188ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.059ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.B4      net (fanout=16)       1.959   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_5_dpot
                                                       testSM/M_error_result_q_5
    -------------------------------------------------  ---------------------------
    Total                                     19.059ns (5.934ns logic, 13.125ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.043ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.A4      net (fanout=16)       1.943   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_4_dpot
                                                       testSM/M_error_result_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.043ns (5.934ns logic, 13.109ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_result_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.039ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_result_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.D6      net (fanout=16)       1.799   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_7_dpot
                                                       testSM/M_error_result_q_7
    -------------------------------------------------  ---------------------------
    Total                                     19.039ns (5.934ns logic, 13.105ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_b_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.030ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_b_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.B4      net (fanout=16)       1.766   testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_1_dpot
                                                       testSM/M_error_b_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.030ns (5.958ns logic, 13.072ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.984ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y46.A5      net (fanout=2)        0.694   testSM/_n0719_inv9
    SLICE_X15Y46.A       Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X21Y39.A1      net (fanout=14)       1.940   testSM/_n0719_inv9_rstpot1
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.984ns (5.958ns logic, 13.026ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.982ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.C5      net (fanout=16)       1.882   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_6_dpot
                                                       testSM/M_error_result_q_6
    -------------------------------------------------  ---------------------------
    Total                                     18.982ns (5.934ns logic, 13.048ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  0.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.082ns (Levels of Logic = 9)
  Clock Path Skew:      0.069ns (0.681 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M6        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X14Y42.C5      net (fanout=2)        1.332   n0005[6]
    SLICE_X14Y42.C       Tilo                  0.235   N21
                                                       Mmux_result146_1
    SLICE_X13Y45.A3      net (fanout=2)        1.509   Mmux_result146
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.082ns (5.944ns logic, 13.138ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.052ns (Levels of Logic = 9)
  Clock Path Skew:      0.069ns (0.681 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M3        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X8Y38.A5       net (fanout=1)        0.876   n0005[3]
    SLICE_X8Y38.A        Tilo                  0.254   testSM/result[7]_GND_3_o_equal_228_o
                                                       Mmux_result88
    SLICE_X13Y45.A2      net (fanout=11)       1.916   result[3]
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     19.052ns (5.963ns logic, 13.089ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  1.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.899ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.B4      net (fanout=16)       1.959   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_5_dpot
                                                       testSM/M_error_result_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.899ns (5.934ns logic, 12.965ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  1.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.899ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.D6      net (fanout=16)       1.799   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_7_dpot
                                                       testSM/M_error_result_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.899ns (5.934ns logic, 12.965ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  1.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_b_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.890ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_b_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.B4      net (fanout=16)       1.766   testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_1_dpot
                                                       testSM/M_error_b_q_1
    -------------------------------------------------  ---------------------------
    Total                                     18.890ns (5.958ns logic, 12.932ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  1.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.883ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.A4      net (fanout=16)       1.943   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_4_dpot
                                                       testSM/M_error_result_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.883ns (5.934ns logic, 12.949ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  1.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_b_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.912ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_b_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.D5      net (fanout=16)       1.648   testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_3_dpot
                                                       testSM/M_error_b_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.912ns (5.958ns logic, 12.954ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.942ns (Levels of Logic = 9)
  Clock Path Skew:      0.033ns (0.681 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M6        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X14Y42.C5      net (fanout=2)        1.332   n0005[6]
    SLICE_X14Y42.C       Tilo                  0.235   N21
                                                       Mmux_result146_1
    SLICE_X13Y45.A3      net (fanout=2)        1.509   Mmux_result146
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.942ns (5.944ns logic, 12.998ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  1.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.958ns (Levels of Logic = 9)
  Clock Path Skew:      0.069ns (0.681 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M4        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X6Y45.A1       net (fanout=2)        1.438   n0005[4]
    SLICE_X6Y45.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_228_o<7>1
                                                       Mmux_result108
    SLICE_X13Y45.A4      net (fanout=17)       1.279   result[4]
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.958ns (5.944ns logic, 13.014ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.912ns (Levels of Logic = 9)
  Clock Path Skew:      0.033ns (0.681 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M3        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X8Y38.A5       net (fanout=1)        0.876   n0005[3]
    SLICE_X8Y38.A        Tilo                  0.254   testSM/result[7]_GND_3_o_equal_228_o
                                                       Mmux_result88
    SLICE_X13Y45.A2      net (fanout=11)       1.916   result[3]
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.912ns (5.963ns logic, 12.949ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  1.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_b_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.824ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_b_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y46.A5      net (fanout=2)        0.694   testSM/_n0719_inv9
    SLICE_X15Y46.A       Tilo                  0.259   M_testSM_errorA[7]
                                                       testSM/_n0719_inv9_rstpot_1
    SLICE_X21Y39.A1      net (fanout=14)       1.940   testSM/_n0719_inv9_rstpot1
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_0_dpot
                                                       testSM/M_error_b_q_0
    -------------------------------------------------  ---------------------------
    Total                                     18.824ns (5.958ns logic, 12.866ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  1.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.822ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.C5      net (fanout=16)       1.882   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_6_dpot
                                                       testSM/M_error_result_q_6
    -------------------------------------------------  ---------------------------
    Total                                     18.822ns (5.934ns logic, 12.888ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  1.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_b_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.821ns (Levels of Logic = 9)
  Clock Path Skew:      -0.011ns (0.289 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_b_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y37.C2      net (fanout=83)       1.950   M_state_q_FSM_FFd3
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.C6      net (fanout=16)       1.557   testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_2_dpot
                                                       testSM/M_error_b_q_2
    -------------------------------------------------  ---------------------------
    Total                                     18.821ns (5.958ns logic, 12.863ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  1.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_b_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.772ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_b_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.D5      net (fanout=16)       1.648   testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_3_dpot
                                                       testSM/M_error_b_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.772ns (5.958ns logic, 12.814ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_result_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.739ns (Levels of Logic = 9)
  Clock Path Skew:      -0.052ns (0.596 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_result_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.D6      net (fanout=16)       1.799   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_7_dpot
                                                       testSM/M_error_result_q_7
    -------------------------------------------------  ---------------------------
    Total                                     18.739ns (5.934ns logic, 12.805ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  1.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.818ns (Levels of Logic = 9)
  Clock Path Skew:      0.033ns (0.681 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y37.C3      net (fanout=87)       1.810   M_state_q_FSM_FFd5
    SLICE_X20Y37.C       Tilo                  0.255   io_led_9_OBUF
                                                       testSM/M_state_q__n1377<16>1
    DSP48_X0Y9.A1        net (fanout=5)        1.960   M_testSM_b[1]
    DSP48_X0Y9.M4        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X6Y45.A1       net (fanout=2)        1.438   n0005[4]
    SLICE_X6Y45.A        Tilo                  0.235   testSM/result[7]_GND_3_o_equal_228_o<7>1
                                                       Mmux_result108
    SLICE_X13Y45.A4      net (fanout=17)       1.279   result[4]
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.818ns (5.944ns logic, 12.874ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_error_b_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.730ns (Levels of Logic = 9)
  Clock Path Skew:      -0.054ns (0.594 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_error_b_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.B4      net (fanout=16)       1.766   testSM/_n0719_inv9_rstpot
    SLICE_X21Y39.CLK     Tas                   0.373   M_testSM_errorB[3]
                                                       testSM/M_error_b_q_1_dpot
                                                       testSM/M_error_b_q_1
    -------------------------------------------------  ---------------------------
    Total                                     18.730ns (5.958ns logic, 12.772ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  1.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_result_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.762ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_result_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y36.C4      net (fanout=83)       1.798   M_state_q_FSM_FFd3
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.B4      net (fanout=16)       1.959   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_5_dpot
                                                       testSM/M_error_result_q_5
    -------------------------------------------------  ---------------------------
    Total                                     18.762ns (5.934ns logic, 12.828ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  1.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd3 (FF)
  Destination:          testSM/M_error_result_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.746ns (Levels of Logic = 9)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd3 to testSM/M_error_result_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_state_q_FSM_FFd4
                                                       testSM/M_state_q_FSM_FFd3
    SLICE_X20Y36.C4      net (fanout=83)       1.798   M_state_q_FSM_FFd3
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M1        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X7Y40.A4       net (fanout=1)        1.147   n0005[1]
    SLICE_X7Y40.A        Tilo                  0.259   testSM/N24
                                                       Mmux_result49
    SLICE_X12Y46.A3      net (fanout=16)       2.253   result[1]
    SLICE_X12Y46.A       Tilo                  0.254   testSM/result[7]_GND_3_o_equal_4_o
                                                       testSM/result[7]_PWR_3_o_equal_270_o<7>11
    SLICE_X13Y41.A1      net (fanout=11)       1.464   testSM/result[7]_PWR_3_o_equal_270_o<7>1
    SLICE_X13Y41.A       Tilo                  0.259   testSM/M_state_q_FSM_FFd4-In1
                                                       testSM/result[7]_GND_3_o_equal_130_o<7>1
    SLICE_X12Y42.D2      net (fanout=4)        1.615   testSM/result[7]_GND_3_o_equal_130_o
    SLICE_X12Y42.D       Tilo                  0.254   testSM/_n0719_inv7
                                                       testSM/_n0719_inv6
    SLICE_X12Y42.C6      net (fanout=1)        0.143   testSM/_n0719_inv7
    SLICE_X12Y42.C       Tilo                  0.255   testSM/_n0719_inv7
                                                       testSM/_n0719_inv8
    SLICE_X15Y47.A4      net (fanout=2)        0.774   testSM/_n0719_inv9
    SLICE_X15Y47.A       Tilo                  0.259   M_testSM_errorAlufn[2]
                                                       testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.A4      net (fanout=16)       1.943   testSM/_n0719_inv9_rstpot
    SLICE_X22Y38.CLK     Tas                   0.349   M_testSM_errorResult[7]
                                                       testSM/M_error_result_q_4_dpot
                                                       testSM/M_error_result_q_4
    -------------------------------------------------  ---------------------------
    Total                                     18.746ns (5.934ns logic, 12.812ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               testSM/M_state_q_FSM_FFd5 (FF)
  Destination:          testSM/M_counter_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.782ns (Levels of Logic = 9)
  Clock Path Skew:      0.033ns (0.681 - 0.648)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: testSM/M_state_q_FSM_FFd5 to testSM/M_counter_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y36.AQ       Tcko                  0.525   M_state_q_FSM_FFd5
                                                       testSM/M_state_q_FSM_FFd5
    SLICE_X20Y36.C2      net (fanout=87)       1.935   M_state_q_FSM_FFd5
    SLICE_X20Y36.C       Tilo                  0.255   io_led_8_OBUF
                                                       testSM/M_state_q__n1377<15>2
    DSP48_X0Y9.A0        net (fanout=5)        1.675   M_testSM_b[0]
    DSP48_X0Y9.M6        Tdspdo_A_M            3.265   multiplier/Mmult_n0005
                                                       multiplier/Mmult_n0005
    SLICE_X14Y42.C5      net (fanout=2)        1.332   n0005[6]
    SLICE_X14Y42.C       Tilo                  0.235   N21
                                                       Mmux_result146_1
    SLICE_X13Y45.A3      net (fanout=2)        1.509   Mmux_result146
    SLICE_X13Y45.A       Tilo                  0.259   testSM/Mmux_M_counter_d11413
                                                       testSM/result[7]_GND_3_o_equal_46_o<7>11
    SLICE_X9Y41.A2       net (fanout=6)        1.629   testSM/result[7]_GND_3_o_equal_46_o<7>1
    SLICE_X9Y41.A        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D3       net (fanout=1)        0.391   testSM/Mmux_M_counter_d102123
    SLICE_X9Y41.D        Tilo                  0.259   testSM/Mmux_M_counter_d102124
                                                       testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C2      net (fanout=1)        1.350   testSM/Mmux_M_counter_d102124
    SLICE_X12Y48.C       Tilo                  0.255   testSM/Mmux_M_counter_d102122
                                                       testSM/Mmux_M_counter_d102127
    SLICE_X11Y53.A3      net (fanout=2)        1.346   testSM/Mmux_M_counter_d10212
    SLICE_X11Y53.A       Tilo                  0.259   testSM/M_counter_q[2]
                                                       testSM/Mmux_M_counter_d10211_1
    SLICE_X9Y54.A2       net (fanout=12)       1.671   testSM/Mmux_M_counter_d10211
    SLICE_X9Y54.CLK      Tas                   0.373   testSM/M_counter_q[6]
                                                       testSM/Mmux_M_counter_d1261
                                                       testSM/M_counter_q_3
    -------------------------------------------------  ---------------------------
    Total                                     18.782ns (5.944ns logic, 12.838ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_0/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_2/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[3]/CLK
  Logical resource: M_errorCounter_q_3/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_4/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_5/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_6/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[7]/CLK
  Logical resource: M_errorCounter_q_7/CK
  Location pin: SLICE_X16Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_8/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_9/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_10/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[11]/CLK
  Logical resource: M_errorCounter_q_11/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_12/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_13/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_14/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[15]/CLK
  Logical resource: M_errorCounter_q_15/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_16/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_17/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_18/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[19]/CLK
  Logical resource: M_errorCounter_q_19/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_20/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_21/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_22/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errorCounter_q[23]/CLK
  Logical resource: M_errorCounter_q_23/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testSM_errorA[3]/CLK
  Logical resource: testSM/M_error_a_q_0/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testSM_errorA[3]/CLK
  Logical resource: testSM/M_error_a_q_1/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testSM_errorA[3]/CLK
  Logical resource: testSM/M_error_a_q_2/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_testSM_errorA[3]/CLK
  Logical resource: testSM/M_error_a_q_3/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5/CLK
  Logical resource: testSM/M_state_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.243|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3495037 paths, 0 nets, and 1499 connections

Design statistics:
   Minimum period:  19.243ns{1}   (Maximum frequency:  51.967MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 19 13:49:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



