library ieee:
use ieee.std_logic_1164.all;

entity ejemplo1 is
port (a,b: in std_logic;
		c:		out std_logic);
end;

architecture arq of ejemplo1 is
begin
	c <= a and b;
end architecture;