multiline_comment|/*&n; *  icu.c, Interrupt Control Unit routines for the NEC VR4100 series.&n; *&n; *  Copyright (C) 2001-2002  MontaVista Software Inc.&n; *    Author: Yoichi Yuasa &lt;yyuasa@mvista.com or source@mvista.com&gt;&n; *  Copyright (C) 2003-2004  Yoichi Yuasa &lt;yuasa@hh.iij4u.or.jp&gt;&n; *  Copyright (C) 2005 Ralf Baechle (ralf@linux-mips.org)&n; *&n; *  This program is free software; you can redistribute it and/or modify&n; *  it under the terms of the GNU General Public License as published by&n; *  the Free Software Foundation; either version 2 of the License, or&n; *  (at your option) any later version.&n; *&n; *  This program is distributed in the hope that it will be useful,&n; *  but WITHOUT ANY WARRANTY; without even the implied warranty of&n; *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; *  GNU General Public License for more details.&n; *&n; *  You should have received a copy of the GNU General Public License&n; *  along with this program; if not, write to the Free Software&n; *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA&n; */
multiline_comment|/*&n; * Changes:&n; *  MontaVista Software Inc. &lt;yyuasa@mvista.com&gt; or &lt;source@mvista.com&gt;&n; *  - New creation, NEC VR4122 and VR4131 are supported.&n; *  - Added support for NEC VR4111 and VR4121.&n; *&n; *  Yoichi Yuasa &lt;yuasa@hh.iij4u.or.jp&gt;&n; *  - Coped with INTASSIGN of NEC VR4133.&n; */
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;linux/irq.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/smp.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;asm/cpu.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/irq_cpu.h&gt;
macro_line|#include &lt;asm/vr41xx/vr41xx.h&gt;
r_extern
id|asmlinkage
r_void
id|vr41xx_handle_interrupt
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|init_vr41xx_giuint_irq
c_func
(paren
r_void
)paren
suffix:semicolon
r_extern
r_void
id|giuint_irq_dispatch
c_func
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
suffix:semicolon
DECL|variable|icu1_base
r_static
r_uint32
id|icu1_base
suffix:semicolon
DECL|variable|icu2_base
r_static
r_uint32
id|icu2_base
suffix:semicolon
DECL|variable|icu_cascade
r_static
r_struct
id|irqaction
id|icu_cascade
op_assign
(brace
dot
id|handler
op_assign
id|no_action
comma
dot
id|mask
op_assign
id|CPU_MASK_NONE
comma
dot
id|name
op_assign
l_string|&quot;cascade&quot;
comma
)brace
suffix:semicolon
DECL|variable|sysint1_assign
r_static
r_int
r_char
id|sysint1_assign
(braket
l_int|16
)braket
op_assign
(brace
l_int|0
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
suffix:semicolon
DECL|variable|sysint2_assign
r_static
r_int
r_char
id|sysint2_assign
(braket
l_int|16
)braket
op_assign
(brace
l_int|2
comma
l_int|0
comma
l_int|3
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
suffix:semicolon
DECL|macro|SYSINT1REG_TYPE1
mdefine_line|#define SYSINT1REG_TYPE1&t;KSEG1ADDR(0x0b000080)
DECL|macro|SYSINT2REG_TYPE1
mdefine_line|#define SYSINT2REG_TYPE1&t;KSEG1ADDR(0x0b000200)
DECL|macro|SYSINT1REG_TYPE2
mdefine_line|#define SYSINT1REG_TYPE2&t;KSEG1ADDR(0x0f000080)
DECL|macro|SYSINT2REG_TYPE2
mdefine_line|#define SYSINT2REG_TYPE2&t;KSEG1ADDR(0x0f0000a0)
DECL|macro|SYSINT1REG
mdefine_line|#define SYSINT1REG&t;0x00
DECL|macro|PIUINTREG
mdefine_line|#define PIUINTREG&t;0x02
DECL|macro|INTASSIGN0
mdefine_line|#define INTASSIGN0&t;0x04
DECL|macro|INTASSIGN1
mdefine_line|#define INTASSIGN1&t;0x06
DECL|macro|GIUINTLREG
mdefine_line|#define GIUINTLREG&t;0x08
DECL|macro|DSIUINTREG
mdefine_line|#define DSIUINTREG&t;0x0a
DECL|macro|MSYSINT1REG
mdefine_line|#define MSYSINT1REG&t;0x0c
DECL|macro|MPIUINTREG
mdefine_line|#define MPIUINTREG&t;0x0e
DECL|macro|MAIUINTREG
mdefine_line|#define MAIUINTREG&t;0x10
DECL|macro|MKIUINTREG
mdefine_line|#define MKIUINTREG&t;0x12
DECL|macro|MGIUINTLREG
mdefine_line|#define MGIUINTLREG&t;0x14
DECL|macro|MDSIUINTREG
mdefine_line|#define MDSIUINTREG&t;0x16
DECL|macro|NMIREG
mdefine_line|#define NMIREG&t;&t;0x18
DECL|macro|SOFTREG
mdefine_line|#define SOFTREG&t;&t;0x1a
DECL|macro|INTASSIGN2
mdefine_line|#define INTASSIGN2&t;0x1c
DECL|macro|INTASSIGN3
mdefine_line|#define INTASSIGN3&t;0x1e
DECL|macro|SYSINT2REG
mdefine_line|#define SYSINT2REG&t;0x00
DECL|macro|GIUINTHREG
mdefine_line|#define GIUINTHREG&t;0x02
DECL|macro|FIRINTREG
mdefine_line|#define FIRINTREG&t;0x04
DECL|macro|MSYSINT2REG
mdefine_line|#define MSYSINT2REG&t;0x06
DECL|macro|MGIUINTHREG
mdefine_line|#define MGIUINTHREG&t;0x08
DECL|macro|MFIRINTREG
mdefine_line|#define MFIRINTREG&t;0x0a
DECL|macro|PCIINTREG
mdefine_line|#define PCIINTREG&t;0x0c
DECL|macro|PCIINT0
mdefine_line|#define PCIINT0&t;0x0001
DECL|macro|SCUINTREG
mdefine_line|#define SCUINTREG&t;0x0e
DECL|macro|SCUINT0
mdefine_line|#define SCUINT0&t;0x0001
DECL|macro|CSIINTREG
mdefine_line|#define CSIINTREG&t;0x10
DECL|macro|MPCIINTREG
mdefine_line|#define MPCIINTREG&t;0x12
DECL|macro|MSCUINTREG
mdefine_line|#define MSCUINTREG&t;0x14
DECL|macro|MCSIINTREG
mdefine_line|#define MCSIINTREG&t;0x16
DECL|macro|BCUINTREG
mdefine_line|#define BCUINTREG&t;0x18
DECL|macro|BCUINTR
mdefine_line|#define BCUINTR&t;0x0001
DECL|macro|MBCUINTREG
mdefine_line|#define MBCUINTREG&t;0x1a
DECL|macro|SYSINT1_IRQ_TO_PIN
mdefine_line|#define SYSINT1_IRQ_TO_PIN(x)&t;((x) - SYSINT1_IRQ_BASE)&t;/* Pin 0-15 */
DECL|macro|SYSINT2_IRQ_TO_PIN
mdefine_line|#define SYSINT2_IRQ_TO_PIN(x)&t;((x) - SYSINT2_IRQ_BASE)&t;/* Pin 0-15 */
DECL|macro|read_icu1
mdefine_line|#define read_icu1(offset)&t;readw(icu1_base + (offset))
DECL|macro|write_icu1
mdefine_line|#define write_icu1(val, offset)&t;writew((val), icu1_base + (offset))
DECL|macro|read_icu2
mdefine_line|#define read_icu2(offset)&t;readw(icu2_base + (offset))
DECL|macro|write_icu2
mdefine_line|#define write_icu2(val, offset)&t;writew((val), icu2_base + (offset))
DECL|macro|INTASSIGN_MAX
mdefine_line|#define INTASSIGN_MAX&t;4
DECL|macro|INTASSIGN_MASK
mdefine_line|#define INTASSIGN_MASK&t;0x0007
DECL|function|set_icu1
r_static
r_inline
r_uint16
id|set_icu1
c_func
(paren
r_uint8
id|offset
comma
r_uint16
id|set
)paren
(brace
r_uint16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu1
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_or_assign
id|set
suffix:semicolon
id|write_icu1
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|clear_icu1
r_static
r_inline
r_uint16
id|clear_icu1
c_func
(paren
r_uint8
id|offset
comma
r_uint16
id|clear
)paren
(brace
r_uint16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu1
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_and_assign
op_complement
id|clear
suffix:semicolon
id|write_icu1
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|set_icu2
r_static
r_inline
r_uint16
id|set_icu2
c_func
(paren
r_uint8
id|offset
comma
r_uint16
id|set
)paren
(brace
r_uint16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu2
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_or_assign
id|set
suffix:semicolon
id|write_icu2
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
DECL|function|clear_icu2
r_static
r_inline
r_uint16
id|clear_icu2
c_func
(paren
r_uint8
id|offset
comma
r_uint16
id|clear
)paren
(brace
r_uint16
id|res
suffix:semicolon
id|res
op_assign
id|read_icu2
c_func
(paren
id|offset
)paren
suffix:semicolon
id|res
op_and_assign
op_complement
id|clear
suffix:semicolon
id|write_icu2
c_func
(paren
id|res
comma
id|offset
)paren
suffix:semicolon
r_return
id|res
suffix:semicolon
)brace
multiline_comment|/*=======================================================================*/
DECL|function|vr41xx_enable_piuint
r_void
id|vr41xx_enable_piuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|PIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4111
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4121
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|set_icu1
c_func
(paren
id|MPIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_piuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_piuint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_piuint
r_void
id|vr41xx_disable_piuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|PIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4111
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4121
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|clear_icu1
c_func
(paren
id|MPIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_piuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_piuint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_aiuint
r_void
id|vr41xx_enable_aiuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|AIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4111
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4121
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|set_icu1
c_func
(paren
id|MAIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_aiuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_aiuint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_aiuint
r_void
id|vr41xx_disable_aiuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|AIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4111
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4121
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|clear_icu1
c_func
(paren
id|MAIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_aiuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_aiuint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_kiuint
r_void
id|vr41xx_enable_kiuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|KIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4111
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4121
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|set_icu1
c_func
(paren
id|MKIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_kiuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_kiuint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_kiuint
r_void
id|vr41xx_disable_kiuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|KIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4111
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4121
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|clear_icu1
c_func
(paren
id|MKIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_kiuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_kiuint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_dsiuint
r_void
id|vr41xx_enable_dsiuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|DSIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|set_icu1
c_func
(paren
id|MDSIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|variable|vr41xx_enable_dsiuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_dsiuint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_dsiuint
r_void
id|vr41xx_disable_dsiuint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|DSIU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|clear_icu1
c_func
(paren
id|MDSIUINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|variable|vr41xx_disable_dsiuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_dsiuint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_firint
r_void
id|vr41xx_enable_firint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|FIR_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|set_icu2
c_func
(paren
id|MFIRINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|variable|vr41xx_enable_firint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_firint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_firint
r_void
id|vr41xx_disable_firint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|FIR_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|clear_icu2
c_func
(paren
id|MFIRINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
DECL|variable|vr41xx_disable_firint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_firint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_pciint
r_void
id|vr41xx_enable_pciint
c_func
(paren
r_void
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|PCI_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
id|PCIINT0
comma
id|MPCIINTREG
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_pciint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_pciint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_pciint
r_void
id|vr41xx_disable_pciint
c_func
(paren
r_void
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|PCI_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0
comma
id|MPCIINTREG
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_pciint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_pciint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_scuint
r_void
id|vr41xx_enable_scuint
c_func
(paren
r_void
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|SCU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
id|SCUINT0
comma
id|MSCUINTREG
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_scuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_scuint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_scuint
r_void
id|vr41xx_disable_scuint
c_func
(paren
r_void
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|SCU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0
comma
id|MSCUINTREG
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_scuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_scuint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_csiint
r_void
id|vr41xx_enable_csiint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|CSI_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|set_icu2
c_func
(paren
id|MCSIINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_csiint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_csiint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_csiint
r_void
id|vr41xx_disable_csiint
c_func
(paren
r_uint16
id|mask
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|CSI_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|clear_icu2
c_func
(paren
id|MCSIINTREG
comma
id|mask
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_csiint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_csiint
)paren
suffix:semicolon
DECL|function|vr41xx_enable_bcuint
r_void
id|vr41xx_enable_bcuint
c_func
(paren
r_void
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|BCU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
id|BCUINTR
comma
id|MBCUINTREG
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_enable_bcuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_enable_bcuint
)paren
suffix:semicolon
DECL|function|vr41xx_disable_bcuint
r_void
id|vr41xx_disable_bcuint
c_func
(paren
r_void
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|BCU_IRQ
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_eq
id|CPU_VR4122
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4131
op_logical_or
id|current_cpu_data.cputype
op_eq
id|CPU_VR4133
)paren
(brace
id|spin_lock_irqsave
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0
comma
id|MBCUINTREG
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|desc-&gt;lock
comma
id|flags
)paren
suffix:semicolon
)brace
)brace
DECL|variable|vr41xx_disable_bcuint
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_disable_bcuint
)paren
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|startup_sysint1_irq
r_static
r_int
r_int
id|startup_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT1_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|function|shutdown_sysint1_irq
r_static
r_void
id|shutdown_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|clear_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT1_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
DECL|function|enable_sysint1_irq
r_static
r_void
id|enable_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT1_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
DECL|macro|disable_sysint1_irq
mdefine_line|#define disable_sysint1_irq&t;shutdown_sysint1_irq
DECL|macro|ack_sysint1_irq
mdefine_line|#define ack_sysint1_irq&t;&t;shutdown_sysint1_irq
DECL|function|end_sysint1_irq
r_static
r_void
id|end_sysint1_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|set_icu1
c_func
(paren
id|MSYSINT1REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT1_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
DECL|variable|sysint1_irq_type
r_static
r_struct
id|hw_interrupt_type
id|sysint1_irq_type
op_assign
(brace
dot
r_typename
op_assign
l_string|&quot;SYSINT1&quot;
comma
dot
id|startup
op_assign
id|startup_sysint1_irq
comma
dot
id|shutdown
op_assign
id|shutdown_sysint1_irq
comma
dot
id|enable
op_assign
id|enable_sysint1_irq
comma
dot
id|disable
op_assign
id|disable_sysint1_irq
comma
dot
id|ack
op_assign
id|ack_sysint1_irq
comma
dot
id|end
op_assign
id|end_sysint1_irq
comma
)brace
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|startup_sysint2_irq
r_static
r_int
r_int
id|startup_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT2_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
multiline_comment|/* never anything pending */
)brace
DECL|function|shutdown_sysint2_irq
r_static
r_void
id|shutdown_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|clear_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT2_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
DECL|function|enable_sysint2_irq
r_static
r_void
id|enable_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
id|set_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT2_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
DECL|macro|disable_sysint2_irq
mdefine_line|#define disable_sysint2_irq&t;shutdown_sysint2_irq
DECL|macro|ack_sysint2_irq
mdefine_line|#define ack_sysint2_irq&t;&t;shutdown_sysint2_irq
DECL|function|end_sysint2_irq
r_static
r_void
id|end_sysint2_irq
c_func
(paren
r_int
r_int
id|irq
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|irq_desc
(braket
id|irq
)braket
dot
id|status
op_amp
(paren
id|IRQ_DISABLED
op_or
id|IRQ_INPROGRESS
)paren
)paren
)paren
id|set_icu2
c_func
(paren
id|MSYSINT2REG
comma
(paren
r_uint16
)paren
l_int|1
op_lshift
id|SYSINT2_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
)paren
suffix:semicolon
)brace
DECL|variable|sysint2_irq_type
r_static
r_struct
id|hw_interrupt_type
id|sysint2_irq_type
op_assign
(brace
dot
r_typename
op_assign
l_string|&quot;SYSINT2&quot;
comma
dot
id|startup
op_assign
id|startup_sysint2_irq
comma
dot
id|shutdown
op_assign
id|shutdown_sysint2_irq
comma
dot
id|enable
op_assign
id|enable_sysint2_irq
comma
dot
id|disable
op_assign
id|disable_sysint2_irq
comma
dot
id|ack
op_assign
id|ack_sysint2_irq
comma
dot
id|end
op_assign
id|end_sysint2_irq
comma
)brace
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|set_sysint1_assign
r_static
r_inline
r_int
id|set_sysint1_assign
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_char
id|assign
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|irq
suffix:semicolon
r_uint16
id|intassign0
comma
id|intassign1
suffix:semicolon
r_int
r_int
id|pin
suffix:semicolon
id|pin
op_assign
id|SYSINT1_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|desc-&gt;lock
)paren
suffix:semicolon
id|intassign0
op_assign
id|read_icu1
c_func
(paren
id|INTASSIGN0
)paren
suffix:semicolon
id|intassign1
op_assign
id|read_icu1
c_func
(paren
id|INTASSIGN1
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|pin
)paren
(brace
r_case
l_int|0
suffix:colon
id|intassign0
op_and_assign
op_complement
id|INTASSIGN_MASK
suffix:semicolon
id|intassign0
op_or_assign
(paren
r_uint16
)paren
id|assign
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|intassign0
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|3
)paren
suffix:semicolon
id|intassign0
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|3
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|2
suffix:colon
id|intassign0
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|6
)paren
suffix:semicolon
id|intassign0
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|6
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|intassign0
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|9
)paren
suffix:semicolon
id|intassign0
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|9
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
suffix:colon
id|intassign0
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|12
)paren
suffix:semicolon
id|intassign0
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|12
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|9
suffix:colon
id|intassign1
op_and_assign
op_complement
id|INTASSIGN_MASK
suffix:semicolon
id|intassign1
op_or_assign
(paren
r_uint16
)paren
id|assign
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|11
suffix:colon
id|intassign1
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|6
)paren
suffix:semicolon
id|intassign1
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|6
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|12
suffix:colon
id|intassign1
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|9
)paren
suffix:semicolon
id|intassign1
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|9
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
id|sysint1_assign
(braket
id|pin
)braket
op_assign
id|assign
suffix:semicolon
id|write_icu1
c_func
(paren
id|intassign0
comma
id|INTASSIGN0
)paren
suffix:semicolon
id|write_icu1
c_func
(paren
id|intassign1
comma
id|INTASSIGN1
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|desc-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|set_sysint2_assign
r_static
r_inline
r_int
id|set_sysint2_assign
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_char
id|assign
)paren
(brace
id|irq_desc_t
op_star
id|desc
op_assign
id|irq_desc
op_plus
id|irq
suffix:semicolon
r_uint16
id|intassign2
comma
id|intassign3
suffix:semicolon
r_int
r_int
id|pin
suffix:semicolon
id|pin
op_assign
id|SYSINT2_IRQ_TO_PIN
c_func
(paren
id|irq
)paren
suffix:semicolon
id|spin_lock_irq
c_func
(paren
op_amp
id|desc-&gt;lock
)paren
suffix:semicolon
id|intassign2
op_assign
id|read_icu1
c_func
(paren
id|INTASSIGN2
)paren
suffix:semicolon
id|intassign3
op_assign
id|read_icu1
c_func
(paren
id|INTASSIGN3
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|pin
)paren
(brace
r_case
l_int|0
suffix:colon
id|intassign2
op_and_assign
op_complement
id|INTASSIGN_MASK
suffix:semicolon
id|intassign2
op_or_assign
(paren
r_uint16
)paren
id|assign
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|1
suffix:colon
id|intassign2
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|3
)paren
suffix:semicolon
id|intassign2
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|3
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|3
suffix:colon
id|intassign2
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|6
)paren
suffix:semicolon
id|intassign2
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|6
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|4
suffix:colon
id|intassign2
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|9
)paren
suffix:semicolon
id|intassign2
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|9
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|5
suffix:colon
id|intassign2
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|12
)paren
suffix:semicolon
id|intassign2
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|12
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|6
suffix:colon
id|intassign3
op_and_assign
op_complement
id|INTASSIGN_MASK
suffix:semicolon
id|intassign3
op_or_assign
(paren
r_uint16
)paren
id|assign
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|7
suffix:colon
id|intassign3
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|3
)paren
suffix:semicolon
id|intassign3
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|3
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|8
suffix:colon
id|intassign3
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|6
)paren
suffix:semicolon
id|intassign3
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|6
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|9
suffix:colon
id|intassign3
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|9
)paren
suffix:semicolon
id|intassign3
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|9
suffix:semicolon
r_break
suffix:semicolon
r_case
l_int|10
suffix:colon
id|intassign3
op_and_assign
op_complement
(paren
id|INTASSIGN_MASK
op_lshift
l_int|12
)paren
suffix:semicolon
id|intassign3
op_or_assign
(paren
r_uint16
)paren
id|assign
op_lshift
l_int|12
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
id|sysint2_assign
(braket
id|pin
)braket
op_assign
id|assign
suffix:semicolon
id|write_icu1
c_func
(paren
id|intassign2
comma
id|INTASSIGN2
)paren
suffix:semicolon
id|write_icu1
c_func
(paren
id|intassign3
comma
id|INTASSIGN3
)paren
suffix:semicolon
id|spin_unlock_irq
c_func
(paren
op_amp
id|desc-&gt;lock
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|vr41xx_set_intassign
r_int
id|vr41xx_set_intassign
c_func
(paren
r_int
r_int
id|irq
comma
r_int
r_char
id|intassign
)paren
(brace
r_int
id|retval
op_assign
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|current_cpu_data.cputype
op_ne
id|CPU_VR4133
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|intassign
OG
id|INTASSIGN_MAX
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|irq
op_ge
id|SYSINT1_IRQ_BASE
op_logical_and
id|irq
op_le
id|SYSINT1_IRQ_LAST
)paren
id|retval
op_assign
id|set_sysint1_assign
c_func
(paren
id|irq
comma
id|intassign
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|irq
op_ge
id|SYSINT2_IRQ_BASE
op_logical_and
id|irq
op_le
id|SYSINT2_IRQ_LAST
)paren
id|retval
op_assign
id|set_sysint2_assign
c_func
(paren
id|irq
comma
id|intassign
)paren
suffix:semicolon
r_return
id|retval
suffix:semicolon
)brace
DECL|variable|vr41xx_set_intassign
id|EXPORT_SYMBOL
c_func
(paren
id|vr41xx_set_intassign
)paren
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|irq_dispatch
id|asmlinkage
r_void
id|irq_dispatch
c_func
(paren
r_int
r_char
id|intnum
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_uint16
id|pend1
comma
id|pend2
suffix:semicolon
r_uint16
id|mask1
comma
id|mask2
suffix:semicolon
r_int
id|i
suffix:semicolon
id|pend1
op_assign
id|read_icu1
c_func
(paren
id|SYSINT1REG
)paren
suffix:semicolon
id|mask1
op_assign
id|read_icu1
c_func
(paren
id|MSYSINT1REG
)paren
suffix:semicolon
id|pend2
op_assign
id|read_icu2
c_func
(paren
id|SYSINT2REG
)paren
suffix:semicolon
id|mask2
op_assign
id|read_icu2
c_func
(paren
id|MSYSINT2REG
)paren
suffix:semicolon
id|mask1
op_and_assign
id|pend1
suffix:semicolon
id|mask2
op_and_assign
id|pend2
suffix:semicolon
r_if
c_cond
(paren
id|mask1
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|intnum
op_eq
id|sysint1_assign
(braket
id|i
)braket
op_logical_and
(paren
id|mask1
op_amp
(paren
(paren
r_uint16
)paren
l_int|1
op_lshift
id|i
)paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|i
op_eq
l_int|8
)paren
id|giuint_irq_dispatch
c_func
(paren
id|regs
)paren
suffix:semicolon
r_else
id|do_IRQ
c_func
(paren
id|SYSINT1_IRQ
c_func
(paren
id|i
)paren
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
)brace
)brace
r_if
c_cond
(paren
id|mask2
)paren
(brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
l_int|16
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|intnum
op_eq
id|sysint2_assign
(braket
id|i
)braket
op_logical_and
(paren
id|mask2
op_amp
(paren
(paren
r_uint16
)paren
l_int|1
op_lshift
id|i
)paren
)paren
)paren
(brace
id|do_IRQ
c_func
(paren
id|SYSINT2_IRQ
c_func
(paren
id|i
)paren
comma
id|regs
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
)brace
)brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;spurious ICU interrupt: %04x,%04x&bslash;n&quot;
comma
id|pend1
comma
id|pend2
)paren
suffix:semicolon
id|atomic_inc
c_func
(paren
op_amp
id|irq_err_count
)paren
suffix:semicolon
)brace
multiline_comment|/*=======================================================================*/
DECL|function|vr41xx_icu_init
r_static
r_int
id|__init
id|vr41xx_icu_init
c_func
(paren
r_void
)paren
(brace
r_switch
c_cond
(paren
id|current_cpu_data.cputype
)paren
(brace
r_case
id|CPU_VR4111
suffix:colon
r_case
id|CPU_VR4121
suffix:colon
id|icu1_base
op_assign
id|SYSINT1REG_TYPE1
suffix:semicolon
id|icu2_base
op_assign
id|SYSINT2REG_TYPE1
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPU_VR4122
suffix:colon
r_case
id|CPU_VR4131
suffix:colon
r_case
id|CPU_VR4133
suffix:colon
id|icu1_base
op_assign
id|SYSINT1REG_TYPE2
suffix:semicolon
id|icu2_base
op_assign
id|SYSINT2REG_TYPE2
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;ICU: Unexpected CPU of NEC VR4100 series&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
id|EINVAL
suffix:semicolon
)brace
id|write_icu1
c_func
(paren
l_int|0
comma
id|MSYSINT1REG
)paren
suffix:semicolon
id|write_icu1
c_func
(paren
l_int|0xffff
comma
id|MGIUINTLREG
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0
comma
id|MSYSINT2REG
)paren
suffix:semicolon
id|write_icu2
c_func
(paren
l_int|0xffff
comma
id|MGIUINTHREG
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|vr41xx_icu_init
id|early_initcall
c_func
(paren
id|vr41xx_icu_init
)paren
suffix:semicolon
multiline_comment|/*=======================================================================*/
DECL|function|init_vr41xx_icu_irq
r_static
r_inline
r_void
id|init_vr41xx_icu_irq
c_func
(paren
r_void
)paren
(brace
r_int
id|i
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|SYSINT1_IRQ_BASE
suffix:semicolon
id|i
op_le
id|SYSINT1_IRQ_LAST
suffix:semicolon
id|i
op_increment
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|sysint1_irq_type
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
id|SYSINT2_IRQ_BASE
suffix:semicolon
id|i
op_le
id|SYSINT2_IRQ_LAST
suffix:semicolon
id|i
op_increment
)paren
id|irq_desc
(braket
id|i
)braket
dot
id|handler
op_assign
op_amp
id|sysint2_irq_type
suffix:semicolon
id|setup_irq
c_func
(paren
id|INT0_CASCADE_IRQ
comma
op_amp
id|icu_cascade
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
id|INT1_CASCADE_IRQ
comma
op_amp
id|icu_cascade
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
id|INT2_CASCADE_IRQ
comma
op_amp
id|icu_cascade
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
id|INT3_CASCADE_IRQ
comma
op_amp
id|icu_cascade
)paren
suffix:semicolon
id|setup_irq
c_func
(paren
id|INT4_CASCADE_IRQ
comma
op_amp
id|icu_cascade
)paren
suffix:semicolon
)brace
DECL|function|arch_init_irq
r_void
id|__init
id|arch_init_irq
c_func
(paren
r_void
)paren
(brace
id|mips_cpu_irq_init
c_func
(paren
id|MIPS_CPU_IRQ_BASE
)paren
suffix:semicolon
id|init_vr41xx_icu_irq
c_func
(paren
)paren
suffix:semicolon
id|init_vr41xx_giuint_irq
c_func
(paren
)paren
suffix:semicolon
id|set_except_vector
c_func
(paren
l_int|0
comma
id|vr41xx_handle_interrupt
)paren
suffix:semicolon
)brace
eof
