Warning (10268): Verilog HDL information at Testbench.v(126): always construct contains both blocking and non-blocking assignments File: C:/Users/affaa/Downloads/WashU2_CPU-master/WashU2_CPU-master/Very_Half_SAM/Testbench.v Line: 126
