Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 96af0d9bc1fb4b40b022f05c428e9e95 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_mul_tb_behav xil_defaultlib.array_mul_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:24]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:25]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:35]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port A [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:53]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:62]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:63]
WARNING: [VRFC 10-1783] select index -1 into carry is out of bounds [C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v:16]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/array_mul.v" Line 1. Module array_mul(k=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/STM/Lab3/Array_Multiplier/full_adder.v" Line 2. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.array_mul(k=5)
Compiling module xil_defaultlib.array_mul_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot array_mul_tb_behav
