Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun 16 20:13:09 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file program_loader_processor_test_timing_summary_routed.rpt -pb program_loader_processor_test_timing_summary_routed.pb -rpx program_loader_processor_test_timing_summary_routed.rpx -warn_on_violation
| Design       : program_loader_processor_test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               72          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21208)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21208)
----------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__1/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__2/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_rep__3/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     41.974        0.000                      0                 4569        0.132        0.000                      0                 4569       41.160        0.000                       0                  2280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        41.974        0.000                      0                 4506        0.132        0.000                      0                 4506       41.160        0.000                       0                  2280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             79.472        0.000                      0                   63        0.235        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       41.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.974ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[4][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.869ns  (logic 6.359ns (15.950%)  route 33.510ns (84.050%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.862    45.903    processor/memory/D[3]
    SLICE_X11Y52         FDRE                                         r  processor/memory/memory_reg[4][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.434    88.111    processor/memory/CLK
    SLICE_X11Y52         FDRE                                         r  processor/memory/memory_reg[4][0][3]/C
                         clock pessimism              0.070    88.182    
                         clock uncertainty           -0.035    88.146    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)       -0.269    87.877    processor/memory/memory_reg[4][0][3]
  -------------------------------------------------------------------
                         required time                         87.877    
                         arrival time                         -45.903    
  -------------------------------------------------------------------
                         slack                                 41.974    

Slack (MET) :             42.161ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.717ns  (logic 6.359ns (16.011%)  route 33.358ns (83.989%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.710    45.751    processor/memory/D[3]
    SLICE_X12Y52         FDRE                                         r  processor/memory/memory_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433    88.110    processor/memory/CLK
    SLICE_X12Y52         FDRE                                         r  processor/memory/memory_reg[1][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)       -0.233    87.912    processor/memory/memory_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         87.912    
                         arrival time                         -45.751    
  -------------------------------------------------------------------
                         slack                                 42.161    

Slack (MET) :             42.319ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[7][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.532ns  (logic 6.359ns (16.086%)  route 33.173ns (83.914%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.525    45.566    processor/memory/D[3]
    SLICE_X13Y52         FDRE                                         r  processor/memory/memory_reg[7][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433    88.110    processor/memory/CLK
    SLICE_X13Y52         FDRE                                         r  processor/memory/memory_reg[7][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)       -0.260    87.885    processor/memory/memory_reg[7][0][3]
  -------------------------------------------------------------------
                         required time                         87.885    
                         arrival time                         -45.566    
  -------------------------------------------------------------------
                         slack                                 42.319    

Slack (MET) :             42.499ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[14][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.343ns  (logic 6.359ns (16.163%)  route 32.984ns (83.837%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.336    45.377    processor/memory/D[3]
    SLICE_X13Y53         FDRE                                         r  processor/memory/memory_reg[14][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.432    88.109    processor/memory/CLK
    SLICE_X13Y53         FDRE                                         r  processor/memory/memory_reg[14][0][3]/C
                         clock pessimism              0.070    88.180    
                         clock uncertainty           -0.035    88.144    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.269    87.875    processor/memory/memory_reg[14][0][3]
  -------------------------------------------------------------------
                         required time                         87.875    
                         arrival time                         -45.377    
  -------------------------------------------------------------------
                         slack                                 42.499    

Slack (MET) :             42.552ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[6][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.325ns  (logic 6.359ns (16.170%)  route 32.966ns (83.830%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.318    45.359    processor/memory/D[3]
    SLICE_X14Y53         FDRE                                         r  processor/memory/memory_reg[6][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.432    88.109    processor/memory/CLK
    SLICE_X14Y53         FDRE                                         r  processor/memory/memory_reg[6][0][3]/C
                         clock pessimism              0.070    88.180    
                         clock uncertainty           -0.035    88.144    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)       -0.233    87.911    processor/memory/memory_reg[6][0][3]
  -------------------------------------------------------------------
                         required time                         87.911    
                         arrival time                         -45.359    
  -------------------------------------------------------------------
                         slack                                 42.552    

Slack (MET) :             42.587ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[9][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.294ns  (logic 6.359ns (16.183%)  route 32.935ns (83.817%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.288    45.329    processor/memory/D[3]
    SLICE_X14Y52         FDRE                                         r  processor/memory/memory_reg[9][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433    88.110    processor/memory/CLK
    SLICE_X14Y52         FDRE                                         r  processor/memory/memory_reg[9][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)       -0.230    87.915    processor/memory/memory_reg[9][0][3]
  -------------------------------------------------------------------
                         required time                         87.915    
                         arrival time                         -45.329    
  -------------------------------------------------------------------
                         slack                                 42.587    

Slack (MET) :             42.661ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[13][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.181ns  (logic 6.359ns (16.230%)  route 32.822ns (83.770%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.175    45.216    processor/memory/D[3]
    SLICE_X13Y51         FDRE                                         r  processor/memory/memory_reg[13][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433    88.110    processor/memory/CLK
    SLICE_X13Y51         FDRE                                         r  processor/memory/memory_reg[13][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.269    87.876    processor/memory/memory_reg[13][0][3]
  -------------------------------------------------------------------
                         required time                         87.876    
                         arrival time                         -45.216    
  -------------------------------------------------------------------
                         slack                                 42.661    

Slack (MET) :             42.729ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[16][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.161ns  (logic 6.359ns (16.238%)  route 32.802ns (83.762%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.155    45.195    processor/memory/D[3]
    SLICE_X18Y49         FDRE                                         r  processor/memory/memory_reg[16][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.444    88.122    processor/memory/CLK
    SLICE_X18Y49         FDRE                                         r  processor/memory/memory_reg[16][0][3]/C
                         clock pessimism              0.070    88.193    
                         clock uncertainty           -0.035    88.157    
    SLICE_X18Y49         FDRE (Setup_fdre_C_D)       -0.233    87.924    processor/memory/memory_reg[16][0][3]
  -------------------------------------------------------------------
                         required time                         87.924    
                         arrival time                         -45.195    
  -------------------------------------------------------------------
                         slack                                 42.729    

Slack (MET) :             42.735ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[12][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.142ns  (logic 6.359ns (16.246%)  route 32.783ns (83.754%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.136    45.176    processor/memory/D[3]
    SLICE_X12Y53         FDRE                                         r  processor/memory/memory_reg[12][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.432    88.109    processor/memory/CLK
    SLICE_X12Y53         FDRE                                         r  processor/memory/memory_reg[12][0][3]/C
                         clock pessimism              0.070    88.180    
                         clock uncertainty           -0.035    88.144    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)       -0.233    87.911    processor/memory/memory_reg[12][0][3]
  -------------------------------------------------------------------
                         required time                         87.911    
                         arrival time                         -45.176    
  -------------------------------------------------------------------
                         slack                                 42.735    

Slack (MET) :             42.810ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[8][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.032ns  (logic 6.359ns (16.292%)  route 32.673ns (83.708%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=12 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.034ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.916    17.881    processor/memory/mem_instruction[0]_218[3]
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124    18.005 r  processor/memory/memory[0][0][6]_i_13/O
                         net (fo=5, routed)           0.736    18.741    processor/id/memory_reg[98][1][0]
    SLICE_X36Y25         LUT5 (Prop_lut5_I1_O)        0.124    18.865 r  processor/id/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         3.688    22.553    processor/memory/memory_reg[0][2][0]_0[1]
    SLICE_X10Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.677 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110    23.787    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.911 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000    23.911    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209    24.120 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286    25.406    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327    25.733 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780    26.513    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    26.840 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    28.377    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    28.501 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    29.609    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    29.733 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    30.298    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    30.422 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    30.929    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    31.053 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    31.053    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.454 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.454    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    31.693 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    32.505    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    32.807 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    33.696    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    33.820 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    33.820    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.352 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    34.361    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.475 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    35.891    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    36.015 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    37.093    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    37.217 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    37.217    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.749 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.749    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    39.356    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    39.480 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    39.934    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    40.058 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    40.891    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    41.041 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.026    45.066    processor/memory/D[3]
    SLICE_X15Y52         FDRE                                         r  processor/memory/memory_reg[8][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433    88.110    processor/memory/CLK
    SLICE_X15Y52         FDRE                                         r  processor/memory/memory_reg[8][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)       -0.269    87.876    processor/memory/memory_reg[8][0][3]
  -------------------------------------------------------------------
                         required time                         87.876    
                         arrival time                         -45.066    
  -------------------------------------------------------------------
                         slack                                 42.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/address_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.579     1.469    pl/clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.079     1.689    pl/Q[5]
    SLICE_X36Y25         LUT5 (Prop_lut5_I2_O)        0.045     1.734 r  pl/address[6]_i_1/O
                         net (fo=1, routed)           0.000     1.734    pl/address[6]
    SLICE_X36Y25         FDRE                                         r  pl/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.847     1.981    pl/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  pl/address_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.120     1.602    pl/address_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.589     1.479    uart_controller/CLK
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.088     1.708    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  uart_controller/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    uart_controller/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.858     1.992    uart_controller/CLK
    SLICE_X40Y15         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.121     1.613    uart_controller/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.589     1.479    uart_controller/CLK
    SLICE_X41Y15         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_clk_count_reg[2]/Q
                         net (fo=7, routed)           0.090     1.710    uart_controller/tx_clk_count_reg_n_0_[2]
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  uart_controller/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.755    uart_controller/FSM_sequential_tx_state[1]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.858     1.992    uart_controller/CLK
    SLICE_X40Y15         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.500     1.492    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.120     1.612    uart_controller/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.588     1.478    uart_controller/CLK
    SLICE_X37Y15         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/rx_bit_index_reg[0]/Q
                         net (fo=13, routed)          0.103     1.722    uart_controller/rx_bit_index_reg_n_0_[0]
    SLICE_X36Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.767 r  uart_controller/FSM_onehot_rx_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    uart_controller/FSM_onehot_rx_state[3]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/CLK
    SLICE_X36Y15         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[3]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121     1.612    uart_controller/FSM_onehot_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 done_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            listen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.060%)  route 0.079ns (29.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  done_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  done_count_reg[2]/Q
                         net (fo=5, routed)           0.079     1.693    processor/memory/done_count[2]
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.738 r  processor/memory/listen_i_1/O
                         net (fo=1, routed)           0.000     1.738    listen0
    SLICE_X38Y21         FDRE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.852     1.986    clk_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  listen_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.092     1.578    listen_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.743%)  route 0.110ns (37.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.588     1.478    uart_controller/CLK
    SLICE_X37Y15         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/rx_clk_count_reg[0]/Q
                         net (fo=8, routed)           0.110     1.729    uart_controller/rx_clk_count_reg_n_0_[0]
    SLICE_X36Y15         LUT4 (Prop_lut4_I2_O)        0.045     1.774 r  uart_controller/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart_controller/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/CLK
    SLICE_X36Y15         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[4]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121     1.612    uart_controller/FSM_onehot_rx_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.108%)  route 0.113ns (37.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.588     1.478    uart_controller/CLK
    SLICE_X37Y15         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.113     1.732    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X36Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.777 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.777    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.857     1.991    uart_controller/CLK
    SLICE_X36Y15         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.120     1.611    uart_controller/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.586     1.476    uart_controller/CLK
    SLICE_X41Y18         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_controller/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=13, routed)          0.121     1.738    uart_controller/tx_state[0]
    SLICE_X40Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.783 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000     1.783    uart_controller/tx_i_2_n_0
    SLICE_X40Y18         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.855     1.989    uart_controller/CLK
    SLICE_X40Y18         FDRE                                         r  uart_controller/tx_reg/C
                         clock pessimism             -0.500     1.489    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.120     1.609    uart_controller/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pl/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.587     1.477    pl/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  pl/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pl/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.101     1.719    uart_controller/D[2]
    SLICE_X40Y17         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.856     1.990    uart_controller/CLK
    SLICE_X40Y17         FDRE                                         r  uart_controller/tx_data_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X40Y17         FDRE (Hold_fdre_C_D)         0.052     1.543    uart_controller/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pl/checksum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.903%)  route 0.136ns (49.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.586     1.476    pl/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  pl/checksum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pl/checksum_reg[6]/Q
                         net (fo=3, routed)           0.136     1.753    pl/checksum_reg_n_0_[6]
    SLICE_X39Y17         FDRE                                         r  pl/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.856     1.990    pl/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  pl/tx_data_reg[6]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.078     1.569    pl/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  processor_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y21   done_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y21   done_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y21   done_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y21   listen_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y21   reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X39Y21   running_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y24   pl/address_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y24   pl/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y21   done_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y21   done_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y21   done_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y21   done_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y21   done_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y21   done_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y21   listen_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y21   listen_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y21   reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X39Y21   reset_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y21   done_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y21   done_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y21   done_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y21   done_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y21   done_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y21   done_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y21   listen_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y21   listen_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y21   reset_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X39Y21   reset_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.472ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.456ns (11.998%)  route 3.345ns (88.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 88.790 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.345     8.948    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X37Y23         FDCE                                         f  processor/registers/registers_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.499    88.790    processor/registers/processor_clk_BUFG
    SLICE_X37Y23         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C
                         clock pessimism              0.070    88.860    
                         clock uncertainty           -0.035    88.825    
    SLICE_X37Y23         FDCE (Recov_fdce_C_CLR)     -0.405    88.420    processor/registers/registers_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         88.420    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 79.472    

Slack (MET) :             79.472ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.456ns (11.998%)  route 3.345ns (88.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 88.790 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.345     8.948    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X37Y23         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.499    88.790    processor/registers/processor_clk_BUFG
    SLICE_X37Y23         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism              0.070    88.860    
                         clock uncertainty           -0.035    88.825    
    SLICE_X37Y23         FDCE (Recov_fdce_C_CLR)     -0.405    88.420    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         88.420    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 79.472    

Slack (MET) :             79.472ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.456ns (11.998%)  route 3.345ns (88.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 88.790 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.345     8.948    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X37Y23         FDCE                                         f  processor/registers/registers_reg[1][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.499    88.790    processor/registers/processor_clk_BUFG
    SLICE_X37Y23         FDCE                                         r  processor/registers/registers_reg[1][1][6]/C
                         clock pessimism              0.070    88.860    
                         clock uncertainty           -0.035    88.825    
    SLICE_X37Y23         FDCE (Recov_fdce_C_CLR)     -0.405    88.420    processor/registers/registers_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         88.420    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 79.472    

Slack (MET) :             79.763ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.456ns (12.972%)  route 3.059ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.466ns = ( 88.796 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.059     8.662    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X39Y29         FDCE                                         f  processor/registers/IP_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.505    88.796    processor/registers/processor_clk_BUFG
    SLICE_X39Y29         FDCE                                         r  processor/registers/IP_reg_reg[6]/C
                         clock pessimism              0.070    88.866    
                         clock uncertainty           -0.035    88.831    
    SLICE_X39Y29         FDCE (Recov_fdce_C_CLR)     -0.405    88.426    processor/registers/IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         88.426    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                 79.763    

Slack (MET) :             79.820ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.456ns (12.876%)  route 3.086ns (87.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.463ns = ( 88.793 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.086     8.689    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X40Y27         FDCE                                         f  processor/registers/IP_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.502    88.793    processor/registers/processor_clk_BUFG
    SLICE_X40Y27         FDCE                                         r  processor/registers/IP_reg_reg[5]/C
                         clock pessimism              0.070    88.863    
                         clock uncertainty           -0.035    88.828    
    SLICE_X40Y27         FDCE (Recov_fdce_C_CLR)     -0.319    88.509    processor/registers/IP_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.509    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                 79.820    

Slack (MET) :             79.825ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.456ns (12.901%)  route 3.079ns (87.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 88.791 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.079     8.682    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X36Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.500    88.791    processor/registers/processor_clk_BUFG
    SLICE_X36Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]/C
                         clock pessimism              0.070    88.861    
                         clock uncertainty           -0.035    88.826    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.319    88.507    processor/registers/registers_reg[0][2][3]
  -------------------------------------------------------------------
                         required time                         88.507    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 79.825    

Slack (MET) :             79.825ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.456ns (12.901%)  route 3.079ns (87.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.461ns = ( 88.791 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          3.079     8.682    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X36Y27         FDCE                                         f  processor/registers/registers_reg[0][2][3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.500    88.791    processor/registers/processor_clk_BUFG
    SLICE_X36Y27         FDCE                                         r  processor/registers/registers_reg[0][2][3]_lopt_replica/C
                         clock pessimism              0.070    88.861    
                         clock uncertainty           -0.035    88.826    
    SLICE_X36Y27         FDCE (Recov_fdce_C_CLR)     -0.319    88.507    processor/registers/registers_reg[0][2][3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         88.507    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 79.825    

Slack (MET) :             79.847ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/cmp_flags_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.456ns (13.318%)  route 2.968ns (86.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.458ns = ( 88.788 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          2.968     8.571    processor/IP_reg_reg[0]_rep__3
    SLICE_X37Y24         FDCE                                         f  processor/cmp_flags_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.497    88.788    processor/processor_clk_BUFG
    SLICE_X37Y24         FDCE                                         r  processor/cmp_flags_reg[1]/C
                         clock pessimism              0.070    88.858    
                         clock uncertainty           -0.035    88.823    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.405    88.418    processor/cmp_flags_reg[1]
  -------------------------------------------------------------------
                         required time                         88.418    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 79.847    

Slack (MET) :             79.897ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.456ns (13.486%)  route 2.925ns (86.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 88.795 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          2.925     8.528    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X38Y28         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.504    88.795    processor/registers/processor_clk_BUFG
    SLICE_X38Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C
                         clock pessimism              0.070    88.865    
                         clock uncertainty           -0.035    88.830    
    SLICE_X38Y28         FDCE (Recov_fdce_C_CLR)     -0.405    88.425    processor/registers/IP_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         88.425    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 79.897    

Slack (MET) :             79.897ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.381ns  (logic 0.456ns (13.486%)  route 2.925ns (86.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 88.795 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.620     5.147    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  reset_reg/Q
                         net (fo=64, routed)          2.925     8.528    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X38Y28         FDCE                                         f  processor/registers/IP_reg_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.864    86.589    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.100    86.689 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.511    87.199    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    87.290 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.504    88.795    processor/registers/processor_clk_BUFG
    SLICE_X38Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C
                         clock pessimism              0.070    88.865    
                         clock uncertainty           -0.035    88.830    
    SLICE_X38Y28         FDCE (Recov_fdce_C_CLR)     -0.405    88.425    processor/registers/IP_reg_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         88.425    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                 79.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.141ns (11.585%)  route 1.076ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.076     2.690    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X40Y21         FDCE                                         f  processor/registers/registers_reg[0][2][0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X40Y21         FDCE                                         r  processor/registers/registers_reg[0][2][0]_lopt_replica/C
                         clock pessimism             -0.188     2.522    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.067     2.455    processor/registers/registers_reg[0][2][0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.141ns (11.585%)  route 1.076ns (88.415%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.076     2.690    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X40Y21         FDCE                                         f  processor/registers/registers_reg[0][2][1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X40Y21         FDCE                                         r  processor/registers/registers_reg[0][2][1]_lopt_replica/C
                         clock pessimism             -0.188     2.522    
    SLICE_X40Y21         FDCE (Remov_fdce_C_CLR)     -0.067     2.455    processor/registers/registers_reg[0][2][1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/cmp_flags_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.141ns (11.347%)  route 1.102ns (88.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.102     2.715    processor/IP_reg_reg[0]_rep__3
    SLICE_X36Y20         FDCE                                         f  processor/cmp_flags_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/processor_clk_BUFG
    SLICE_X36Y20         FDCE                                         r  processor/cmp_flags_reg[0]/C
                         clock pessimism             -0.188     2.522    
    SLICE_X36Y20         FDCE (Remov_fdce_C_CLR)     -0.067     2.455    processor/cmp_flags_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.141ns (11.370%)  route 1.099ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.099     2.713    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X35Y20         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X35Y20         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism             -0.188     2.522    
    SLICE_X35Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.430    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.141ns (11.370%)  route 1.099ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.099     2.713    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X35Y20         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X35Y20         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism             -0.188     2.522    
    SLICE_X35Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.430    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.141ns (11.370%)  route 1.099ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.099     2.713    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X35Y20         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X35Y20         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism             -0.188     2.522    
    SLICE_X35Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.430    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.141ns (11.347%)  route 1.102ns (88.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.102     2.715    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X37Y20         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X37Y20         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism             -0.188     2.522    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.430    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.141ns (11.347%)  route 1.102ns (88.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.102     2.715    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X37Y20         FDCE                                         f  processor/registers/registers_reg[1][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X37Y20         FDCE                                         r  processor/registers/registers_reg[1][0][3]/C
                         clock pessimism             -0.188     2.522    
    SLICE_X37Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.430    processor/registers/registers_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.141ns (10.892%)  route 1.154ns (89.108%))
  Logic Levels:           0  
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.154     2.767    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X34Y22         FDCE                                         f  processor/registers/registers_reg[0][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.850     2.708    processor/registers/processor_clk_BUFG
    SLICE_X34Y22         FDCE                                         r  processor/registers/registers_reg[0][0][0]/C
                         clock pessimism             -0.188     2.520    
    SLICE_X34Y22         FDCE (Remov_fdce_C_CLR)     -0.092     2.428    processor/registers/registers_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.141ns (10.892%)  route 1.154ns (89.108%))
  Logic Levels:           0  
  Clock Path Skew:        1.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.708ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.583     1.473    clk_IBUF_BUFG
    SLICE_X39Y21         FDRE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  reset_reg/Q
                         net (fo=64, routed)          1.154     2.767    processor/registers/IP_reg_reg[0]_rep__3_1
    SLICE_X34Y22         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.850     2.708    processor/registers/processor_clk_BUFG
    SLICE_X34Y22         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism             -0.188     2.520    
    SLICE_X34Y22         FDCE (Remov_fdce_C_CLR)     -0.092     2.428    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.339    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.606ns  (logic 0.683ns (18.939%)  route 2.923ns (81.061%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          1.874     2.433    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.557 r  processor/registers/Data2_reg[1][3]_i_1/O
                         net (fo=1, routed)           1.049     3.606    processor/registers/Data2_reg[1][3]_i_1_n_0
    SLICE_X33Y24         LDCE                                         r  processor/registers/Data2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.367ns  (logic 0.683ns (20.287%)  route 2.684ns (79.713%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.684     2.243    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y23         LUT5 (Prop_lut5_I1_O)        0.124     2.367 r  processor/registers/Data2_reg[2][1]_i_1/O
                         net (fo=1, routed)           1.000     3.367    processor/registers/Data2_reg[2][1]_i_1_n_0
    SLICE_X34Y25         LDCE                                         r  processor/registers/Data2_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.346ns  (logic 0.749ns (22.388%)  route 2.597ns (77.612%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X36Y28         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.002     2.627    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.751 r  processor/registers/Data1_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.595     3.346    processor/registers/Data1_reg[1][1]_i_1_n_0
    SLICE_X34Y20         LDCE                                         r  processor/registers/Data1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.282ns  (logic 0.683ns (20.808%)  route 2.599ns (79.192%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.808     2.367    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.491 r  processor/registers/Data2_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.791     3.282    processor/registers/Data2_reg[1][2]_i_1_n_0
    SLICE_X31Y21         LDCE                                         r  processor/registers/Data2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.276ns  (logic 0.749ns (22.862%)  route 2.527ns (77.138%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X36Y28         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.980     2.605    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.729 r  processor/registers/Data1_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.547     3.276    processor/registers/Data1_reg[1][0]_i_1_n_0
    SLICE_X34Y20         LDCE                                         r  processor/registers/Data1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.203ns  (logic 0.683ns (21.325%)  route 2.520ns (78.675%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.949     2.508    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.632 r  processor/registers/Data2_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.571     3.203    processor/registers/Data2_reg[1][1]_i_1_n_0
    SLICE_X32Y21         LDCE                                         r  processor/registers/Data2_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.749ns (23.996%)  route 2.372ns (76.004%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X36Y28         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.808     2.433    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X39Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.557 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.565     3.121    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X36Y22         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.069ns  (logic 0.683ns (22.253%)  route 2.386ns (77.747%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          1.745     2.304    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X37Y23         LUT4 (Prop_lut4_I1_O)        0.124     2.428 r  processor/registers/Data2_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.641     3.069    processor/registers/Data2_reg[1][6]_i_1_n_0
    SLICE_X36Y23         LDCE                                         r  processor/registers/Data2_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.051ns  (logic 0.683ns (22.387%)  route 2.368ns (77.613%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          1.793     2.352    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.476 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.575     3.051    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X31Y21         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.960ns  (logic 0.683ns (23.072%)  route 2.277ns (76.928%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          1.704     2.263    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X36Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.387 r  processor/registers/Data2_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.573     2.960    processor/registers/Data2_reg[0][1]_i_1_n_0
    SLICE_X32Y21         LDCE                                         r  processor/registers/Data2_reg[0][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.158ns (47.809%)  route 0.172ns (52.191%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X35Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.172     0.330    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X37Y28         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.158ns (44.286%)  route 0.199ns (55.714%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X35Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.199     0.357    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X37Y28         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.203ns (43.292%)  route 0.266ns (56.708%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X34Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           0.156     0.314    processor/memory/read1_reg[1]_i_1_1[1]
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     0.469    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X36Y28         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.206ns (43.735%)  route 0.265ns (56.265%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X35Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.146     0.304    processor/memory/read1_reg[1]_i_1_0[0]
    SLICE_X37Y29         LUT4 (Prop_lut4_I2_O)        0.048     0.352 r  processor/memory/write_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     0.471    processor/id/registers_reg[0][0][6][0]
    SLICE_X36Y29         LDCE                                         r  processor/id/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.203ns (41.026%)  route 0.292ns (58.974%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.191     0.349    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.394 r  processor/registers/Data2_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.101     0.495    processor/registers/Data2_reg[2][3]_i_1_n_0
    SLICE_X41Y27         LDCE                                         r  processor/registers/Data2_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.204ns (39.316%)  route 0.315ns (60.684%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X35Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.196     0.354    processor/memory/read1_reg[1]_i_1_0[1]
    SLICE_X36Y29         LUT4 (Prop_lut4_I2_O)        0.046     0.400 r  processor/memory/write_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     0.519    processor/id/registers_reg[0][0][6][1]
    SLICE_X36Y29         LDCE                                         r  processor/id/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.223ns (42.869%)  route 0.297ns (57.131%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X36Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.137     0.315    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.360 r  processor/registers/Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.161     0.520    processor/registers/Data1_reg[2][4]_i_1_n_0
    SLICE_X34Y27         LDCE                                         r  processor/registers/Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.203ns (37.073%)  route 0.345ns (62.927%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X37Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.182     0.340    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.385 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.162     0.548    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X41Y26         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.223ns (35.724%)  route 0.401ns (64.276%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X36Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.215     0.393    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.045     0.438 r  processor/registers/Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.186     0.624    processor/registers/Data1_reg[2][0]_i_1_n_0
    SLICE_X40Y25         LDCE                                         r  processor/registers/Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.203ns (31.038%)  route 0.451ns (68.962%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X34Y29         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=3, routed)           0.282     0.440    processor/memory/read1_reg[1]_i_1_1[0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.485 r  processor/memory/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.169     0.654    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X36Y28         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.282ns  (logic 5.447ns (28.249%)  route 13.835ns (71.751%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.699    13.152    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.299    13.451 f  processor/memory/read1_reg[1]_i_95/O
                         net (fo=1, routed)           0.000    13.451    processor/memory/read1_reg[1]_i_95_n_0
    SLICE_X14Y48         MUXF7 (Prop_muxf7_I0_O)      0.209    13.660 f  processor/memory/read1_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    13.660    processor/memory/read1_reg[1]_i_46_n_0
    SLICE_X14Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    13.748 f  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.972    14.720    processor/memory/read1_reg[1]_i_21_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.319    15.039 f  processor/memory/read1_reg[1]_i_9/O
                         net (fo=1, routed)           1.818    16.857    processor/memory/read1_reg[1]_i_9_n_0
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.981 f  processor/memory/read1_reg[1]_i_6/O
                         net (fo=11, routed)          1.642    18.623    processor/memory/mem_instruction[0]_218[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.124    18.747 f  processor/memory/led[2]_INST_0_i_4/O
                         net (fo=2, routed)           0.743    19.490    processor/memory/led[2]_INST_0_i_4_n_0
    SLICE_X38Y27         LUT5 (Prop_lut5_I2_O)        0.150    19.640 r  processor/memory/led[2]_INST_0_i_1/O
                         net (fo=6, routed)           1.961    21.601    processor_n_1
    J1                   OBUF (Prop_obuf_I_O)         3.715    25.316 r  led[2]_INST_0/O
                         net (fo=0)                   0.000    25.316    led[2]
    J1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.661ns  (logic 1.998ns (14.625%)  route 11.663ns (85.375%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.309    17.273    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.150    17.423 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          1.442    18.865    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.348    19.213 r  processor/memory/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.482    19.695    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X36Y28         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.561ns  (logic 1.998ns (14.733%)  route 11.563ns (85.267%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.309    17.273    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.150    17.423 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          1.301    18.724    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I0_O)        0.348    19.072 r  processor/memory/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.523    19.595    processor/id/registers[0][2][6]_i_18_0[5]
    SLICE_X35Y26         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.497ns  (logic 1.998ns (14.803%)  route 11.499ns (85.197%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.309    17.273    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.150    17.423 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          1.429    18.852    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I2_O)        0.348    19.200 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.331    19.531    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X36Y28         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.445ns  (logic 1.582ns (11.767%)  route 11.863ns (88.233%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.699    13.152    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.299    13.451 r  processor/memory/read1_reg[1]_i_95/O
                         net (fo=1, routed)           0.000    13.451    processor/memory/read1_reg[1]_i_95_n_0
    SLICE_X14Y48         MUXF7 (Prop_muxf7_I0_O)      0.209    13.660 r  processor/memory/read1_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    13.660    processor/memory/read1_reg[1]_i_46_n_0
    SLICE_X14Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    13.748 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.972    14.720    processor/memory/read1_reg[1]_i_21_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.319    15.039 r  processor/memory/read1_reg[1]_i_9/O
                         net (fo=1, routed)           1.818    16.857    processor/memory/read1_reg[1]_i_9_n_0
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  processor/memory/read1_reg[1]_i_6/O
                         net (fo=11, routed)          1.753    18.734    processor/memory/mem_instruction[0]_218[0]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.124    18.858 r  processor/memory/alu_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.621    19.479    processor/id/memory[0][1][1]_i_33[1]
    SLICE_X37Y26         LDCE                                         r  processor/id/alu_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.411ns  (logic 1.624ns (12.110%)  route 11.787ns (87.890%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.936    13.389    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X12Y47         LUT6 (Prop_lut6_I2_O)        0.299    13.688 r  processor/memory/address_reg[2]_i_68/O
                         net (fo=1, routed)           0.000    13.688    processor/memory/address_reg[2]_i_68_n_0
    SLICE_X12Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    13.929 r  processor/memory/address_reg[2]_i_32/O
                         net (fo=1, routed)           0.000    13.929    processor/memory/address_reg[2]_i_32_n_0
    SLICE_X12Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.027 r  processor/memory/address_reg[2]_i_14/O
                         net (fo=1, routed)           0.852    14.879    processor/memory/address_reg[2]_i_14_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.319    15.198 r  processor/memory/address_reg[2]_i_4/O
                         net (fo=1, routed)           1.772    16.971    processor/memory/address_reg[2]_i_4_n_0
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.095 r  processor/memory/address_reg[2]_i_2/O
                         net (fo=3, routed)           1.463    18.557    processor/memory/mem_instruction[1]_217[2]
    SLICE_X32Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.681 r  processor/memory/constant_reg[2]_i_1/O
                         net (fo=1, routed)           0.764    19.445    processor/id/registers[0][2][6]_i_18_0[2]
    SLICE_X32Y26         LDCE                                         r  processor/id/constant_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.282ns  (logic 1.998ns (15.043%)  route 11.284ns (84.957%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.309    17.273    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.150    17.423 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          0.909    18.332    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.348    18.680 r  processor/memory/constant_reg[6]_i_1/O
                         net (fo=1, routed)           0.636    19.316    processor/id/registers[0][2][6]_i_18_0[6]
    SLICE_X34Y26         LDCE                                         r  processor/id/constant_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.179ns  (logic 1.998ns (15.160%)  route 11.181ns (84.840%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.309    17.273    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.150    17.423 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          0.893    18.316    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.348    18.664 r  processor/memory/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.549    19.213    processor/id/registers[0][2][6]_i_18_0[0]
    SLICE_X32Y28         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.095ns  (logic 1.610ns (12.295%)  route 11.485ns (87.705%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         6.699    13.152    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y48         LUT6 (Prop_lut6_I2_O)        0.299    13.451 r  processor/memory/read1_reg[1]_i_95/O
                         net (fo=1, routed)           0.000    13.451    processor/memory/read1_reg[1]_i_95_n_0
    SLICE_X14Y48         MUXF7 (Prop_muxf7_I0_O)      0.209    13.660 r  processor/memory/read1_reg[1]_i_46/O
                         net (fo=1, routed)           0.000    13.660    processor/memory/read1_reg[1]_i_46_n_0
    SLICE_X14Y48         MUXF8 (Prop_muxf8_I1_O)      0.088    13.748 r  processor/memory/read1_reg[1]_i_21/O
                         net (fo=1, routed)           0.972    14.720    processor/memory/read1_reg[1]_i_21_n_0
    SLICE_X12Y46         LUT6 (Prop_lut6_I0_O)        0.319    15.039 r  processor/memory/read1_reg[1]_i_9/O
                         net (fo=1, routed)           1.818    16.857    processor/memory/read1_reg[1]_i_9_n_0
    SLICE_X27Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.981 r  processor/memory/read1_reg[1]_i_6/O
                         net (fo=11, routed)          1.424    18.405    processor/memory/mem_instruction[0]_218[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I0_O)        0.152    18.557 r  processor/memory/alu_A_reg[1]_i_1/O
                         net (fo=1, routed)           0.572    19.129    processor/id/registers[0][1][0]_i_2[1]
    SLICE_X37Y27         LDCE                                         r  processor/id/alu_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.084ns  (logic 1.998ns (15.270%)  route 11.086ns (84.730%))
  Logic Levels:           7  (LUT2=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.168     3.633    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.124     3.757 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.567     4.324    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.420 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          1.614     6.034    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDCE (Prop_fdce_C_Q)         0.419     6.453 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.915    12.368    processor/memory/internal_reg2_reg[1]_i_1_2[1]
    SLICE_X14Y52         LUT6 (Prop_lut6_I2_O)        0.299    12.667 f  processor/memory/led[2]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    12.667    processor/memory/led[2]_INST_0_i_124_n_0
    SLICE_X14Y52         MUXF7 (Prop_muxf7_I0_O)      0.241    12.908 f  processor/memory/led[2]_INST_0_i_66/O
                         net (fo=1, routed)           0.000    12.908    processor/memory/led[2]_INST_0_i_66_n_0
    SLICE_X14Y52         MUXF8 (Prop_muxf8_I0_O)      0.098    13.006 f  processor/memory/led[2]_INST_0_i_29/O
                         net (fo=1, routed)           1.081    14.088    processor/memory/led[2]_INST_0_i_29_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I5_O)        0.319    14.407 f  processor/memory/led[2]_INST_0_i_10/O
                         net (fo=1, routed)           1.434    15.841    processor/memory/led[2]_INST_0_i_10_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I0_O)        0.124    15.965 f  processor/memory/led[2]_INST_0_i_3/O
                         net (fo=23, routed)          1.309    17.273    processor/memory/mem_instruction[0]_218[3]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.150    17.423 r  processor/memory/read1_reg[1]_i_4/O
                         net (fo=10, routed)          1.009    18.432    processor/memory/read1_reg[1]_i_4_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I0_O)        0.348    18.780 r  processor/memory/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.338    19.118    processor/id/registers[0][2][6]_i_18_0[1]
    SLICE_X32Y28         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/memory/memory_reg[96][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.840ns  (logic 0.231ns (27.498%)  route 0.609ns (72.502%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.555     1.445    processor/memory/CLK
    SLICE_X29Y29         FDRE                                         r  processor/memory/memory_reg[96][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  processor/memory/memory_reg[96][1][6]/Q
                         net (fo=2, routed)           0.116     1.702    processor/memory/memory_reg[96][1]_112[6]
    SLICE_X29Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  processor/memory/internal_reg1_reg[1]_i_4/O
                         net (fo=1, routed)           0.135     1.882    processor/memory/internal_reg1_reg[1]_i_4_n_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.927 r  processor/memory/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           0.358     2.285    processor/id/mem_instruction[1]_217[0]
    SLICE_X34Y29         LDCE                                         r  processor/id/internal_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[96][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.276ns (31.497%)  route 0.600ns (68.503%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.555     1.445    processor/memory/CLK
    SLICE_X29Y29         FDRE                                         r  processor/memory/memory_reg[96][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  processor/memory/memory_reg[96][2][1]/Q
                         net (fo=2, routed)           0.175     1.761    processor/memory/memory_reg[96][2]_212[1]
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  processor/memory/address_reg[1]_i_9/O
                         net (fo=1, routed)           0.140     1.946    processor/memory/address_reg[1]_i_9_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  processor/memory/address_reg[1]_i_3/O
                         net (fo=4, routed)           0.169     2.160    processor/memory/mem_instruction[2]_216[1]
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.045     2.205 r  processor/memory/constant_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     2.321    processor/id/registers[0][2][6]_i_18_0[1]
    SLICE_X32Y28         LDCE                                         r  processor/id/constant_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.183%)  route 0.157ns (45.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.975     1.208    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.467    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.493 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.583     2.075    processor/registers/processor_clk_BUFG
    SLICE_X35Y20         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     2.216 r  processor/registers/registers_reg[0][0][3]/Q
                         net (fo=2, routed)           0.157     2.374    processor/registers/registers_reg_n_0_[0][0][3]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.419 r  processor/registers/Data1_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.000     2.419    processor/registers/Data1_reg[0][3]_i_1_n_0
    SLICE_X34Y20         LDCE                                         r  processor/registers/Data1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][2][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.861%)  route 0.166ns (47.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.975     1.208    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.467    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.493 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.581     2.073    processor/registers/processor_clk_BUFG
    SLICE_X38Y26         FDCE                                         r  processor/registers/registers_reg[0][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDCE (Prop_fdce_C_Q)         0.141     2.214 r  processor/registers/registers_reg[0][2][6]/Q
                         net (fo=2, routed)           0.065     2.279    processor/registers/registers_reg[0][2][6]_0[6]
    SLICE_X39Y26         LUT5 (Prop_lut5_I4_O)        0.045     2.324 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.101     2.425    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X41Y26         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][1][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.225%)  route 0.184ns (49.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.975     1.208    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.467    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.493 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.582     2.074    processor/registers/processor_clk_BUFG
    SLICE_X35Y21         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  processor/registers/registers_reg[0][1][2]/Q
                         net (fo=2, routed)           0.069     2.284    processor/registers/registers_reg_n_0_[0][1][2]
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.329 r  processor/registers/Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.116     2.445    processor/registers/Data1_reg[1][2]_i_1_n_0
    SLICE_X34Y20         LDCE                                         r  processor/registers/Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[1][2][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.363%)  route 0.199ns (51.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.975     1.208    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.467    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.493 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.583     2.075    processor/registers/processor_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[1][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.141     2.216 r  processor/registers/registers_reg[1][2][3]/Q
                         net (fo=2, routed)           0.098     2.314    processor/registers/registers_reg_n_0_[1][2][3]
    SLICE_X39Y27         LUT5 (Prop_lut5_I2_O)        0.045     2.359 r  processor/registers/Data2_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.101     2.460    processor/registers/Data2_reg[2][3]_i_1_n_0
    SLICE_X41Y27         LDCE                                         r  processor/registers/Data2_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[99][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.276ns (27.964%)  route 0.711ns (72.036%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.585     1.475    processor/memory/CLK
    SLICE_X34Y31         FDRE                                         r  processor/memory/memory_reg[99][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  processor/memory/memory_reg[99][1][5]/Q
                         net (fo=2, routed)           0.174     1.790    processor/memory/memory_reg[99][1]_115[5]
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  processor/memory/address_reg[5]_i_5/O
                         net (fo=1, routed)           0.146     1.981    processor/memory/address_reg[5]_i_5_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.026 r  processor/memory/address_reg[5]_i_2/O
                         net (fo=3, routed)           0.215     2.240    processor/memory/mem_instruction[1]_217[5]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.045     2.285 r  processor/memory/constant_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     2.462    processor/id/registers[0][2][6]_i_18_0[5]
    SLICE_X35Y26         LDCE                                         r  processor/id/constant_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.555%)  route 0.222ns (54.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.975     1.208    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.467    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.493 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.582     2.074    processor/registers/processor_clk_BUFG
    SLICE_X35Y21         FDCE                                         r  processor/registers/registers_reg[0][1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     2.215 r  processor/registers/registers_reg[0][1][4]/Q
                         net (fo=2, routed)           0.106     2.322    processor/registers/registers_reg_n_0_[0][1][4]
    SLICE_X36Y21         LUT4 (Prop_lut4_I0_O)        0.045     2.367 r  processor/registers/Data2_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.116     2.483    processor/registers/Data2_reg[1][4]_i_1_n_0
    SLICE_X36Y21         LDCE                                         r  processor/registers/Data2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/memory/memory_reg[96][2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/internal_reg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.276ns (26.208%)  route 0.777ns (73.792%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        0.555     1.445    processor/memory/CLK
    SLICE_X29Y29         FDRE                                         r  processor/memory/memory_reg[96][2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  processor/memory/memory_reg[96][2][1]/Q
                         net (fo=2, routed)           0.175     1.761    processor/memory/memory_reg[96][2]_212[1]
    SLICE_X30Y28         LUT6 (Prop_lut6_I5_O)        0.045     1.806 r  processor/memory/address_reg[1]_i_9/O
                         net (fo=1, routed)           0.140     1.946    processor/memory/address_reg[1]_i_9_n_0
    SLICE_X30Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.991 r  processor/memory/address_reg[1]_i_3/O
                         net (fo=4, routed)           0.221     2.212    processor/memory/mem_instruction[2]_216[1]
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.257 r  processor/memory/internal_reg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.241     2.498    processor/id/read1_reg[0]_i_2[0]
    SLICE_X35Y28         LDCE                                         r  processor/id/internal_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/registers_reg[0][1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/Data1_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.180%)  route 0.266ns (58.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.975     1.208    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.253 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214     1.467    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.493 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.583     2.075    processor/registers/processor_clk_BUFG
    SLICE_X35Y20         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDCE (Prop_fdce_C_Q)         0.141     2.216 r  processor/registers/registers_reg[0][1][1]/Q
                         net (fo=2, routed)           0.069     2.285    processor/registers/registers_reg_n_0_[0][1][1]
    SLICE_X34Y20         LUT4 (Prop_lut4_I0_O)        0.045     2.330 r  processor/registers/Data1_reg[1][1]_i_1/O
                         net (fo=1, routed)           0.197     2.527    processor/registers/Data1_reg[1][1]_i_1_n_0
    SLICE_X34Y20         LDCE                                         r  processor/registers/Data1_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4324 Endpoints
Min Delay          4324 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[4][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.094ns  (logic 5.568ns (19.138%)  route 23.526ns (80.862%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.862    29.094    processor/memory/D[3]
    SLICE_X11Y52         FDRE                                         r  processor/memory/memory_reg[4][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.434     4.781    processor/memory/CLK
    SLICE_X11Y52         FDRE                                         r  processor/memory/memory_reg[4][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.942ns  (logic 5.568ns (19.238%)  route 23.374ns (80.762%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.710    28.942    processor/memory/D[3]
    SLICE_X12Y52         FDRE                                         r  processor/memory/memory_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433     4.780    processor/memory/CLK
    SLICE_X12Y52         FDRE                                         r  processor/memory/memory_reg[1][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[7][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.757ns  (logic 5.568ns (19.362%)  route 23.189ns (80.638%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.525    28.757    processor/memory/D[3]
    SLICE_X13Y52         FDRE                                         r  processor/memory/memory_reg[7][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433     4.780    processor/memory/CLK
    SLICE_X13Y52         FDRE                                         r  processor/memory/memory_reg[7][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[14][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.568ns  (logic 5.568ns (19.490%)  route 23.000ns (80.510%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.336    28.568    processor/memory/D[3]
    SLICE_X13Y53         FDRE                                         r  processor/memory/memory_reg[14][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.432     4.779    processor/memory/CLK
    SLICE_X13Y53         FDRE                                         r  processor/memory/memory_reg[14][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[6][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.550ns  (logic 5.568ns (19.502%)  route 22.982ns (80.498%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.318    28.550    processor/memory/D[3]
    SLICE_X14Y53         FDRE                                         r  processor/memory/memory_reg[6][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.432     4.779    processor/memory/CLK
    SLICE_X14Y53         FDRE                                         r  processor/memory/memory_reg[6][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[9][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.520ns  (logic 5.568ns (19.523%)  route 22.952ns (80.477%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.288    28.520    processor/memory/D[3]
    SLICE_X14Y52         FDRE                                         r  processor/memory/memory_reg[9][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433     4.780    processor/memory/CLK
    SLICE_X14Y52         FDRE                                         r  processor/memory/memory_reg[9][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[13][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.407ns  (logic 5.568ns (19.601%)  route 22.839ns (80.399%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.175    28.407    processor/memory/D[3]
    SLICE_X13Y51         FDRE                                         r  processor/memory/memory_reg[13][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433     4.780    processor/memory/CLK
    SLICE_X13Y51         FDRE                                         r  processor/memory/memory_reg[13][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[16][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.387ns  (logic 5.568ns (19.615%)  route 22.819ns (80.385%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.155    28.387    processor/memory/D[3]
    SLICE_X18Y49         FDRE                                         r  processor/memory/memory_reg[16][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.444     4.792    processor/memory/CLK
    SLICE_X18Y49         FDRE                                         r  processor/memory/memory_reg[16][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[12][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.367ns  (logic 5.568ns (19.628%)  route 22.799ns (80.372%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.136    28.367    processor/memory/D[3]
    SLICE_X12Y53         FDRE                                         r  processor/memory/memory_reg[12][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.432     4.779    processor/memory/CLK
    SLICE_X12Y53         FDRE                                         r  processor/memory/memory_reg[12][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[8][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.257ns  (logic 5.568ns (19.705%)  route 22.689ns (80.295%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=8 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][0]/G
    SLICE_X40Y25         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  processor/registers/Data1_reg[2][0]/Q
                         net (fo=4, routed)           1.358     2.191    processor/id/Q[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I2_O)        0.124     2.315 r  processor/id/memory[2][0][6]_i_2/O
                         net (fo=572, routed)         3.430     5.745    processor/memory/memory_reg[0][2][0]_0[0]
    SLICE_X10Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.869 r  processor/memory/registers[0][2][3]_i_36/O
                         net (fo=1, routed)           1.110     6.978    processor/memory/registers[0][2][3]_i_36_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.102 r  processor/memory/registers[0][2][3]_i_17/O
                         net (fo=1, routed)           0.000     7.102    processor/memory/registers[0][2][3]_i_17_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     7.311 r  processor/memory/registers_reg[0][2][3]_i_10/O
                         net (fo=1, routed)           1.286     8.597    processor/memory/registers_reg[0][2][3]_i_10_n_0
    SLICE_X20Y35         LUT3 (Prop_lut3_I2_O)        0.327     8.924 r  processor/memory/registers[0][2][3]_i_5/O
                         net (fo=1, routed)           0.780     9.704    processor/memory/registers[0][2][3]_i_5_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I0_O)        0.327    10.031 r  processor/memory/registers[0][2][3]_i_4/O
                         net (fo=2, routed)           1.537    11.568    processor/id/registers_reg[0][2][3]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.692 r  processor/id/memory[0][2][0]_i_10/O
                         net (fo=6, routed)           1.109    12.801    processor/id/Data2_reg[2][3]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.925 r  processor/id/memory[0][1][1]_i_10/O
                         net (fo=10, routed)          0.564    13.489    processor/id/registers[0][2][6]_i_19_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.124    13.613 r  processor/id/memory[0][2][0]_i_9/O
                         net (fo=2, routed)           0.507    14.120    processor/alu/add/memory_reg[0][2][0]_i_2_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I2_O)        0.124    14.244 r  processor/alu/add/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.000    14.244    processor/id/S[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.645 r  processor/id/memory_reg[0][2][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.645    processor/id/memory_reg[0][2][0]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.884 r  processor/id/registers_reg[0][2][6]_i_3/O[2]
                         net (fo=3, routed)           0.812    15.696    processor/id/registers_reg[0][2][6]_i_3_n_5
    SLICE_X38Y26         LUT6 (Prop_lut6_I5_O)        0.302    15.998 r  processor/id/registers[0][2][3]_i_2/O
                         net (fo=4, routed)           0.889    16.887    processor/registers/memory_reg[0][1][1]_i_2_2
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.124    17.011 r  processor/registers/memory[0][1][1]_i_8/O
                         net (fo=1, routed)           0.000    17.011    processor/registers/memory[0][1][1]_i_8_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.543 r  processor/registers/memory_reg[0][1][1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.552    processor/registers/memory_reg[0][1][1]_i_2_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.666 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=3, routed)           1.416    19.083    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.124    19.207 r  processor/registers/registers[0][1][4]_i_2/O
                         net (fo=4, routed)           1.078    20.284    processor/alu/add/memory_reg[0][0][1]_i_3_3
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.124    20.408 r  processor/alu/add/memory[0][0][1]_i_11/O
                         net (fo=1, routed)           0.000    20.408    processor/registers/registers_reg[1][0][3]_1[0]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.940 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.940    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.054 r  processor/registers/registers_reg[0][0][6]_i_4/CO[3]
                         net (fo=4, routed)           1.492    22.547    processor/registers/registers_reg[0][0][6]_i_4_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    22.671 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=3, routed)           0.454    23.125    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X35Y20         LUT5 (Prop_lut5_I1_O)        0.124    23.249 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=5, routed)           0.833    24.082    processor/registers/reg_writeData[0]_6[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I0_O)        0.150    24.232 r  processor/registers/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         4.026    28.257    processor/memory/D[3]
    SLICE_X15Y52         FDRE                                         r  processor/memory/memory_reg[8][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2214, routed)        1.433     4.780    processor/memory/CLK
    SLICE_X15Y52         FDRE                                         r  processor/memory/memory_reg[8][0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.203ns (55.559%)  route 0.162ns (44.441%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.162     0.320    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  processor/id/IP_reg[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     0.365    processor/registers/IP_reg_reg[0]_rep__2_1
    SLICE_X39Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X39Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__2/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.203ns (41.432%)  route 0.287ns (58.568%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.171     0.329    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.374 r  processor/id/IP_reg[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.116     0.490    processor/registers/IP_reg_reg[0]_rep__1_1
    SLICE_X38Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X38Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__1/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][2][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.203ns (40.899%)  route 0.293ns (59.101%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.145     0.303    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  processor/id/memory[0][2][4]_i_2/O
                         net (fo=6, routed)           0.148     0.496    processor/registers/D[4]
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.851     2.709    processor/registers/processor_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[1][2][4]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.203ns (37.917%)  route 0.332ns (62.083%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.332     0.490    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.535 r  processor/id/IP_reg[0]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     0.535    processor/registers/IP_reg_reg[0]_rep__3_2
    SLICE_X39Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X39Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__3/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.203ns (36.584%)  route 0.352ns (63.416%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.145     0.303    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  processor/id/memory[0][2][4]_i_2/O
                         net (fo=6, routed)           0.207     0.555    processor/registers/D[4]
    SLICE_X38Y26         FDCE                                         r  processor/registers/registers_reg[0][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.849     2.707    processor/registers/processor_clk_BUFG
    SLICE_X38Y26         FDCE                                         r  processor/registers/registers_reg[0][2][4]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.574ns  (logic 0.203ns (35.362%)  route 0.371ns (64.638%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.249     0.407    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X38Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.452 r  processor/id/IP_reg[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.122     0.574    processor/registers/IP_reg_reg[0]_rep__0_1
    SLICE_X38Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.852     2.710    processor/registers/processor_clk_BUFG
    SLICE_X38Y28         FDCE                                         r  processor/registers/IP_reg_reg[0]_rep__0/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.293ns (45.568%)  route 0.350ns (54.432%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.145     0.303    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.348 f  processor/id/memory[0][2][4]_i_2/O
                         net (fo=6, routed)           0.141     0.489    processor/registers/IP_reg_reg[4]_0
    SLICE_X39Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.534 f  processor/registers/IP_reg[4]_i_1/O
                         net (fo=2, routed)           0.064     0.598    processor/registers/IP_reg[4]_i_1_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.643 r  processor/registers/running_i_1/O
                         net (fo=1, routed)           0.000     0.643    processor/registers/running_i_1_n_0
    SLICE_X39Y27         FDRE                                         r  processor/registers/running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.851     2.709    processor/registers/processor_clk_BUFG
    SLICE_X39Y27         FDRE                                         r  processor/registers/running_reg/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][2][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.203ns (31.436%)  route 0.443ns (68.564%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.285     0.443    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.488 r  processor/id/registers[0][2][3]_i_1/O
                         net (fo=7, routed)           0.158     0.646    processor/registers/D[3]
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.851     2.709    processor/registers/processor_clk_BUFG
    SLICE_X38Y27         FDCE                                         r  processor/registers/registers_reg[1][2][3]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][2][4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.203ns (31.354%)  route 0.444ns (68.646%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.145     0.303    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  processor/id/memory[0][2][4]_i_2/O
                         net (fo=6, routed)           0.299     0.647    processor/registers/D[4]
    SLICE_X38Y23         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.849     2.707    processor/registers/processor_clk_BUFG
    SLICE_X38Y23         FDCE                                         r  processor/registers/registers_reg[0][2][4]_lopt_replica/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/IP_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.203ns (30.213%)  route 0.469ns (69.787%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=34, routed)          0.469     0.627    processor/id/alu_A_reg[1]_i_2[0]
    SLICE_X38Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.672 r  processor/id/IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    processor/registers/IP_reg_reg[0]_0[0]
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.115     1.536    clk_IBUF
    SLICE_X16Y46         LUT2 (Prop_lut2_I1_O)        0.056     1.592 r  processor_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238     1.829    processor_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.858 r  processor_clk_BUFG_inst/O
                         net (fo=64, routed)          0.848     2.706    processor/registers/processor_clk_BUFG
    SLICE_X38Y25         FDCE                                         r  processor/registers/IP_reg_reg[0]/C





