
=== PERFECT FLAGS ===============================================================

PERFECT_BRANCH_PRED = 0
PERFECT_DCACHE      = 0
PERFECT_ICACHE      = 0
PERFECT_TRACE_CACHE = 0
ORACLE_DISAMBIG     = 0

=== STRUCTURES AND POLICIES =====================================================

FETCH QUEUE = 64
RENAMER:
   ACTIVE LIST = 256
   PHYSICAL REGISTER FILE = 320 (auto-sized w.r.t. Active List)
   BRANCH CHECKPOINTS = 32
SCHEDULER:
   ISSUE QUEUE = 64
   PARTITIONS = 4
   PRESTEER = 0
   IDEAL AGE-BASED = 0
LOAD/STORE UNIT:
   LOAD QUEUE = 128
   STORE QUEUE = 128
   MEMORY DEPENDENCE PREDICTOR: MDP-ctr (max ctr: 32)
   SPLIT STORES = 0

=== PIPELINE STAGE WIDTHS =======================================================

FETCH WIDTH = 4
DISPATCH WIDTH = 4
ISSUE WIDTH = 8
RETIRE WIDTH = 4

=== EXECUTION LANES =============================================================

        |latency |   BR   |   LS   |  ALU_S |  ALU_C | LS_FP  | ALU_FP |  MTF   |
        +--------+--------+--------+--------+--------+--------+--------+--------+
lane 0  |    3   |        |   x    |        |        |   x    |        |        |
lane 1  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 2  |    3   |        |        |        |   x    |        |   x    |        |
lane 3  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 4  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 5  |    3   |        |   x    |        |        |   x    |        |        |
lane 6  |    1   |   x    |        |   x    |        |        |        |   x    |
lane 7  |    3   |        |        |        |   x    |        |   x    |        |

=== MEMORY HIERARCHY ============================================================

L1 I$:
   64 KB, 8-way set-associative, 64 B block size
   hit latency = 1 cycles (superseded by fetch unit's pipeline depth)
   MHSRs = 32
L1 D$:
   64 KB, 4-way set-associative, 64 B block size
   hit latency = 1 cycles (superseded by load/store lane's pipeline depth)
   MHSRs = 128
L2$:
   1 MB, 8-way set-associative, 64 B block size
   hit latency = 10 cycles 
   MHSRs = 128
L3$:
   8 MB, 16-way set-associative, 128 B block size
   hit latency = 30 cycles 
   MHSRs = 128
   miss latency = 100 cycles

=== BRANCH PREDICTOR ============================================================

BQ_SIZE = 336 (auto-sized)
BTB_ENTRIES = 8192
BTB_ASSOC = 4
RAS_SIZE = 64
COND_BRANCH_PRED_PER_CYCLE = 3
CBP_ALGORITHM = gshare
CBP_PC_LENGTH = 20
CBP_BHR_LENGTH = 16
IBP_PC_LENGTH = 20
IBP_BHR_LENGTH = 16
ENABLE_TRACE_CACHE = 0

=== INTERNAL SIMULATOR STRUCTURES ===============================================

PAYLOAD_BUFFER_SIZE = 1024

=== END CONFIGURATION ===========================================================

[stats]
commit_count : 10000001
cycle_count : 5028655
exception_count : 0
ld_vio_count : 1122
split_count : 0
[rates]
ipc_rate : 1.99
BRANCH PREDICTION MEASUREMENTS---------------------
Type                      n          m     mr  mpki
All                 1433739     116253  8.11% 11.63
Branch              1319198     115795  8.78% 11.58
Jump Direct          110964          0  0.00%  0.00
Call Direct            1449          0  0.00%  0.00
Jump Indirect           659         99 15.02%  0.01
Call Indirect            10          3 30.00%  0.00
Return                 1459        356 24.40%  0.04
(Number of Jump Indirects whose target was the next sequential PC = 160)
BTB MEASUREMENTS-----------------------------------
BTB misses (fetch cycles squashed due to a BTB miss) = 918 (0.02% of all cycles)
LSU MEASUREMENTS-----------------------------------
LOADS (retired)
  loads            = 2330118
  disambig. stall  = 132730 (5.70%)
     disambig. stall: addr. unknown = 132728 (5.70%)
        true dep. stall             = 14291 (0.61%)
        false dep. stall            = 118437 (5.08%)
     disambig. stall: value or size = 2 (0.00%)
  load violations  = 1122 (0.05%)
  forward          = 32905 (1.41%)
  miss stall       = 26682 (1.15%)
STORES (retired)
  stores           = 1099274
  miss stall       = 0 (0.00%)
MDP quick stats
  false stalls     = 118437
  load violations  = 1122
