;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; LE
LE__0__DR EQU CYREG_GPIO_PRT1_DR
LE__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LE__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LE__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LE__0__HSIOM_MASK EQU 0x00F00000
LE__0__HSIOM_SHIFT EQU 20
LE__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LE__0__INTR EQU CYREG_GPIO_PRT1_INTR
LE__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LE__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LE__0__MASK EQU 0x20
LE__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LE__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LE__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LE__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LE__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LE__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LE__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LE__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LE__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LE__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LE__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LE__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LE__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LE__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LE__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LE__0__PC EQU CYREG_GPIO_PRT1_PC
LE__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LE__0__PORT EQU 1
LE__0__PS EQU CYREG_GPIO_PRT1_PS
LE__0__SHIFT EQU 5
LE__DR EQU CYREG_GPIO_PRT1_DR
LE__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LE__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LE__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LE__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LE__INTR EQU CYREG_GPIO_PRT1_INTR
LE__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LE__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LE__MASK EQU 0x20
LE__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LE__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LE__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LE__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LE__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LE__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LE__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LE__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LE__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LE__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LE__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LE__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LE__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LE__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LE__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LE__PC EQU CYREG_GPIO_PRT1_PC
LE__PC2 EQU CYREG_GPIO_PRT1_PC2
LE__PORT EQU 1
LE__PS EQU CYREG_GPIO_PRT1_PS
LE__SHIFT EQU 5

; mosi
mosi__0__DR EQU CYREG_GPIO_PRT1_DR
mosi__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
mosi__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
mosi__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
mosi__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
mosi__0__HSIOM_GPIO EQU 0
mosi__0__HSIOM_I2C EQU 14
mosi__0__HSIOM_I2C_SDA EQU 14
mosi__0__HSIOM_MASK EQU 0x000F0000
mosi__0__HSIOM_SHIFT EQU 16
mosi__0__HSIOM_SPI EQU 15
mosi__0__HSIOM_SPI_MOSI EQU 15
mosi__0__HSIOM_UART EQU 9
mosi__0__HSIOM_UART_RX EQU 9
mosi__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
mosi__0__INTR EQU CYREG_GPIO_PRT1_INTR
mosi__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
mosi__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
mosi__0__MASK EQU 0x10
mosi__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
mosi__0__OUT_SEL_SHIFT EQU 8
mosi__0__OUT_SEL_VAL EQU -1
mosi__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
mosi__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
mosi__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
mosi__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
mosi__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
mosi__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
mosi__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
mosi__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
mosi__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
mosi__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
mosi__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
mosi__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
mosi__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
mosi__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
mosi__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
mosi__0__PC EQU CYREG_GPIO_PRT1_PC
mosi__0__PC2 EQU CYREG_GPIO_PRT1_PC2
mosi__0__PORT EQU 1
mosi__0__PS EQU CYREG_GPIO_PRT1_PS
mosi__0__SHIFT EQU 4
mosi__DR EQU CYREG_GPIO_PRT1_DR
mosi__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
mosi__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
mosi__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
mosi__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
mosi__INTR EQU CYREG_GPIO_PRT1_INTR
mosi__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
mosi__INTSTAT EQU CYREG_GPIO_PRT1_INTR
mosi__MASK EQU 0x10
mosi__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
mosi__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
mosi__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
mosi__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
mosi__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
mosi__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
mosi__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
mosi__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
mosi__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
mosi__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
mosi__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
mosi__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
mosi__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
mosi__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
mosi__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
mosi__PC EQU CYREG_GPIO_PRT1_PC
mosi__PC2 EQU CYREG_GPIO_PRT1_PC2
mosi__PORT EQU 1
mosi__PS EQU CYREG_GPIO_PRT1_PS
mosi__SHIFT EQU 4

; sclk
sclk__0__DR EQU CYREG_GPIO_PRT1_DR
sclk__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
sclk__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
sclk__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
sclk__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
sclk__0__HSIOM_GPIO EQU 0
sclk__0__HSIOM_MASK EQU 0xF0000000
sclk__0__HSIOM_SHIFT EQU 28
sclk__0__HSIOM_SPI EQU 15
sclk__0__HSIOM_SPI_CLK EQU 15
sclk__0__HSIOM_UART EQU 9
sclk__0__HSIOM_UART_CTS EQU 9
sclk__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
sclk__0__INTR EQU CYREG_GPIO_PRT1_INTR
sclk__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
sclk__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
sclk__0__MASK EQU 0x80
sclk__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
sclk__0__OUT_SEL_SHIFT EQU 14
sclk__0__OUT_SEL_VAL EQU -1
sclk__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
sclk__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
sclk__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
sclk__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
sclk__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
sclk__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
sclk__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
sclk__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
sclk__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
sclk__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
sclk__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
sclk__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
sclk__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
sclk__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
sclk__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
sclk__0__PC EQU CYREG_GPIO_PRT1_PC
sclk__0__PC2 EQU CYREG_GPIO_PRT1_PC2
sclk__0__PORT EQU 1
sclk__0__PS EQU CYREG_GPIO_PRT1_PS
sclk__0__SHIFT EQU 7
sclk__DR EQU CYREG_GPIO_PRT1_DR
sclk__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
sclk__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
sclk__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
sclk__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
sclk__INTR EQU CYREG_GPIO_PRT1_INTR
sclk__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
sclk__INTSTAT EQU CYREG_GPIO_PRT1_INTR
sclk__MASK EQU 0x80
sclk__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
sclk__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
sclk__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
sclk__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
sclk__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
sclk__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
sclk__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
sclk__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
sclk__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
sclk__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
sclk__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
sclk__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
sclk__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
sclk__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
sclk__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
sclk__PC EQU CYREG_GPIO_PRT1_PC
sclk__PC2 EQU CYREG_GPIO_PRT1_PC2
sclk__PORT EQU 1
sclk__PS EQU CYREG_GPIO_PRT1_PS
sclk__SHIFT EQU 7

; SPI_1
SPI_1_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
