-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  2023.1/1033555 Production Release                   
-- Build Date:               Mon Feb 13 11:32:25 PST 2023                        
                                                                                 
-- Generated by:             m111061545@ws41                                     
-- Generated date:           Mon Feb 26 23:42:19 CST 2024                        

Solution Settings: EdgeDetect_IP::EdgeDetect_VerDer.v1
  Current state: schedule
  Project: Catapult

Design Input Files Specified
  $PROJECT_HOME/../hls_c/inc/EdgeDetect.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_defs.h
      $MGC_HOME/shared/include/ac_int.h
      $MGC_HOME/shared/include/ac_fixed.h
      $MGC_HOME/shared/include/ac_channel.h
      $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_float.h
        $MGC_HOME/shared/include/ac_complex.h
        $MGC_HOME/shared/include/ac_math/ac_shift.h
        $MGC_HOME/shared/include/ac_math/ac_normalize.h
      $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_VerDer.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_HorDer.h
      $MGC_HOME/shared/include/mc_scverify.h
    $PROJECT_HOME/../hls_c/inc/EdgeDetect_MagAng.h
      $MGC_HOME/shared/include/mc_scverify.h
  $PROJECT_HOME/../hls_c/src/EdgeDetect_tb.cpp
  $PROJECT_HOME/../bmpUtil/src/bmp_io.cpp

Processes/Blocks in Design
  Process                               Real Operation(s) count Latency Throughput Reset Length II Comments 
  ------------------------------------- ----------------------- ------- ---------- ------------ -- --------
  /EdgeDetect_IP::EdgeDetect_VerDer/run                      31       3          7            0  0        ? 
  Design Total:                                              31       3          7            0  0          
  
Clock Information
  Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks              
  ------------ ------ ------ ----------------- ----------- -------------------------------------
  clk          rising 10.000             20.00    0.000000 /EdgeDetect_IP::EdgeDetect_VerDer/run 
  
I/O Data Ranges
  Port              Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
  ----------------- ---- -------- --------- --------- ------- -------- --------
  clk               IN   Unsigned         1                                     
  rst               IN   Unsigned         1                                     
  arst_n            IN   Unsigned         1                                     
  dat_in:rsc.dat    IN   Unsigned         8                                     
  dat_in:rsc.vld    IN   Unsigned         1                                     
  widthIn           IN   Unsigned        11                                     
  heightIn          IN   Unsigned        10                                     
  dat_out:rsc.rdy   IN   Unsigned         1                                     
  dy:rsc.rdy        IN   Unsigned         1                                     
  line_buf0:rsc.q   IN   Unsigned        16                                     
  line_buf1:rsc.q   IN   Unsigned        16                                     
  dat_in:rsc.rdy    OUT  Unsigned         1                                     
  dat_out:rsc.dat   OUT  Unsigned         8                                     
  dat_out:rsc.vld   OUT  Unsigned         1                                     
  dy:rsc.dat        OUT  Unsigned         9                                     
  dy:rsc.vld        OUT  Unsigned         1                                     
  line_buf0:rsc.en  OUT  Unsigned         1                                     
  line_buf0:rsc.we  OUT  Unsigned         1                                     
  line_buf0:rsc.d   OUT  Unsigned        16                                     
  line_buf0:rsc.adr OUT  Unsigned        10                                     
  line_buf1:rsc.en  OUT  Unsigned         1                                     
  line_buf1:rsc.we  OUT  Unsigned         1                                     
  line_buf1:rsc.d   OUT  Unsigned        16                                     
  line_buf1:rsc.adr OUT  Unsigned        10                                     
  
Memory Resources
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         963 x 16
    External:         true                         Packing Mode: absolute
    Memory Map:
    Variable                                        Indices Phys Memory Address       
    ----------------------------------------------- ------- -------------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf0    0:15 000003c2-00000000 (962-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1:rsc
    Memory Component: ccs_ram_sync_singleport      Size:         963 x 16
    External:         true                         Packing Mode: absolute
    Memory Map:
    Variable                                        Indices Phys Memory Address       
    ----------------------------------------------- ------- -------------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/run/line_buf1    0:15 000003c2-00000000 (962-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/dat_in:rsc
    Memory Component: ccs_in_wait_coupled          Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                 Indices Phys Memory Address     
    ---------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/dat_in     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/widthIn:rsc
    Memory Component: [DirectInput]                Size:         1 x 11
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                                  Indices Phys Memory Address     
    ----------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/widthIn    0:10 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/heightIn:rsc
    Memory Component: [DirectInput]                Size:         1 x 10
    External:         false                        Packing Mode: sidebyside
    Memory Map:
    Variable                                   Indices Phys Memory Address     
    ------------------------------------------ ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/heightIn     0:9 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/dat_out:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 8
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                                  Indices Phys Memory Address     
    ----------------------------------------- ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/dat_out     0:7 00000000-00000000 (0-0) 
    
  Resource Name: /EdgeDetect_IP::EdgeDetect_VerDer/dy:rsc
    Memory Component: ccs_out_wait                 Size:         1 x 9
    External:         true                         Packing Mode: sidebyside
    Memory Map:
    Variable                             Indices Phys Memory Address     
    ------------------------------------ ------- -----------------------
    /EdgeDetect_IP::EdgeDetect_VerDer/dy     0:8 00000000-00000000 (0-0) 
    
C++ to Interface Mappings
  C++ Field Interface Range Range Expression Expression Limits 
  --------- --------------- ---------------- -----------------
  
Multi-Cycle (Combinational) Component Usage
  Instance Component Name Cycles 
  -------- -------------- ------
  
Loops
  Process                               Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
  ------------------------------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
  /EdgeDetect_IP::EdgeDetect_VerDer/run run:rlp            Infinite       0          7 ?  70.00 ns                       
  /EdgeDetect_IP::EdgeDetect_VerDer/run  main              Infinite       2          7 ?  70.00 ns                       
  /EdgeDetect_IP::EdgeDetect_VerDer/run   VROW                    ?       1          5 ?  50.00 ns                       
  /EdgeDetect_IP::EdgeDetect_VerDer/run    VCOL                   ?       4            4  40.00 ns            1          
  
Loop Execution Profile
  Process                               Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
  ------------------------------------- ---------------- ------------ -------------------------- ----------------- --------
  /EdgeDetect_IP::EdgeDetect_VerDer/run run:rlp                  0 ?                        0.00              7 ?           
  /EdgeDetect_IP::EdgeDetect_VerDer/run  main                    2 ?                       28.57              7 ?           
  /EdgeDetect_IP::EdgeDetect_VerDer/run   VROW                   1 ?                       14.29              5 ?           
  /EdgeDetect_IP::EdgeDetect_VerDer/run    VCOL                    4                       57.14                1           
  
End of Report
