<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>GraphRTL | Project Details</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <style>
        :root {
            --nvidia-green: #76b900;
            --nvidia-dark: #1a1a1a;
            --nvidia-black: #000000;
            --card-bg: #222222;
            --text-white: #ffffff;
            --text-gray: #b0b0b0;
            --nav-height: 70px;
        }

        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
            font-family: 'Segoe UI', Roboto, Helvetica, Arial, sans-serif;
            scroll-behavior: smooth;
        }

        body {
            background-color: var(--nvidia-black);
            color: var(--text-white);
            line-height: 1.6;
        }

        /* Nav (Similar to Index) */
        nav {
            display: flex;
            justify-content: space-between;
            align-items: center;
            padding: 0 50px;
            height: var(--nav-height);
            background: rgba(0, 0, 0, 0.9);
            position: fixed;
            width: 100%;
            top: 0;
            z-index: 1000;
            border-bottom: 1px solid #333;
        }

        .logo {
            font-size: 1.3rem;
            font-weight: 800;
            color: var(--text-white);
            text-decoration: none;
            display: flex;
            align-items: center;
            gap: 10px;
        }

        .logo-icon {
            width: 25px;
            height: 25px;
            background-color: var(--nvidia-green);
            clip-path: polygon(0 0, 100% 0, 80% 100%, 0% 100%);
        }

        .nav-right { display: flex; align-items: center; gap: 20px; }

        .back-link {
            color: var(--text-white);
            text-decoration: none;
            font-weight: 600;
            transition: color 0.3s;
            display: flex;
            align-items: center;
            gap: 8px;
            font-size: 0.9rem;
        }

        .back-link:hover { color: var(--nvidia-green); }

        .lang-select {
            background-color: transparent;
            color: var(--text-white);
            border: 1px solid #444;
            padding: 5px 10px;
            font-size: 0.85rem;
            border-radius: 4px;
            cursor: pointer;
            outline: none;
            transition: all 0.3s;
            text-transform: uppercase;
            font-weight: 600;
        }

        .lang-select:hover { border-color: var(--nvidia-green); color: var(--nvidia-green); }
        .lang-select option { background-color: var(--nvidia-dark); color: var(--text-white); }

        /* Header */
        header {
            padding: 150px 50px 80px;
            text-align: center;
            background: radial-gradient(circle at center, #1a2a10 0%, #000 100%);
            position: relative;
            overflow: hidden;
        }

        #canvas-bg { position: absolute; top: 0; left: 0; width: 100%; height: 100%; z-index: 0; opacity: 0.6; }
        .header-content { position: relative; z-index: 1; max-width: 1000px; margin: 0 auto; }

        h1 { font-size: clamp(2.5rem, 5vw, 3.5rem); font-weight: 800; text-transform: uppercase; line-height: 1.1; margin-bottom: 20px; }
        h1 span { color: var(--nvidia-green); }
        h2 { font-weight: 300; margin-bottom: 20px; font-size: clamp(1.2rem, 3vw, 1.5rem); color: #ddd; }

        .paper-meta { color: var(--text-gray); font-size: 1rem; margin-bottom: 30px; }
        .badges { display: flex; justify-content: center; gap: 15px; flex-wrap: wrap; }
        .badge {
            background: rgba(118, 185, 0, 0.1); color: var(--nvidia-green);
            padding: 8px 16px; border: 1px solid var(--nvidia-green); border-radius: 4px;
            font-weight: 600; font-size: 0.8rem; text-transform: uppercase;
        }

        /* Content */
        .container { max-width: 1200px; margin: 0 auto; padding: 60px 20px; }
        .section-title { font-size: 2rem; font-weight: 700; margin-bottom: 30px; border-left: 5px solid var(--nvidia-green); padding-left: 20px; text-transform: uppercase; }
        .content-block { background: var(--card-bg); border: 1px solid #333; padding: 40px; margin-bottom: 40px; position: relative; }
        .content-block p { margin-bottom: 20px; color: #ddd; font-size: 1.05rem; text-align: justify; }

        /* Diagram */
        .arch-diagram { display: flex; flex-wrap: wrap; gap: 20px; margin: 40px 0; justify-content: center; }
        .arch-box { background: #111; border: 2px solid #444; padding: 20px; width: 300px; text-align: center; border-radius: 8px; }
        .arch-box.green { border-color: var(--nvidia-green); box-shadow: 0 0 15px rgba(118,185,0,0.1); }
        .arch-icon { font-size: 2.5rem; color: var(--nvidia-green); margin-bottom: 15px; }
        .arch-title { font-size: 1.2rem; font-weight: bold; margin-bottom: 10px; color: #fff; }
        .arch-desc { font-size: 0.9rem; color: #888; }

        /* Stats */
        .stats-grid { display: grid; grid-template-columns: repeat(auto-fit, minmax(200px, 1fr)); gap: 20px; margin-top: 30px; }
        .stat-card { background: #151515; padding: 25px; text-align: center; border-top: 3px solid var(--nvidia-green); }
        .stat-val { font-size: 2.5rem; font-weight: 800; color: #fff; margin-bottom: 5px; }
        .stat-val span { font-size: 1.2rem; color: var(--nvidia-green); }
        .stat-label { color: #888; font-size: 0.9rem; text-transform: uppercase; }

        /* Chart */
        .chart-row { display: flex; align-items: center; margin-bottom: 15px; }
        .chart-label { width: 120px; color: #aaa; font-size: 0.9rem; }
        .chart-bar-container { flex-grow: 1; background: #333; height: 25px; border-radius: 4px; overflow: hidden; position: relative;}
        .chart-bar { height: 100%; display: flex; align-items: center; padding-left: 10px; font-size: 0.8rem; color: #000; font-weight: bold; width: 0; transition: width 1s ease 0.5s;}
        .bar-gr { background: var(--nvidia-green); width: 25%; }
        .bar-cs { background: #555; color: #fff; width: 85%; }
        .bar-dw { background: #333; border: 1px solid #555; color: #fff; width: 100%; }

        .btn-large {
            display: inline-block; background: var(--nvidia-green); color: #000;
            padding: 15px 40px; font-weight: 800; text-decoration: none; text-transform: uppercase;
            font-size: 1.1rem; transition: all 0.3s; margin-top: 20px;
        }
        .btn-large:hover { box-shadow: 0 0 20px var(--nvidia-green); transform: scale(1.05); }

        footer { text-align: center; padding: 50px; background: #111; border-top: 1px solid #333; color: #666; }

        @media(max-width: 768px) {
            nav { padding: 0 20px; }
            h1 { font-size: 2rem; }
            .content-block { padding: 25px; }
            .chart-label { width: 90px; font-size: 0.8rem; }
        }
    </style>
</head>
<body>

    <nav>
        <a href="index.html" class="logo">
            <div class="logo-icon"></div>
            YUHENG <span>QIAO</span>
        </a>
        <div class="nav-right">
            <div class="lang-switch-container">
                <select id="langSelect" class="lang-select" onchange="changeLanguage(this.value)">
                    <option value="en">English</option>
                    <option value="zh">中文</option>
                    <option value="fr">Français</option>
                    <option value="sv">Svenska</option>
                </select>
            </div>
            <a href="index.html" class="back-link">
                <i class="fas fa-arrow-left"></i> <span data-lang-key="nav_back">Back to Portfolio</span>
            </a>
        </div>
    </nav>

    <header>
        <canvas id="canvas-bg"></canvas>
        <div class="header-content">
            <h1>Graph<span>RTL</span></h1>
            <h2 data-lang-key="paper_title">An Agile Design Framework of RTL Code from Data Flow Graphs</h2>
            <div class="paper-meta">
                <i class="fas fa-user-edit"></i> <span data-lang-key="meta_author">Yuheng Qiao (First Author)</span> &bull; 
                <i class="fas fa-calendar-alt"></i> ISEDA 2024 &bull; 
                <i class="fas fa-map-marker-alt"></i> <span data-lang-key="meta_loc">Xi'an, China</span>
            </div>
            <div class="badges">
                <div class="badge" data-lang-key="badge_agile">Agile Hardware Design</div>
                <div class="badge" data-lang-key="badge_eda">EDA Tool</div>
                <div class="badge" data-lang-key="badge_award">Outstanding Presentation Award</div>
            </div>
        </div>
    </header>

    <div class="container">
        
        <section>
            <div class="section-title" data-lang-key="sec_abstract">Abstract & Problem Statement</div>
            <div class="content-block">
                <p data-lang-key="p_abstract_1">
                    As the demand for large and complex signal processing circuits increases, efficient design becomes critical. Traditional manual coding (Verilog/VHDL) for Digital Signal Processing (DSP) is time-intensive and error-prone.
                </p>
                <p data-lang-key="p_abstract_2">
                    <strong>GraphRTL</strong> proposes a novel framework for agile software and hardware co-design. Instead of direct coding, we employ <strong>Data Flow Graphs (DFG)</strong> and <strong>Control Flow Graphs (CFG)</strong> to automatically generate synthesizable RTL code. The tool checks graphs, reconstructs them, and autonomously generates both software simulation models and hardware Verilog code.
                </p>
            </div>
        </section>

        <section>
            <div class="section-title" data-lang-key="sec_arch">System Architecture</div>
            <div class="content-block" style="text-align: center;">
                <p data-lang-key="p_arch_intro">The framework consists of two core compilation kernels that bridge the gap between algorithmic graphs and hardware implementation.</p>
                
                <div class="arch-diagram">
                    <div class="arch-box">
                        <div class="arch-icon"><i class="fas fa-project-diagram"></i></div>
                        <div class="arch-title" data-lang-key="arch_input_t">Input Description</div>
                        <div class="arch-desc" data-lang-key="arch_input_d">Data Flow Graphs (DFG)<br>Control Flow Graphs (CFG)</div>
                    </div>
                    <div style="width: 100%; display: flex; justify-content: center; font-size: 2rem; color: #555;"><i class="fas fa-arrow-down"></i></div>
                    <div class="arch-box green">
                        <div class="arch-icon"><i class="fas fa-cogs"></i></div>
                        <div class="arch-title" data-lang-key="arch_soft_t">Software Compiler</div>
                        <div class="arch-desc" data-lang-key="arch_soft_d">Graph Error Detection<br>DFS Reconstruction<br>Python Simulation Code</div>
                    </div>
                    <div class="arch-box green">
                        <div class="arch-icon"><i class="fas fa-microchip"></i></div>
                        <div class="arch-title" data-lang-key="arch_hard_t">Hardware Compiler</div>
                        <div class="arch-desc" data-lang-key="arch_hard_d">Chisel Generator<br>Verilog Code Generation<br>Testbench Auto-Gen</div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="section-title" data-lang-key="sec_results">Performance & Results</div>
            <div class="content-block">
                <p data-lang-key="p_results_intro">
                    We validated GraphRTL by designing common DSP components (FIR filters, PE arrays) and comparing the results with Chisel (CS) and Direct Writing (DW).
                </p>

                <div class="stats-grid">
                    <div class="stat-card">
                        <div class="stat-val">70<span>%</span></div>
                        <div class="stat-label" data-lang-key="stat_time">Reduction in Design Time</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-val">5-10<span>%</span></div>
                        <div class="stat-label" data-lang-key="stat_overhead">Hardware Overhead Reduction</div>
                    </div>
                    <div class="stat-card">
                        <div class="stat-val">30<span>%</span></div>
                        <div class="stat-label" data-lang-key="stat_compile">Faster Compilation vs HLS</div>
                    </div>
                </div>

                <h3 style="margin: 30px 0 15px; text-transform:uppercase; font-size: 1.2rem;" data-lang-key="chart_title">Design Time Comparison (Lower is Better)</h3>
                <div class="chart-row">
                    <div class="chart-label" data-lang-key="label_dw">Direct Writing</div>
                    <div class="chart-bar-container"><div class="chart-bar bar-dw">8.5 Hours</div></div>
                </div>
                <div class="chart-row">
                    <div class="chart-label" data-lang-key="label_cs">Chisel</div>
                    <div class="chart-bar-container"><div class="chart-bar bar-cs">7.2 Hours</div></div>
                </div>
                <div class="chart-row">
                    <div class="chart-label" style="color:var(--nvidia-green); font-weight:bold;">GraphRTL</div>
                    <div class="chart-bar-container"><div class="chart-bar bar-gr">2.0 Hours</div></div>
                </div>
                <p style="font-size: 0.8rem; color: #666; margin-top: 10px;" data-lang-key="chart_note">* Data based on 8-order complex number FIR filter design experiment.</p>
            </div>
        </section>

        <section style="text-align: center; margin-bottom: 60px;">
            <a href="https://doi.org/10.1109/ISEDA62518.2024.10617508" target="_blank" class="btn-large">
                <i class="fas fa-external-link-alt"></i> <span data-lang-key="btn_ieee">View Paper on IEEE Xplore</span>
            </a>
        </section>
    </div>

    <footer>
        <p data-lang-key="footer_text">&copy; 2026 Yuheng Qiao. Content based on ISEDA 2024 Publication.</p>
    </footer>

    <!-- Translations & Logic -->
    <script>
        const translations = {
            en: {
                nav_back: "Back to Portfolio",
                paper_title: "An Agile Design Framework of RTL Code from Data Flow Graphs",
                meta_author: "Yuheng Qiao (First Author)",
                meta_loc: "Xi'an, China",
                badge_agile: "Agile Hardware Design",
                badge_eda: "EDA Tool",
                badge_award: "Outstanding Presentation Award",
                sec_abstract: "Abstract & Problem Statement",
                p_abstract_1: "As the demand for large and complex signal processing circuits increases, efficient design becomes critical. Traditional manual coding (Verilog/VHDL) for Digital Signal Processing (DSP) is time-intensive and error-prone.",
                p_abstract_2: "<strong>GraphRTL</strong> proposes a novel framework for agile software and hardware co-design. Instead of direct coding, we employ <strong>Data Flow Graphs (DFG)</strong> and <strong>Control Flow Graphs (CFG)</strong> to automatically generate synthesizable RTL code. The tool checks graphs, reconstructs them, and autonomously generates both software simulation models and hardware Verilog code.",
                sec_arch: "System Architecture",
                p_arch_intro: "The framework consists of two core compilation kernels that bridge the gap between algorithmic graphs and hardware implementation.",
                arch_input_t: "Input Description",
                arch_input_d: "Data Flow Graphs (DFG)<br>Control Flow Graphs (CFG)",
                arch_soft_t: "Software Compiler",
                arch_soft_d: "Graph Error Detection<br>DFS Reconstruction<br>Python Simulation Code",
                arch_hard_t: "Hardware Compiler",
                arch_hard_d: "Chisel Generator<br>Verilog Code Generation<br>Testbench Auto-Gen",
                sec_results: "Performance & Results",
                p_results_intro: "We validated GraphRTL by designing common DSP components (FIR filters, PE arrays) and comparing the results with Chisel (CS) and Direct Writing (DW).",
                stat_time: "Reduction in Design Time",
                stat_overhead: "Hardware Overhead Reduction",
                stat_compile: "Faster Compilation vs HLS",
                chart_title: "Design Time Comparison (Lower is Better)",
                label_dw: "Direct Writing",
                label_cs: "Chisel",
                chart_note: "* Data based on 8-order complex number FIR filter design experiment.",
                btn_ieee: "View Paper on IEEE Xplore",
                footer_text: "&copy; 2026 Yuheng Qiao. Content based on ISEDA 2024 Publication."
            },
            zh: {
                nav_back: "返回主页",
                paper_title: "从数据流图到 RTL 代码的敏捷设计框架",
                meta_author: "乔宇恒 (第一作者)",
                meta_loc: "中国，西安",
                badge_agile: "敏捷硬件设计",
                badge_eda: "EDA 工具",
                badge_award: "杰出口头报告奖",
                sec_abstract: "摘要与问题陈述",
                p_abstract_1: "随着对大型复杂信号处理电路需求的增加，高效设计变得至关重要。传统的数字信号处理（DSP）手工编码（Verilog/VHDL）既耗时又容易出错。",
                p_abstract_2: "<strong>GraphRTL</strong> 提出了一种用于敏捷软硬件协同设计的新框架。我们不直接编写代码，而是采用<strong>数据流图 (DFG)</strong> 和<strong>控制流图 (CFG)</strong> 来自动生成可综合的 RTL 代码。该工具会检查图表，重构它们，并自动生成软件仿真模型和硬件 Verilog 代码。",
                sec_arch: "系统架构",
                p_arch_intro: "该框架由两个核心编译内核组成，旨在弥合算法图与硬件实现之间的差距。",
                arch_input_t: "输入描述",
                arch_input_d: "数据流图 (DFG)<br>控制流图 (CFG)",
                arch_soft_t: "软件编译器",
                arch_soft_d: "图错误检测<br>DFS 重构<br>Python 仿真代码",
                arch_hard_t: "硬件编译器",
                arch_hard_d: "Chisel 生成器<br>Verilog 代码生成<br>Testbench 自动生成",
                sec_results: "性能与结果",
                p_results_intro: "我们通过设计常见的 DSP 组件（FIR 滤波器，PE 阵列）并与 Chisel (CS) 和直接编写 (DW) 的结果进行比较，验证了 GraphRTL 的有效性。",
                stat_time: "设计时间缩短",
                stat_overhead: "硬件开销减少",
                stat_compile: "比 HLS 编译更快",
                chart_title: "设计时间对比 (越低越好)",
                label_dw: "直接编写 (DW)",
                label_cs: "Chisel (CS)",
                chart_note: "* 数据基于 8 阶复数 FIR 滤波器设计实验。",
                btn_ieee: "在 IEEE Xplore 查看论文",
                footer_text: "&copy; 2026 乔宇恒. 内容基于 ISEDA 2024 发表论文."
            },
            fr: {
                nav_back: "Retour au Portfolio",
                paper_title: "Un Cadre de Conception Agile de Code RTL à partir de Graphes de Flux de Données",
                meta_author: "Yuheng Qiao (Premier Auteur)",
                meta_loc: "Xi'an, Chine",
                badge_agile: "Conception Matérielle Agile",
                badge_eda: "Outil EDA",
                badge_award: "Prix de Présentation Exceptionnelle",
                sec_abstract: "Résumé & Problématique",
                p_abstract_1: "Avec la demande croissante pour des circuits de traitement du signal complexes, une conception efficace est critique. Le codage manuel (Verilog/VHDL) est long et sujet aux erreurs.",
                p_abstract_2: "<strong>GraphRTL</strong> propose un nouveau cadre pour la co-conception agile logicielle et matérielle. Nous utilisons des <strong>Graphes de Flux de Données (DFG)</strong> pour générer automatiquement du code RTL synthétisable. L'outil vérifie et reconstruit les graphes pour générer le code Verilog.",
                sec_arch: "Architecture du Système",
                p_arch_intro: "Le cadre se compose de deux noyaux de compilation principaux reliant les graphes algorithmiques à l'implémentation matérielle.",
                arch_input_t: "Description d'Entrée",
                arch_input_d: "Graphes de Flux de Données<br>Graphes de Contrôle",
                arch_soft_t: "Compilateur Logiciel",
                arch_soft_d: "Détection d'Erreurs<br>Reconstruction DFS<br>Code de Simulation Python",
                arch_hard_t: "Compilateur Matériel",
                arch_hard_d: "Générateur Chisel<br>Génération Verilog<br>Auto-Gen Testbench",
                sec_results: "Performance & Résultats",
                p_results_intro: "Nous avons validé GraphRTL en concevant des composants DSP (filtres FIR) et en comparant avec Chisel (CS) et l'écriture directe (DW).",
                stat_time: "Réduction du Temps de Conception",
                stat_overhead: "Réduction des Coûts Matériels",
                stat_compile: "Compilation plus Rapide que HLS",
                chart_title: "Comparaison du Temps de Conception",
                label_dw: "Écriture Directe",
                label_cs: "Chisel",
                chart_note: "* Données basées sur un filtre FIR d'ordre 8.",
                btn_ieee: "Voir l'Article sur IEEE Xplore",
                footer_text: "&copy; 2026 Yuheng Qiao. Contenu basé sur la publication ISEDA 2024."
            },
            sv: {
                nav_back: "Tillbaka till Portfölj",
                paper_title: "Ett Agilt Designramverk för RTL-kod från Dataflödesgrafer",
                meta_author: "Yuheng Qiao (Första Författare)",
                meta_loc: "Xi'an, Kina",
                badge_agile: "Agil Hårdvarudesign",
                badge_eda: "EDA-verktyg",
                badge_award: "Utmärkelse för Presentation",
                sec_abstract: "Sammanfattning & Problemställning",
                p_abstract_1: "Då efterfrågan på komplexa signalbehandlingskretsar ökar, blir effektiv design avgörande. Traditionell manuell kodning (Verilog/VHDL) är tidskrävande och felbenägen.",
                p_abstract_2: "<strong>GraphRTL</strong> föreslår ett nytt ramverk för agil mjukvaru- och hårdvarudesign. Vi använder <strong>Dataflödesgrafer (DFG)</strong> för att automatiskt generera syntetiserbar RTL-kod. Verktyget kontrollerar och rekonstruerar grafer för att generera Verilog-kod.",
                sec_arch: "Systemarkitektur",
                p_arch_intro: "Ramverket består av två kompileringskärnor som överbryggar gapet mellan algoritmiska grafer och hårdvaruimplementering.",
                arch_input_t: "Inmatningsbeskrivning",
                arch_input_d: "Dataflödesgrafer (DFG)<br>Kontrollflödesgrafer (CFG)",
                arch_soft_t: "Mjukvarukompilator",
                arch_soft_d: "Fellokalisering<br>DFS-rekonstruktion<br>Python-simuleringskod",
                arch_hard_t: "Hårdvarukompilator",
                arch_hard_d: "Chisel-generator<br>Verilog-kodgenerering<br>Testbänk Auto-Gen",
                sec_results: "Prestanda & Resultat",
                p_results_intro: "Vi validerade GraphRTL genom att designa DSP-komponenter (FIR-filter) och jämföra med Chisel (CS) och direktskrivning (DW).",
                stat_time: "Minskning av Designtid",
                stat_overhead: "Minskning av Hårdvaruoverhead",
                stat_compile: "Snabbare Kompilering än HLS",
                chart_title: "Jämförelse av Designtid",
                label_dw: "Direktskrivning",
                label_cs: "Chisel",
                chart_note: "* Data baserad på 8:e ordningens komplexa FIR-filter.",
                btn_ieee: "Se Artikel på IEEE Xplore",
                footer_text: "&copy; 2026 Yuheng Qiao. Innehåll baserat på ISEDA 2024-publikation."
            }
        };

        function changeLanguage(lang) {
            // Save language preference for consistency across pages
            localStorage.setItem('preferredLang', lang);
            
            const elements = document.querySelectorAll('[data-lang-key]');
            elements.forEach(el => {
                const key = el.getAttribute('data-lang-key');
                if (translations[lang] && translations[lang][key]) {
                    el.innerHTML = translations[lang][key];
                }
            });
        }

        // Initialize Language on Load
        document.addEventListener('DOMContentLoaded', () => {
            const savedLang = localStorage.getItem('preferredLang') || 'en';
            const langSelect = document.getElementById('langSelect');
            if (langSelect) langSelect.value = savedLang;
            changeLanguage(savedLang);
        });

        // Canvas Animation (Same as Index)
        const canvas = document.getElementById('canvas-bg');
        const ctx = canvas.getContext('2d');
        let width, height;
        let particles = [];
        const themeColor = { r: 118, g: 185, b: 0 }; 

        function resize() {
            width = canvas.width = window.innerWidth;
            height = canvas.height = window.innerHeight;
        }

        class Particle {
            constructor() {
                this.x = Math.random() * width;
                this.y = Math.random() * height;
                this.vx = (Math.random() - 0.5) * 1;
                this.vy = (Math.random() - 0.5) * 1;
                this.size = Math.random() * 2 + 1;
            }
            update() {
                this.x += this.vx;
                this.y += this.vy;
                if (this.x < 0 || this.x > width) this.vx *= -1;
                if (this.y < 0 || this.y > height) this.vy *= -1;
            }
            draw() {
                ctx.fillStyle = `rgba(${themeColor.r}, ${themeColor.g}, ${themeColor.b}, 0.5)`;
                ctx.beginPath();
                ctx.arc(this.x, this.y, this.size, 0, Math.PI * 2);
                ctx.fill();
            }
        }

        function init() {
            particles = [];
            for (let i = 0; i < 60; i++) particles.push(new Particle());
        }

        function animate() {
            ctx.clearRect(0, 0, width, height);
            particles.forEach(p => { p.update(); p.draw(); });
            for (let i = 0; i < particles.length; i++) {
                for (let j = i + 1; j < particles.length; j++) {
                    const dx = particles[i].x - particles[j].x;
                    const dy = particles[i].y - particles[j].y;
                    const dist = Math.sqrt(dx*dx + dy*dy);
                    if (dist < 150) {
                        ctx.beginPath();
                        ctx.strokeStyle = `rgba(${themeColor.r}, ${themeColor.g}, ${themeColor.b}, ${1 - dist/150})`;
                        ctx.lineWidth = 0.5;
                        ctx.moveTo(particles[i].x, particles[i].y);
                        ctx.lineTo(particles[j].x, particles[j].y);
                        ctx.stroke();
                    }
                }
            }
            requestAnimationFrame(animate);
        }

        window.addEventListener('resize', () => { resize(); init(); });
        resize();
        init();
        animate();
    </script>
</body>
</html>
