Success: HW and SW results match
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_fifo_w32_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_B
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regslice_both
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.regslice_both(DataWidth=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.regslice_both(DataWidth=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=6)
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d8_A_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d8_A
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example_example
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_A
Compiling module xil_defaultlib.AESL_axi_s_B
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2019.2.0 (64-bit)
  **** SW Build 2597062 on Sun Jul 21 20:25:32 MDT 2019
  **** IP Build 2596835 on Sun Jul 21 23:23:41 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"

//////////////////////////////////////////////////////////////////////////////
// ERROR!!! DEADLOCK DETECTED at 307000 ns! SIMULATION WILL BE STOPPED! //
//////////////////////////////////////////////////////////////////////////////
/////////////////////////
// Dependence cycle 1:
// (1): Process: example_example.proc_1_U0
//      Channel: example_example.data_channel11_U, FULL
// (2): Process: example_example.proc_2_U0
//      Channel: example_example.data_channel22_U, EMPTY
////////////////////////////////////////////////////////////////////////
// Totally 1 cycles detected!
////////////////////////////////////////////////////////////////////////
$finish called at time : 346840 ps : File "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" Line 329
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 23 00:33:18 2019...
Success: HW and SW results match
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_fifo_w32_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_B
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regslice_both
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.regslice_both(DataWidth=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.regslice_both(DataWidth=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=6)
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d8_A_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d8_A
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example_example
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_A
Compiling module xil_defaultlib.AESL_axi_s_B
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2019.2.0 (64-bit)
  **** SW Build 2604353 on Mon Jul 29 21:08:51 MDT 2019
  **** IP Build 2603935 on Mon Jul 29 23:50:36 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"

//////////////////////////////////////////////////////////////////////////////
// ERROR!!! DEADLOCK DETECTED at 307000 ns! SIMULATION WILL BE STOPPED! //
//////////////////////////////////////////////////////////////////////////////
/////////////////////////
// Dependence cycle 1:
// (1): Process: example_example.proc_1_U0
//      Channel: example_example.data_channel11_U, FULL
// (2): Process: example_example.proc_2_U0
//      Channel: example_example.data_channel22_U, EMPTY
////////////////////////////////////////////////////////////////////////
// Totally 1 cycles detected!
////////////////////////////////////////////////////////////////////////
$finish called at time : 346840 ps : File "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" Line 329
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 31 01:43:39 2019...
Success: HW and SW results match
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_fifo_w32_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_B
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regslice_both
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.regslice_both(DataWidth=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.regslice_both(DataWidth=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=6)
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d8_A_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d8_A
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example_example
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_A
Compiling module xil_defaultlib.AESL_axi_s_B
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2019.2.0 (64-bit)
  **** SW Build 2604353 on Mon Jul 29 21:08:51 MDT 2019
  **** IP Build 2603935 on Mon Jul 29 23:50:36 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"

//////////////////////////////////////////////////////////////////////////////
// ERROR!!! DEADLOCK DETECTED at 307000 ns! SIMULATION WILL BE STOPPED! //
//////////////////////////////////////////////////////////////////////////////
/////////////////////////
// Dependence cycle 1:
// (1): Process: example_example.proc_1_U0
//      Channel: example_example.data_channel11_U, FULL
// (2): Process: example_example.proc_2_U0
//      Channel: example_example.data_channel22_U, EMPTY
////////////////////////////////////////////////////////////////////////
// Totally 1 cycles detected!
////////////////////////////////////////////////////////////////////////
$finish called at time : 346840 ps : File "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" Line 329
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 31 01:54:17 2019...
Success: HW and SW results match
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_example_top glbl -prj example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /proj/xbuilds/HEAD_daily_latest/installs/lin64/Vivado/HEAD/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s example 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_start_for_proc_2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module example_start_for_proc_2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_fifo_w32_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A_shiftReg
INFO: [VRFC 10-311] analyzing module example_fifo_w32_d8_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/example_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module example_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_axi_s_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_B
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regslice_both
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.regslice_both(DataWidth=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.regslice_both(DataWidth=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=6)
Compiling module xil_defaultlib.example_proc_1
Compiling module xil_defaultlib.example_proc_2
Compiling module xil_defaultlib.example_fifo_w32_d8_A_shiftReg
Compiling module xil_defaultlib.example_fifo_w32_d8_A
Compiling module xil_defaultlib.example_start_for_proc_2_U0_shif...
Compiling module xil_defaultlib.example_start_for_proc_2_U0
Compiling module xil_defaultlib.example_example
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=10,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_A
Compiling module xil_defaultlib.AESL_axi_s_B
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_example_top
Compiling module work.glbl
Built simulation snapshot example

****** xsim v2019.2.0 (64-bit)
  **** SW Build 2605609 on Tue Jul 30 20:16:38 MDT 2019
  **** IP Build 2605178 on Tue Jul 30 22:59:07 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/example/xsim_script.tcl
# xsim {example} -autoloadwcfg -tclbatch {example.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [0.00%] @ "127000"

//////////////////////////////////////////////////////////////////////////////
// ERROR!!! DEADLOCK DETECTED at 307000 ns! SIMULATION WILL BE STOPPED! //
//////////////////////////////////////////////////////////////////////////////
/////////////////////////
// Dependence cycle 1:
// (1): Process: example_example.proc_1_U0
//      Channel: example_example.data_channel11_U, FULL
// (2): Process: example_example.proc_2_U0
//      Channel: example_example.data_channel22_U, EMPTY
////////////////////////////////////////////////////////////////////////
// Totally 1 cycles detected!
////////////////////////////////////////////////////////////////////////
$finish called at time : 346840 ps : File "/proj/autoesl/qingqing/Testcases/hls/UnitSuite/Features/Deadlock/data_flow_dl_data_streams/proj/solution1/sim/verilog/AESL_deadlock_report_unit.v" Line 329
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 31 02:49:29 2019...
