Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 19 21:12:25 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.300        0.000                      0                  147        0.130        0.000                      0                  147        1.100        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 50.000}       100.000         10.000          
  clk_out2_glb_clk_src  {0.000 5.000}        10.000          100.000         
  clkfbout_glb_clk_src  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src       95.721        0.000                      0                  119        0.130        0.000                      0                  119       49.500        0.000                       0                    57  
  clk_out2_glb_clk_src        7.205        0.000                      0                   14        0.232        0.000                      0                   14        4.500        0.000                       0                    16  
  clkfbout_glb_clk_src                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_glb_clk_src  clk_out2_glb_clk_src        6.300        0.000                      0                   24        0.203        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack       95.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.721ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.874ns (21.970%)  route 3.104ns (78.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.923     1.494    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.428    97.970    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/C
                         clock pessimism             -0.497    97.473    
                         clock uncertainty           -0.091    97.382    
    SLICE_X157Y123       FDSE (Setup_fdse_C_CE)      -0.168    97.214    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         97.214    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                 95.721    

Slack (MET) :             95.721ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.978ns  (logic 0.874ns (21.970%)  route 3.104ns (78.030%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 97.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.923     1.494    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.428    97.970    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]/C
                         clock pessimism             -0.497    97.473    
                         clock uncertainty           -0.091    97.382    
    SLICE_X157Y123       FDSE (Setup_fdse_C_CE)      -0.168    97.214    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         97.214    
                         arrival time                          -1.494    
  -------------------------------------------------------------------
                         slack                                 95.721    

Slack (MET) :             96.133ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.874ns (24.493%)  route 2.694ns (75.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.513     1.084    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X157Y122       FDSE (Setup_fdse_C_CE)      -0.168    97.216    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         97.216    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 96.133    

Slack (MET) :             96.133ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 0.874ns (24.493%)  route 2.694ns (75.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.513     1.084    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X157Y122       FDSE (Setup_fdse_C_CE)      -0.168    97.216    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         97.216    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 96.133    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.874ns (24.689%)  route 2.666ns (75.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.485     1.056    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X158Y122       FDSE (Setup_fdse_C_CE)      -0.136    97.248    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.874ns (24.689%)  route 2.666ns (75.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.485     1.056    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X158Y122       FDSE (Setup_fdse_C_CE)      -0.136    97.248    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.874ns (24.689%)  route 2.666ns (75.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.485     1.056    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X158Y122       FDSE (Setup_fdse_C_CE)      -0.136    97.248    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.874ns (24.689%)  route 2.666ns (75.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.485     1.056    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X158Y122       FDSE (Setup_fdse_C_CE)      -0.136    97.248    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.874ns (24.689%)  route 2.666ns (75.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.485     1.056    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X158Y122       FDSE (Setup_fdse_C_CE)      -0.136    97.248    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 96.193    

Slack (MET) :             96.193ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.874ns (24.689%)  route 2.666ns (75.311%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT2 (Prop_lut2_I0_O)        0.262     0.036 r  data_gen_inst/PRBS_GENERATE/counter_reg[4]_i_1/O
                         net (fo=6, routed)           0.270     0.307    data_gen_inst/PRBS_GENERATE/E[0]
    SLICE_X159Y124       LUT6 (Prop_lut6_I0_O)        0.264     0.571 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.485     1.056    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.430    97.972    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]/C
                         clock pessimism             -0.497    97.475    
                         clock uncertainty           -0.091    97.384    
    SLICE_X158Y122       FDSE (Setup_fdse_C_CE)      -0.136    97.248    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         97.248    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 96.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.064    -0.262    reset_inst/syn_block_0/data_sync0
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.908    -0.395    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.072    -0.467    
    SLICE_X160Y127       FDRE (Hold_fdre_C_D)         0.075    -0.392    reset_inst/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/dcm_locked_sync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.461%)  route 0.071ns (35.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  reset_inst/syn_block_0/data_sync_reg4/Q
                         net (fo=2, routed)           0.071    -0.268    reset_inst/dcm_locked_sync
    SLICE_X161Y127       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.908    -0.395    reset_inst/clk_out1
    SLICE_X161Y127       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
                         clock pessimism             -0.059    -0.454    
    SLICE_X161Y127       FDRE (Hold_fdre_C_D)         0.017    -0.437    reset_inst/dcm_locked_sync_pre_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.251ns (72.721%)  route 0.094ns (27.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.637    -0.468    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDSE (Prop_fdse_C_Q)         0.148    -0.320 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/Q
                         net (fo=4, routed)           0.094    -0.226    data_gen_inst/PRBS_GENERATE/p_0_in1_in[1]
    SLICE_X158Y122       LUT3 (Prop_lut3_I2_O)        0.103    -0.123 r  data_gen_inst/PRBS_GENERATE/prbs_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    data_gen_inst/PRBS_GENERATE/p_36_in
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.907    -0.396    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism             -0.072    -0.468    
    SLICE_X158Y122       FDSE (Hold_fdse_C_D)         0.131    -0.337    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.247ns (72.401%)  route 0.094ns (27.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.637    -0.468    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDSE (Prop_fdse_C_Q)         0.148    -0.320 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/Q
                         net (fo=4, routed)           0.094    -0.226    data_gen_inst/PRBS_GENERATE/p_0_in1_in[1]
    SLICE_X158Y122       LUT3 (Prop_lut3_I0_O)        0.099    -0.127 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    data_gen_inst/PRBS_GENERATE/prbs_xor_b[7]
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.907    -0.396    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C
                         clock pessimism             -0.072    -0.468    
    SLICE_X158Y122       FDSE (Hold_fdse_C_D)         0.121    -0.347    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.128    -0.339 r  reset_inst/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116    -0.223    reset_inst/syn_block_0/data_sync1
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.908    -0.395    reset_inst/syn_block_0/clk
    SLICE_X160Y127       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.072    -0.467    
    SLICE_X160Y127       FDRE (Hold_fdre_C_D)         0.017    -0.450    reset_inst/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.249ns (68.172%)  route 0.116ns (31.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDSE (Prop_fdse_C_Q)         0.148    -0.322 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/Q
                         net (fo=5, routed)           0.116    -0.205    data_gen_inst/PRBS_GENERATE/p_0_in1_in[3]
    SLICE_X158Y123       LUT2 (Prop_lut2_I0_O)        0.101    -0.104 r  data_gen_inst/PRBS_GENERATE/prbs_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    data_gen_inst/PRBS_GENERATE/p_29_in
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.905    -0.398    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X158Y123       FDSE (Hold_fdse_C_D)         0.131    -0.339    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (67.909%)  route 0.116ns (32.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDSE (Prop_fdse_C_Q)         0.148    -0.322 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[5]/Q
                         net (fo=5, routed)           0.116    -0.205    data_gen_inst/PRBS_GENERATE/p_0_in1_in[3]
    SLICE_X158Y123       LUT2 (Prop_lut2_I1_O)        0.098    -0.107 r  data_gen_inst/PRBS_GENERATE/DATA_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    data_gen_inst/PRBS_GENERATE/prbs_xor_b[4]
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.905    -0.398    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X158Y123       FDSE (Hold_fdse_C_D)         0.121    -0.349    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.226ns (67.531%)  route 0.109ns (32.469%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/CLK
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.128    -0.343 f  data_gen_inst/counter_reg_reg[4]/Q
                         net (fo=4, routed)           0.109    -0.234    data_gen_inst/counter_reg[4]
    SLICE_X159Y124       LUT5 (Prop_lut5_I1_O)        0.098    -0.136 r  data_gen_inst/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    data_gen_inst/counter_reg[2]_i_1_n_0
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.904    -0.399    data_gen_inst/CLK
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[2]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.092    -0.379    data_gen_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.192ns (54.017%)  route 0.163ns (45.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/CLK
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  data_gen_inst/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.163    -0.166    data_gen_inst/counter_reg[0]
    SLICE_X159Y124       LUT5 (Prop_lut5_I4_O)        0.051    -0.115 r  data_gen_inst/counter_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.115    data_gen_inst/counter_reg[4]_i_2_n_0
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.904    -0.399    data_gen_inst/CLK
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[4]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.107    -0.364    data_gen_inst/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.634    -0.471    data_gen_inst/CLK
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  data_gen_inst/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.177    -0.152    data_gen_inst/counter_reg[0]
    SLICE_X159Y124       LUT2 (Prop_lut2_I1_O)        0.042    -0.110 r  data_gen_inst/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    data_gen_inst/counter_reg[1]_i_1_n_0
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.904    -0.399    data_gen_inst/CLK
    SLICE_X159Y124       FDRE                                         r  data_gen_inst/counter_reg_reg[1]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.107    -0.364    data_gen_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X160Y122  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X160Y122  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y122  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y122  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y123  debounce_inst_send_enable/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X162Y126  debounce_inst_send_enable/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y122  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y122  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X160Y122  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y122  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y122  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y123  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y122  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y122  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        7.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.643ns (24.161%)  route 2.018ns (75.839%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.492    -0.704    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X158Y124       LUT5 (Prop_lut5_I4_O)        0.105    -0.599 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.772     0.173    para_to_serial_inst/D[1]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)       -0.032     7.378    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.860ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.643ns (31.045%)  route 1.428ns (68.955%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.674    -0.522    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I2_O)        0.105    -0.417 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.417    para_to_serial_inst/D[2]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.033     7.443    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  7.860    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.643ns (31.215%)  route 1.417ns (68.785%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.662    -0.534    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y122       LUT5 (Prop_lut5_I4_O)        0.105    -0.429 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.429    para_to_serial_inst/D[9]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.497     7.475    
                         clock uncertainty           -0.064     7.412    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.033     7.445    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.643ns (31.276%)  route 1.413ns (68.724%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.658    -0.538    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y122       LUT5 (Prop_lut5_I4_O)        0.105    -0.433 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.433    para_to_serial_inst/D[8]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.497     7.475    
                         clock uncertainty           -0.064     7.412    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.032     7.444    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.643ns (33.420%)  route 1.281ns (66.580%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.527    -0.670    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I4_O)        0.105    -0.565 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    para_to_serial_inst/D[5]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.032     7.442    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.019ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.552ns (31.767%)  route 1.186ns (68.233%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 r  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I3_O)        0.119    -1.182 r  para_to_serial_inst/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.431    -0.751    para_to_serial_inst/counter[3]_i_1__0_n_0
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
                         clock pessimism             -0.458     7.511    
                         clock uncertainty           -0.064     7.448    
    SLICE_X158Y125       FDRE (Setup_fdre_C_D)       -0.180     7.268    para_to_serial_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.268    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  8.019    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.643ns (35.138%)  route 1.187ns (64.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.432    -0.764    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y122       LUT5 (Prop_lut5_I2_O)        0.105    -0.659 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.659    para_to_serial_inst/D[6]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.497     7.475    
                         clock uncertainty           -0.064     7.412    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.030     7.442    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.105ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.643ns (35.196%)  route 1.184ns (64.804%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.429    -0.767    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y122       LUT5 (Prop_lut5_I2_O)        0.105    -0.662 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.662    para_to_serial_inst/D[7]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.497     7.475    
                         clock uncertainty           -0.064     7.412    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.032     7.444    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  8.105    

Slack (MET) :             8.230ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.643ns (37.869%)  route 1.055ns (62.131%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.301    -0.896    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I2_O)        0.105    -0.791 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.791    para_to_serial_inst/D[3]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.030     7.440    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  8.230    

Slack (MET) :             8.235ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.643ns (37.936%)  route 1.052ns (62.064%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.532    -2.489    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.433    -2.056 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.754    -1.301    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT4 (Prop_lut4_I0_O)        0.105    -1.196 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.298    -0.899    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I4_O)        0.105    -0.794 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.794    para_to_serial_inst/D[4]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.032     7.442    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  8.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.662%)  route 0.137ns (42.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[2]/Q
                         net (fo=1, routed)           0.137    -0.192    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][2]
    SLICE_X159Y123       LUT5 (Prop_lut5_I0_O)        0.045    -0.147 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    para_to_serial_inst/D[3]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.091    -0.379    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.674%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.634    -0.471    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  para_to_serial_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.133    para_to_serial_inst/counter[1]
    SLICE_X158Y125       LUT3 (Prop_lut3_I2_O)        0.043    -0.090 r  para_to_serial_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.090    para_to_serial_inst/counter[2]_i_1__0_n_0
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X158Y125       FDRE (Hold_fdre_C_D)         0.131    -0.340    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.157%)  route 0.157ns (45.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[3]/Q
                         net (fo=1, routed)           0.157    -0.171    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][3]
    SLICE_X159Y123       LUT5 (Prop_lut5_I1_O)        0.045    -0.126 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    para_to_serial_inst/D[4]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.157%)  route 0.157ns (45.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.637    -0.468    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  para_to_serial_inst/para_reg_reg[6]/Q
                         net (fo=1, routed)           0.157    -0.169    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][6]
    SLICE_X159Y122       LUT5 (Prop_lut5_I0_O)        0.045    -0.124 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    para_to_serial_inst/D[7]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.907    -0.396    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.072    -0.468    
    SLICE_X159Y122       FDRE (Hold_fdre_C_D)         0.092    -0.376    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.634    -0.471    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  para_to_serial_inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.174    -0.133    para_to_serial_inst/counter[1]
    SLICE_X158Y125       LUT4 (Prop_lut4_I2_O)        0.045    -0.088 r  para_to_serial_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.088    para_to_serial_inst/counter[1]_i_1__0_n_0
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X158Y125       FDRE (Hold_fdre_C_D)         0.120    -0.351    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.121%)  route 0.138ns (37.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.342 r  para_to_serial_inst/para_reg_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.203    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][1]
    SLICE_X159Y123       LUT5 (Prop_lut5_I0_O)        0.099    -0.104 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    para_to_serial_inst/D[2]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.143%)  route 0.217ns (53.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[4]/Q
                         net (fo=1, routed)           0.217    -0.112    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][4]
    SLICE_X159Y123       LUT5 (Prop_lut5_I1_O)        0.045    -0.067 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    para_to_serial_inst/D[5]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.875%)  route 0.219ns (54.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.637    -0.468    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  para_to_serial_inst/para_reg_reg[8]/Q
                         net (fo=1, routed)           0.219    -0.107    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][8]
    SLICE_X159Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.062 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    para_to_serial_inst/D[9]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.907    -0.396    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.072    -0.468    
    SLICE_X159Y122       FDRE (Hold_fdre_C_D)         0.092    -0.376    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.113%)  route 0.245ns (56.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[5]/Q
                         net (fo=1, routed)           0.245    -0.083    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][5]
    SLICE_X159Y122       LUT5 (Prop_lut5_I0_O)        0.045    -0.038 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    para_to_serial_inst/D[6]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.907    -0.396    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.059    -0.455    
    SLICE_X159Y122       FDRE (Hold_fdre_C_D)         0.091    -0.364    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.427%)  route 0.241ns (53.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.634    -0.471    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.307 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.241    -0.066    para_to_serial_inst/counter[0]
    SLICE_X158Y125       LUT1 (Prop_lut1_I0_O)        0.045    -0.021 r  para_to_serial_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    para_to_serial_inst/counter[0]_i_1_n_0
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X158Y125       FDRE (Hold_fdre_C_D)         0.121    -0.350    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_glb_clk_src
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y125  para_to_serial_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y125  para_to_serial_inst/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y125  para_to_serial_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y125  para_to_serial_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y124  para_to_serial_inst/para_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y124  para_to_serial_inst/para_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y125  para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y124  para_to_serial_inst/para_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/para_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        6.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.590ns (18.025%)  route 2.683ns (81.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.911    -0.226    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X158Y124       LUT5 (Prop_lut5_I3_O)        0.242     0.016 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.772     0.789    para_to_serial_inst/D[1]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)       -0.032     7.088    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -0.789    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.590ns (22.664%)  route 2.013ns (77.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          2.013    -0.123    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X159Y122       LUT5 (Prop_lut5_I3_O)        0.242     0.119 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.119    para_to_serial_inst/D[7]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.639     7.333    
                         clock uncertainty           -0.211     7.122    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.032     7.154    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.484ns (18.782%)  route 2.093ns (81.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          2.093    -0.013    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X158Y124       LUT4 (Prop_lut4_I3_O)        0.105     0.092 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.092    para_to_serial_inst/D[0]
    SLICE_X158Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X158Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism             -0.639     7.330    
                         clock uncertainty           -0.211     7.119    
    SLICE_X158Y124       FDRE (Setup_fdre_C_D)        0.076     7.195    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.484ns (19.651%)  route 1.979ns (80.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.979    -0.127    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I0_O)        0.105    -0.022 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    para_to_serial_inst/D[4]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.032     7.152    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  7.174    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.484ns (22.231%)  route 1.693ns (77.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.379    -2.106 f  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.693    -0.412    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I4_O)        0.105    -0.307 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    para_to_serial_inst/D[3]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.030     7.150    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.150    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 0.484ns (22.190%)  route 1.697ns (77.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.697    -0.408    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y122       LUT5 (Prop_lut5_I0_O)        0.105    -0.303 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    para_to_serial_inst/D[8]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.639     7.333    
                         clock uncertainty           -0.211     7.122    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.032     7.154    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.484ns (22.211%)  route 1.695ns (77.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.695    -0.410    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y122       LUT5 (Prop_lut5_I0_O)        0.105    -0.305 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    para_to_serial_inst/D[9]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.430     7.972    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.639     7.333    
                         clock uncertainty           -0.211     7.122    
    SLICE_X159Y122       FDRE (Setup_fdre_C_D)        0.033     7.155    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.590ns (27.505%)  route 1.555ns (72.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.348    -2.137 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=14, routed)          1.555    -0.582    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X159Y123       LUT5 (Prop_lut5_I3_O)        0.242    -0.340 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    para_to_serial_inst/D[2]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.033     7.153    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.153    
                         arrival time                           0.340    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.484ns (22.820%)  route 1.637ns (77.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    data_gen_inst/CLK
    SLICE_X160Y122       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=14, routed)          1.637    -0.469    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X159Y123       LUT5 (Prop_lut5_I0_O)        0.105    -0.364 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    para_to_serial_inst/D[5]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X159Y123       FDRE (Setup_fdre_C_D)        0.032     7.152    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.364    
  -------------------------------------------------------------------
                         slack                                  7.516    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.379ns (24.263%)  route 1.183ns (75.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.485ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          1.536    -2.485    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.379    -2.106 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          1.183    -0.923    para_to_serial_inst/SR[0]
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.639     7.330    
                         clock uncertainty           -0.211     7.119    
    SLICE_X158Y125       FDRE (Setup_fdre_C_R)       -0.423     6.696    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  7.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.209ns (25.329%)  route 0.616ns (74.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.637    -0.468    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.304 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           0.616     0.312    data_gen_inst/PRBS_GENERATE/DATA_OUT[3]
    SLICE_X159Y123       LUT5 (Prop_lut5_I1_O)        0.045     0.357 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    para_to_serial_inst/D[3]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.091     0.154    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.209ns (24.056%)  route 0.660ns (75.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.396ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.637    -0.468    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y122       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDSE (Prop_fdse_C_Q)         0.164    -0.304 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/Q
                         net (fo=1, routed)           0.660     0.356    data_gen_inst/PRBS_GENERATE/DATA_OUT[6]
    SLICE_X159Y122       LUT5 (Prop_lut5_I1_O)        0.045     0.401 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.401    para_to_serial_inst/D[6]
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.907    -0.396    para_to_serial_inst/CLK
    SLICE_X159Y122       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism              0.250    -0.146    
                         clock uncertainty            0.211     0.065    
    SLICE_X159Y122       FDRE (Hold_fdre_C_D)         0.091     0.156    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.974%)  route 0.663ns (76.026%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.635    -0.470    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y123       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDSE (Prop_fdse_C_Q)         0.164    -0.306 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           0.663     0.357    data_gen_inst/PRBS_GENERATE/DATA_OUT[5]
    SLICE_X159Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.402 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.402    para_to_serial_inst/D[5]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X159Y123       FDRE (Hold_fdre_C_D)         0.092     0.155    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.780%)  route 0.652ns (82.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.652     0.326    para_to_serial_inst/SR[0]
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X158Y125       FDRE (Hold_fdre_C_R)         0.009     0.071    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.780%)  route 0.652ns (82.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.652     0.326    para_to_serial_inst/SR[0]
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X158Y125       FDRE (Hold_fdre_C_R)         0.009     0.071    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.780%)  route 0.652ns (82.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.652     0.326    para_to_serial_inst/SR[0]
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X158Y125       FDRE (Hold_fdre_C_R)         0.009     0.071    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.780%)  route 0.652ns (82.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.652     0.326    para_to_serial_inst/SR[0]
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X158Y125       FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X158Y125       FDRE (Hold_fdre_C_R)         0.009     0.071    para_to_serial_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.626     0.301    para_to_serial_inst/SR[0]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X159Y123       FDRE (Hold_fdre_C_R)        -0.018     0.045    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.626     0.301    para_to_serial_inst/SR[0]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X159Y123       FDRE (Hold_fdre_C_R)        -0.018     0.045    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.141ns (18.375%)  route 0.626ns (81.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=55, routed)          0.638    -0.467    reset_inst/clk_out1
    SLICE_X160Y127       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  reset_inst/reset_sync_reg/Q
                         net (fo=21, routed)          0.626     0.301    para_to_serial_inst/SR[0]
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X159Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X159Y123       FDRE (Hold_fdre_C_R)        -0.018     0.045    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.301    
  -------------------------------------------------------------------
                         slack                                  0.256    





