==27762== Cachegrind, a cache and branch-prediction profiler
==27762== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27762== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27762== Command: ./mser .
==27762== 
--27762-- warning: L3 cache found, using its data for the LL simulation.
--27762-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27762-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27762== 
==27762== Process terminating with default action of signal 15 (SIGTERM)
==27762==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27762==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27762== 
==27762== I   refs:      2,076,329,347
==27762== I1  misses:            1,222
==27762== LLi misses:            1,209
==27762== I1  miss rate:          0.00%
==27762== LLi miss rate:          0.00%
==27762== 
==27762== D   refs:        846,607,422  (572,834,724 rd   + 273,772,698 wr)
==27762== D1  misses:        3,056,044  (  1,729,924 rd   +   1,326,120 wr)
==27762== LLd misses:        1,901,838  (    689,239 rd   +   1,212,599 wr)
==27762== D1  miss rate:           0.4% (        0.3%     +         0.5%  )
==27762== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27762== 
==27762== LL refs:           3,057,266  (  1,731,146 rd   +   1,326,120 wr)
==27762== LL misses:         1,903,047  (    690,448 rd   +   1,212,599 wr)
==27762== LL miss rate:            0.1% (        0.0%     +         0.4%  )
