--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_STARM2.twx CNC2_STARM2.ncd -o CNC2_STARM2.twr CNC2_STARM2.pcf -ucf
CNC2_STARM2.ucf

Design file:              CNC2_STARM2.ncd
Physical constraint file: CNC2_STARM2.pcf
Device,package,speed:     xc6slx25,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Tx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFGMUX_X3Y15.I0                 0.603  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Rx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
H3.I                         BUFGMUX_X3Y16.I0                 0.603  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42282514 paths analyzed, 5903 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.676ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12 (SLICE_X48Y34.A2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.177ns (Levels of Logic = 4)
  Clock Path Skew:      1.749ns (1.268 - -0.481)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.D1       net (fanout=1)        2.311   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_620
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X48Y34.A2      net (fanout=26)       4.042   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X48Y34.CLK     Tas                   0.341   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<16>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<12>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12
    -------------------------------------------------  ---------------------------
    Total                                     12.177ns (3.048ns logic, 9.129ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.046ns (Levels of Logic = 4)
  Clock Path Skew:      1.755ns (1.268 - -0.487)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.C1       net (fanout=1)        2.187   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_541
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X48Y34.A2      net (fanout=26)       4.042   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X48Y34.CLK     Tas                   0.341   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<16>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<12>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12
    -------------------------------------------------  ---------------------------
    Total                                     12.046ns (3.041ns logic, 9.005ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.025ns (Levels of Logic = 4)
  Clock Path Skew:      1.837ns (1.268 - -0.569)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C       Tilo                  0.259   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o1
    SLICE_X29Y21.A3      net (fanout=17)       1.444   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o
    SLICE_X29Y21.A       Tilo                  0.259   N41
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst_SW0
    SLICE_X20Y23.C1      net (fanout=1)        0.914   N41
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X48Y34.A2      net (fanout=26)       4.042   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X48Y34.CLK     Tas                   0.341   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<16>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<12>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_12
    -------------------------------------------------  ---------------------------
    Total                                     12.025ns (1.472ns logic, 10.553ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60 (SLICE_X43Y36.D5), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.865ns (Levels of Logic = 4)
  Clock Path Skew:      1.706ns (1.225 - -0.481)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.D1       net (fanout=1)        2.311   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_620
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X43Y36.D5      net (fanout=26)       3.749   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X43Y36.CLK     Tas                   0.322   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<60>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60
    -------------------------------------------------  ---------------------------
    Total                                     11.865ns (3.029ns logic, 8.836ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.734ns (Levels of Logic = 4)
  Clock Path Skew:      1.712ns (1.225 - -0.487)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.C1       net (fanout=1)        2.187   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_541
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X43Y36.D5      net (fanout=26)       3.749   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X43Y36.CLK     Tas                   0.322   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<60>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60
    -------------------------------------------------  ---------------------------
    Total                                     11.734ns (3.022ns logic, 8.712ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.713ns (Levels of Logic = 4)
  Clock Path Skew:      1.794ns (1.225 - -0.569)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C       Tilo                  0.259   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o1
    SLICE_X29Y21.A3      net (fanout=17)       1.444   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o
    SLICE_X29Y21.A       Tilo                  0.259   N41
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst_SW0
    SLICE_X20Y23.C1      net (fanout=1)        0.914   N41
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X43Y36.D5      net (fanout=26)       3.749   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X43Y36.CLK     Tas                   0.322   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<60>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_60
    -------------------------------------------------  ---------------------------
    Total                                     11.713ns (1.453ns logic, 10.260ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44 (SLICE_X47Y36.D6), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.623ns (Levels of Logic = 4)
  Clock Path Skew:      1.738ns (1.257 - -0.481)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.D1       net (fanout=1)        2.311   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_620
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X47Y36.D6      net (fanout=26)       3.507   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X47Y36.CLK     Tas                   0.322   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<44>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<44>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44
    -------------------------------------------------  ---------------------------
    Total                                     11.623ns (3.029ns logic, 8.594ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.492ns (Levels of Logic = 4)
  Clock Path Skew:      1.744ns (1.257 - -0.487)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.C1       net (fanout=1)        2.187   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_541
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X47Y36.D6      net (fanout=26)       3.507   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X47Y36.CLK     Tas                   0.322   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<44>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<44>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44
    -------------------------------------------------  ---------------------------
    Total                                     11.492ns (3.022ns logic, 8.470ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.471ns (Levels of Logic = 4)
  Clock Path Skew:      1.826ns (1.257 - -0.569)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C       Tilo                  0.259   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o1
    SLICE_X29Y21.A3      net (fanout=17)       1.444   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o
    SLICE_X29Y21.A       Tilo                  0.259   N41
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst_SW0
    SLICE_X20Y23.C1      net (fanout=1)        0.914   N41
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X47Y36.D6      net (fanout=26)       3.507   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X47Y36.CLK     Tas                   0.322   CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<44>
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<44>11
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_44
    -------------------------------------------------  ---------------------------
    Total                                     11.471ns (1.453ns logic, 10.018ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (SLICE_X23Y22.B5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 3)
  Clock Path Skew:      1.425ns (1.063 - -0.362)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_1
    SLICE_X22Y19.B5      net (fanout=1)        0.515   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<1>
    SLICE_X22Y19.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst_SW0
    SLICE_X23Y22.A1      net (fanout=1)        0.454   N19
    SLICE_X23Y22.A       Tilo                  0.156   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X23Y22.B5      net (fanout=31)       0.210   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X23Y22.CLK     Tah         (-Th)    -0.155   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[33]_ISTOP_DataIn[1]_MUX_539_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.665ns logic, 1.179ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_1 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.075ns (Levels of Logic = 3)
  Clock Path Skew:      1.465ns (1.063 - -0.402)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_1 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y37.CQ      Tcko                  0.234   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/reg_dout_1
    SLICE_X22Y27.B3      net (fanout=1)        0.681   ML3MST_inst/reg_dout<1>
    SLICE_X22Y27.B       Tilo                  0.156   LB_MIII_DataOut<1>
                                                       ML3MST_inst/Mmux_host_data_r121
    SLICE_X23Y22.A2      net (fanout=1)        0.483   LB_MIII_DataOut<1>
    SLICE_X23Y22.A       Tilo                  0.156   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X23Y22.B5      net (fanout=31)       0.210   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X23Y22.CLK     Tah         (-Th)    -0.155   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[33]_ISTOP_DataIn[1]_MUX_539_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    -------------------------------------------------  ---------------------------
    Total                                      2.075ns (0.701ns logic, 1.374ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_17 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 3)
  Clock Path Skew:      1.464ns (1.063 - -0.401)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_17 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y42.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<17>
                                                       ML3MST_inst/reg_dout_17
    SLICE_X22Y32.D3      net (fanout=1)        0.974   ML3MST_inst/reg_dout<17>
    SLICE_X22Y32.D       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_2
                                                       ML3MST_inst/Mmux_host_data_r91
    SLICE_X23Y22.A3      net (fanout=1)        0.538   LB_MIII_DataOut<17>
    SLICE_X23Y22.A       Tilo                  0.156   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>LogicTrst
    SLICE_X23Y22.B5      net (fanout=31)       0.210   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<49>
    SLICE_X23Y22.CLK     Tah         (-Th)    -0.155   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<50>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[33]_ISTOP_DataIn[1]_MUX_539_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_33
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.665ns logic, 1.722ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (SLICE_X20Y26.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_8 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 3)
  Clock Path Skew:      1.499ns (1.077 - -0.422)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_8 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y41.AQ      Tcko                  0.234   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/reg_dout_8
    SLICE_X20Y30.B4      net (fanout=1)        0.902   ML3MST_inst/reg_dout<8>
    SLICE_X20Y30.B       Tilo                  0.142   LB_MIII_DataOut<8>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X20Y26.C6      net (fanout=1)        0.305   LB_MIII_DataOut<8>
    SLICE_X20Y26.C       Tilo                  0.142   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X20Y26.D5      net (fanout=26)       0.076   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.121   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_532_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.639ns logic, 1.283ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.975ns (Levels of Logic = 3)
  Clock Path Skew:      1.466ns (1.077 - -0.389)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y10.CQ      Tcko                  0.200   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_8
    SLICE_X22Y19.A1      net (fanout=1)        0.655   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<8>
    SLICE_X22Y19.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_P_0
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst_SW0
    SLICE_X20Y26.C1      net (fanout=1)        0.625   N33
    SLICE_X20Y26.C       Tilo                  0.142   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X20Y26.D5      net (fanout=26)       0.076   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.121   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_532_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.619ns logic, 1.356ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 3)
  Clock Path Skew:      1.483ns (1.077 - -0.406)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X23Y28.B4      net (fanout=5)        1.117   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X23Y28.BMUX    Tilo                  0.203   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_128_o_inv1
    SLICE_X20Y26.C5      net (fanout=16)       0.300   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_128_o_inv
    SLICE_X20Y26.C       Tilo                  0.142   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>LogicTrst
    SLICE_X20Y26.D5      net (fanout=26)       0.076   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<56>
    SLICE_X20Y26.CLK     Tah         (-Th)    -0.121   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<56>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[40]_ISTOP_DataIn[8]_MUX_532_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_40
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.666ns logic, 1.493ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (SLICE_X18Y24.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.920ns (Levels of Logic = 3)
  Clock Path Skew:      1.482ns (1.082 - -0.400)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y10.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_10
    SLICE_X25Y21.C3      net (fanout=1)        0.755   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<10>
    SLICE_X25Y21.C       Tilo                  0.156   N37
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst_SW0
    SLICE_X18Y24.C6      net (fanout=1)        0.433   N37
    SLICE_X18Y24.C       Tilo                  0.156   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X18Y24.D5      net (fanout=26)       0.091   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.131   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[42]_ISTOP_DataIn[10]_MUX_530_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.641ns logic, 1.279ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 4)
  Clock Path Skew:      1.348ns (1.082 - -0.266)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0
    SLICE_X10Y29.A6      net (fanout=128)      0.210   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>
    SLICE_X10Y29.BMUX    Topab                 0.251   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X19Y29.C4      net (fanout=1)        0.494   ML3MST_inst/common_mem_douta<10>
    SLICE_X19Y29.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X18Y24.C3      net (fanout=1)        0.563   LB_MIII_DataOut<10>
    SLICE_X18Y24.C       Tilo                  0.156   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X18Y24.D5      net (fanout=26)       0.091   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.131   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[42]_ISTOP_DataIn[10]_MUX_530_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.892ns logic, 1.358ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:          CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 4)
  Clock Path Skew:      1.348ns (1.082 - -0.266)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AQ      Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0
    SLICE_X10Y29.B6      net (fanout=128)      0.210   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>
    SLICE_X10Y29.BMUX    Topbb                 0.251   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X19Y29.C4      net (fanout=1)        0.494   ML3MST_inst/common_mem_douta<10>
    SLICE_X19Y29.C       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd21
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X18Y24.C3      net (fanout=1)        0.563   LB_MIII_DataOut<10>
    SLICE_X18Y24.C       Tilo                  0.156   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X18Y24.D5      net (fanout=26)       0.091   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.131   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[42]_ISTOP_DataIn[10]_MUX_530_o11
                                                       CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_42
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.892ns logic, 1.358ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.600ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (SLICE_X51Y47.C1), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.624ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.534 - 0.550)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y49.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_10
    SLICE_X49Y57.D2      net (fanout=2)        1.323   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<10>
    SLICE_X49Y57.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X51Y47.C1      net (fanout=1)        1.329   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X51Y47.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (0.972ns logic, 2.652ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.342ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.534 - 0.553)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X50Y62.C2      net (fanout=12)       1.497   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X50Y62.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X46Y54.B3      net (fanout=12)       1.543   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X46Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X46Y54.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X46Y54.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X46Y54.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X46Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X46Y54.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X46Y54.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X49Y57.A3      net (fanout=1)        0.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X49Y57.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y57.C2      net (fanout=28)       0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y57.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X49Y57.D4      net (fanout=1)        0.402   ML3MST_inst/N304
    SLICE_X49Y57.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X51Y47.C1      net (fanout=1)        1.329   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X51Y47.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      9.342ns (2.507ns logic, 6.835ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     30.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      9.333ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.534 - 0.553)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X50Y62.A1      net (fanout=12)       0.972   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X50Y62.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X46Y54.B1      net (fanout=7)        2.002   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X46Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X46Y54.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X46Y54.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X46Y54.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X46Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X46Y54.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X46Y54.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X49Y57.A3      net (fanout=1)        0.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X49Y57.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X49Y57.C2      net (fanout=28)       0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X49Y57.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2_SW0
    SLICE_X49Y57.D4      net (fanout=1)        0.402   ML3MST_inst/N304
    SLICE_X49Y57.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT2
    SLICE_X51Y47.C1      net (fanout=1)        1.329   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
    SLICE_X51Y47.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_10
    -------------------------------------------------  ---------------------------
    Total                                      9.333ns (2.564ns logic, 6.769ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X53Y48.C4), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y52.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X51Y41.B5      net (fanout=13)       1.464   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X51Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X53Y48.C4      net (fanout=1)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X53Y48.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (0.972ns logic, 2.424ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.132ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.353 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X50Y62.C2      net (fanout=12)       1.497   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X50Y62.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X46Y54.B3      net (fanout=12)       1.543   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X46Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X46Y54.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X46Y54.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X46Y54.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X46Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X46Y54.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X46Y54.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X49Y57.A3      net (fanout=1)        0.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X49Y57.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X51Y41.A6      net (fanout=28)       2.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X51Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X51Y41.B4      net (fanout=1)        0.494   ML3MST_inst/N310
    SLICE_X51Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X53Y48.C4      net (fanout=1)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X53Y48.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     11.132ns (2.507ns logic, 8.625ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.014ns (0.353 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y62.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X50Y62.A1      net (fanout=12)       0.972   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X50Y62.AMUX    Tilo                  0.261   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA
    SLICE_X46Y54.B1      net (fanout=7)        2.002   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_cy<0>
    SLICE_X46Y54.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X46Y54.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X46Y54.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X46Y54.C1      net (fanout=1)        0.456   ML3MST_inst/N1291
    SLICE_X46Y54.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X46Y54.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X46Y54.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X49Y57.A3      net (fanout=1)        0.736   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X49Y57.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<10>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X51Y41.A6      net (fanout=28)       2.522   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X51Y41.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X51Y41.B4      net (fanout=1)        0.494   ML3MST_inst/N310
    SLICE_X51Y41.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X53Y48.C4      net (fanout=1)        0.960   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X53Y48.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     11.123ns (2.564ns logic, 8.559ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X51Y55.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.370ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.338 - 0.367)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X51Y55.C1      net (fanout=11)       1.741   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X51Y55.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X51Y55.A1      net (fanout=1)        0.603   ML3MST_inst/N382
    SLICE_X51Y55.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      3.370ns (1.026ns logic, 2.344ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.338 - 0.356)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X51Y55.C4      net (fanout=2)        0.817   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X51Y55.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X51Y55.A1      net (fanout=1)        0.603   ML3MST_inst/N382
    SLICE_X51Y55.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (1.026ns logic, 1.420ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y24.ADDRB3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.173 - 0.158)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y50.AQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr_0
    RAMB16_X2Y24.ADDRB3  net (fanout=5)        0.172   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr<0>
    RAMB16_X2Y24.CLKB    Trckc_ADDRB (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (0.168ns logic, 0.172ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y24.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.173 - 0.158)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y50.CQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr_2
    RAMB16_X2Y24.ADDRB5  net (fanout=7)        0.244   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr<2>
    RAMB16_X2Y24.CLKB    Trckc_ADDRB (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.168ns logic, 0.244ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16 (SLICE_X52Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16
    SLICE_X52Y70.A6      net (fanout=3)        0.026   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<16>
    SLICE_X52Y70.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_16
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y26.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y24.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.685ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (SLICE_X3Y67.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.529 - 0.536)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X5Y67.A6       net (fanout=2)        1.729   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X5Y67.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<10>5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X3Y67.A2       net (fanout=1)        0.942   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X3Y67.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (0.972ns logic, 2.671ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.437 - 0.454)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y67.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X5Y67.A1       net (fanout=3)        1.029   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X5Y67.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<10>5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X3Y67.A2       net (fanout=1)        0.942   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X3Y67.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.972ns logic, 1.971ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.437 - 0.454)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y67.CMUX     Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    SLICE_X5Y67.A3       net (fanout=3)        0.885   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>
    SLICE_X5Y67.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<10>5
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o15
    SLICE_X3Y67.A2       net (fanout=1)        0.942   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o14
    SLICE_X3Y67.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_34_o_MUX_15_o16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (1.042ns logic, 1.827ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X6Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.417 - 0.442)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X3Y67.C4       net (fanout=2)        1.538   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X3Y67.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y62.CE       net (fanout=4)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y62.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.954ns logic, 2.517ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.506 - 0.548)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y67.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y67.C5       net (fanout=2)        0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y67.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y62.CE       net (fanout=4)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y62.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.954ns logic, 1.317ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X6Y62.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.417 - 0.442)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X3Y67.C4       net (fanout=2)        1.538   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X3Y67.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y62.CE       net (fanout=4)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y62.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.954ns logic, 2.517ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.042ns (0.506 - 0.548)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y67.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y67.C5       net (fanout=2)        0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X3Y67.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y62.CE       net (fanout=4)        0.979   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y62.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.954ns logic, 1.317ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X4Y67.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y67.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X4Y67.C5       net (fanout=1)        0.060   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X4Y67.CLK      Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X4Y67.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y67.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X4Y67.B5       net (fanout=1)        0.070   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X4Y67.CLK      Tah         (-Th)    -0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.391ns (0.321ns logic, 0.070ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X1Y67.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y67.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X1Y67.C5       net (fanout=3)        0.064   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X1Y67.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.353ns logic, 0.064ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X6Y62.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X6Y62.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_1 (SLICE_X26Y37.C6), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.710ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      14.710ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.777 - 0.792)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y76.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X23Y63.A4      net (fanout=10)       8.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X23Y63.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X23Y63.D3      net (fanout=2)        0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X23Y63.D       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[1]_SW0
    SLICE_X23Y63.C6      net (fanout=1)        0.118   ML3MST_inst/N260
    SLICE_X23Y63.C       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[1]
    SLICE_X23Y60.B2      net (fanout=1)        0.788   ML3MST_inst/debug_info_11<1>
    SLICE_X23Y60.B       Tilo                  0.259   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/mux11_122
    SLICE_X26Y37.D5      net (fanout=1)        3.138   ML3MST_inst/mux11_122
    SLICE_X26Y37.D       Tilo                  0.203   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X26Y37.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X26Y37.CLK     Tas                   0.289   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     14.710ns (1.975ns logic, 12.735ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.603ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      13.572ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.777 - 0.823)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y47.DQ       Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
    SLICE_X13Y53.A3      net (fanout=36)       1.896   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
    SLICE_X13Y53.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv2111
    SLICE_X28Y53.B3      net (fanout=2)        4.349   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n23622_inv211
    SLICE_X28Y53.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X23Y60.C3      net (fanout=1)        1.862   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X23Y60.C       Tilo                  0.259   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X23Y60.B4      net (fanout=1)        0.327   ML3MST_inst/debug_info_10<1>
    SLICE_X23Y60.B       Tilo                  0.259   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/mux11_122
    SLICE_X26Y37.D5      net (fanout=1)        3.138   ML3MST_inst/mux11_122
    SLICE_X26Y37.D       Tilo                  0.203   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X26Y37.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X26Y37.CLK     Tas                   0.289   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     13.572ns (1.882ns logic, 11.690ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.370ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd73 (FF)
  Destination:          ML3MST_inst/reg_dout_1 (FF)
  Data Path Delay:      13.339ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.777 - 0.823)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd73 to ML3MST_inst/reg_dout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y47.DMUX     Tshcko                0.455   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd74
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd73
    SLICE_X28Y53.C3      net (fanout=15)       4.896   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd73
    SLICE_X28Y53.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
    SLICE_X28Y53.A1      net (fanout=1)        0.451   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>61
    SLICE_X28Y53.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>63
    SLICE_X28Y53.B5      net (fanout=2)        0.467   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>6
    SLICE_X28Y53.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>62
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X23Y60.C3      net (fanout=1)        1.862   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]2
    SLICE_X23Y60.C       Tilo                  0.259   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[1]3
    SLICE_X23Y60.B4      net (fanout=1)        0.327   ML3MST_inst/debug_info_10<1>
    SLICE_X23Y60.B       Tilo                  0.259   ML3MST_inst/debug_info_10<1>
                                                       ML3MST_inst/mux11_122
    SLICE_X26Y37.D5      net (fanout=1)        3.138   ML3MST_inst/mux11_122
    SLICE_X26Y37.D       Tilo                  0.203   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/mux11_7
    SLICE_X26Y37.C6      net (fanout=1)        0.118   ML3MST_inst/mux11_7
    SLICE_X26Y37.CLK     Tas                   0.289   ML3MST_inst/reg_dout<1>
                                                       ML3MST_inst/host_addr<6>71
                                                       ML3MST_inst/reg_dout_1
    -------------------------------------------------  ---------------------------
    Total                                     13.339ns (2.080ns logic, 11.259ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_2 (SLICE_X28Y37.A5), 38 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.097ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      14.086ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.766 - 0.792)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y76.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X23Y63.A4      net (fanout=10)       8.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X23Y63.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X23Y63.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X23Y63.B       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]_SW0
    SLICE_X24Y53.C5      net (fanout=1)        1.185   ML3MST_inst/N336
    SLICE_X24Y53.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]
    SLICE_X24Y53.D5      net (fanout=1)        0.204   ML3MST_inst/debug_info_11<2>
    SLICE_X24Y53.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<13>
                                                       ML3MST_inst/mux22_122
    SLICE_X28Y37.B3      net (fanout=1)        2.232   ML3MST_inst/mux22_122
    SLICE_X28Y37.B       Tilo                  0.205   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X28Y37.A5      net (fanout=1)        0.169   ML3MST_inst/mux22_7
    SLICE_X28Y37.CLK     Tas                   0.341   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     14.086ns (1.921ns logic, 12.165ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.863ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      11.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.766 - 0.792)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
    SLICE_X23Y63.A1      net (fanout=17)       6.073   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
    SLICE_X23Y63.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X23Y63.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X23Y63.B       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]_SW0
    SLICE_X24Y53.C5      net (fanout=1)        1.185   ML3MST_inst/N336
    SLICE_X24Y53.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]
    SLICE_X24Y53.D5      net (fanout=1)        0.204   ML3MST_inst/debug_info_11<2>
    SLICE_X24Y53.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<13>
                                                       ML3MST_inst/mux22_122
    SLICE_X28Y37.B3      net (fanout=1)        2.232   ML3MST_inst/mux22_122
    SLICE_X28Y37.B       Tilo                  0.205   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X28Y37.A5      net (fanout=1)        0.169   ML3MST_inst/mux22_7
    SLICE_X28Y37.CLK     Tas                   0.341   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.852ns (1.865ns logic, 9.987ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.548ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23 (FF)
  Destination:          ML3MST_inst/reg_dout_2 (FF)
  Data Path Delay:      11.537ns (Levels of Logic = 6)
  Clock Path Skew:      -0.026ns (0.766 - 0.792)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23 to ML3MST_inst/reg_dout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y76.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23
    SLICE_X23Y63.A3      net (fanout=16)       5.758   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd23
    SLICE_X23Y63.A       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]11
    SLICE_X23Y63.B6      net (fanout=2)        0.124   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]1
    SLICE_X23Y63.B       Tilo                  0.259   ML3MST_inst/N260
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]_SW0
    SLICE_X24Y53.C5      net (fanout=1)        1.185   ML3MST_inst/N336
    SLICE_X24Y53.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[2]
    SLICE_X24Y53.D5      net (fanout=1)        0.204   ML3MST_inst/debug_info_11<2>
    SLICE_X24Y53.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/rx_cyclic_buf_b_top<13>
                                                       ML3MST_inst/mux22_122
    SLICE_X28Y37.B3      net (fanout=1)        2.232   ML3MST_inst/mux22_122
    SLICE_X28Y37.B       Tilo                  0.205   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/mux22_7
    SLICE_X28Y37.A5      net (fanout=1)        0.169   ML3MST_inst/mux22_7
    SLICE_X28Y37.CLK     Tas                   0.341   ML3MST_inst/reg_dout<3>
                                                       ML3MST_inst/host_addr<6>81
                                                       ML3MST_inst/reg_dout_2
    -------------------------------------------------  ---------------------------
    Total                                     11.537ns (1.865ns logic, 9.672ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_12 (SLICE_X27Y48.A1), 37 paths
--------------------------------------------------------------------------------
Delay (setup path):     15.076ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      14.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.783 - 0.795)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y65.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd26
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25
    SLICE_X26Y67.C2      net (fanout=16)       8.737   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd25
    SLICE_X26Y67.C       Tilo                  0.204   ML3MST_inst/N140
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X24Y49.B2      net (fanout=1)        2.722   ML3MST_inst/debug_info_11<12>
    SLICE_X24Y49.B       Tilo                  0.205   ML3MST_inst/mux3_122
                                                       ML3MST_inst/mux3_122
    SLICE_X24Y49.C4      net (fanout=1)        0.346   ML3MST_inst/mux3_122
    SLICE_X24Y49.CMUX    Tilo                  0.343   ML3MST_inst/mux3_122
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X27Y48.A1      net (fanout=1)        0.809   ML3MST_inst/mux3_7
    SLICE_X27Y48.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     14.079ns (1.465ns logic, 12.614ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.846ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      13.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.783 - 0.792)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y76.AQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X7Y73.C2       net (fanout=10)       0.809   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd13
    SLICE_X7Y73.C        Tilo                  0.259   ML3MST_inst/N138
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X7Y73.A6       net (fanout=1)        0.279   ML3MST_inst/N354
    SLICE_X7Y73.A        Tilo                  0.259   ML3MST_inst/N138
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X26Y67.C1      net (fanout=3)        6.848   ML3MST_inst/debug_info_11<4>
    SLICE_X26Y67.C       Tilo                  0.204   ML3MST_inst/N140
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X24Y49.B2      net (fanout=1)        2.722   ML3MST_inst/debug_info_11<12>
    SLICE_X24Y49.B       Tilo                  0.205   ML3MST_inst/mux3_122
                                                       ML3MST_inst/mux3_122
    SLICE_X24Y49.C4      net (fanout=1)        0.346   ML3MST_inst/mux3_122
    SLICE_X24Y49.CMUX    Tilo                  0.343   ML3MST_inst/mux3_122
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X27Y48.A1      net (fanout=1)        0.809   ML3MST_inst/mux3_7
    SLICE_X27Y48.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     13.852ns (2.039ns logic, 11.813ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.829ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      13.835ns (Levels of Logic = 6)
  Clock Path Skew:      -0.009ns (0.783 - 0.792)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y76.BQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14
    SLICE_X7Y73.C5       net (fanout=9)        0.792   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14
    SLICE_X7Y73.C        Tilo                  0.259   ML3MST_inst/N138
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X7Y73.A6       net (fanout=1)        0.279   ML3MST_inst/N354
    SLICE_X7Y73.A        Tilo                  0.259   ML3MST_inst/N138
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X26Y67.C1      net (fanout=3)        6.848   ML3MST_inst/debug_info_11<4>
    SLICE_X26Y67.C       Tilo                  0.204   ML3MST_inst/N140
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X24Y49.B2      net (fanout=1)        2.722   ML3MST_inst/debug_info_11<12>
    SLICE_X24Y49.B       Tilo                  0.205   ML3MST_inst/mux3_122
                                                       ML3MST_inst/mux3_122
    SLICE_X24Y49.C4      net (fanout=1)        0.346   ML3MST_inst/mux3_122
    SLICE_X24Y49.CMUX    Tilo                  0.343   ML3MST_inst/mux3_122
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X27Y48.A1      net (fanout=1)        0.809   ML3MST_inst/mux3_7
    SLICE_X27Y48.CLK     Tas                   0.322   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     13.835ns (2.039ns logic, 11.796ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rs_CMD_clr_d_14 (SLICE_X30Y35.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.085ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14 (FF)
  Destination:          ML3MST_inst/reg_rs_CMD_clr_d_14 (FF)
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.590ns (0.927 - 0.337)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14 to ML3MST_inst/reg_rs_CMD_clr_d_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y35.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
    SLICE_X30Y35.BX      net (fanout=2)        0.251   ML3MST_inst/ml3_logic_root/reg_rs_CMD_cclr_14
    SLICE_X30Y35.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/reg_rs_CMD_clr_d<17>
                                                       ML3MST_inst/reg_rs_CMD_clr_d_14
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.239ns logic, 0.251ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_24 (SLICE_X36Y41.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.835ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      0.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.595ns (0.952 - 0.357)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_24
    SLICE_X36Y41.D6      net (fanout=3)        0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<24>
    SLICE_X36Y41.CLK     Tah         (-Th)    -0.231   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_F
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.429ns logic, 0.316ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_27 (SLICE_X36Y40.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.861ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_27 (FF)
  Destination:          ML3MST_inst/reg_dout_27 (FF)
  Data Path Delay:      0.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.591ns (0.948 - 0.357)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_27 to ML3MST_inst/reg_dout_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_27
    SLICE_X36Y40.B3      net (fanout=3)        0.327   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
    SLICE_X36Y40.CLK     Tah         (-Th)    -0.190   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/mux19711
                                                       ML3MST_inst/reg_dout_27
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.388ns logic, 0.327ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (SLICE_X44Y46.A5), 113 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.845ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.828ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.727 - 0.759)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X45Y44.A1      net (fanout=16)       1.122   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X42Y46.C3      net (fanout=8)        1.103   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X42Y46.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X44Y46.A5      net (fanout=1)        0.383   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.828ns (3.571ns logic, 7.257ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.842ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.825ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.727 - 0.759)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X45Y44.A1      net (fanout=16)       1.122   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X42Y46.D3      net (fanout=8)        1.093   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X42Y46.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_F
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X44Y46.A5      net (fanout=1)        0.383   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.825ns (3.578ns logic, 7.247ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.800ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18 (FF)
  Data Path Delay:      10.782ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X45Y44.A2      net (fanout=13)       1.076   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X42Y46.C3      net (fanout=8)        1.103   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X42Y46.CMUX    Tilo                  0.361   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6_G
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X44Y46.A5      net (fanout=1)        0.383   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>6
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<18>7
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_18
    -------------------------------------------------  ---------------------------
    Total                                     10.782ns (3.571ns logic, 7.211ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X44Y46.B1), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.574ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.557ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.727 - 0.759)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X45Y44.A1      net (fanout=16)       1.122   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X47Y48.D4      net (fanout=8)        0.429   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X47Y48.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X44Y46.B1      net (fanout=1)        0.888   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.557ns (3.469ns logic, 7.088ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.529ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.511ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X45Y44.A2      net (fanout=13)       1.076   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X47Y48.D4      net (fanout=8)        0.429   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X47Y48.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X44Y46.B1      net (fanout=1)        0.888   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.511ns (3.469ns logic, 7.042ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.403ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.385ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X45Y44.A3      net (fanout=15)       0.950   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X47Y48.D4      net (fanout=8)        0.429   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X47Y48.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X44Y46.B1      net (fanout=1)        0.888   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.385ns (3.469ns logic, 6.916ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X44Y46.B4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.509ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.492ns (Levels of Logic = 12)
  Clock Path Skew:      -0.032ns (0.727 - 0.759)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y49.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X45Y44.A1      net (fanout=16)       1.122   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X44Y46.C2      net (fanout=8)        1.028   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X44Y46.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X44Y46.B4      net (fanout=1)        0.278   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.492ns (3.415ns logic, 7.077ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.464ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.446ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X45Y44.A2      net (fanout=13)       1.076   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X44Y46.C2      net (fanout=8)        1.028   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X44Y46.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X44Y46.B4      net (fanout=1)        0.278   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.446ns (3.415ns logic, 7.031ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.338ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.320ns (Levels of Logic = 12)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_3 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y48.DQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_3
    SLICE_X45Y44.A3      net (fanout=15)       0.950   ML3MST_inst/reg_rw_IDLY<3>
    SLICE_X45Y44.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X42Y44.B1      net (fanout=2)        0.659   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X42Y44.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X42Y44.A3      net (fanout=2)        0.417   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X42Y44.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X49Y45.B4      net (fanout=2)        1.002   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X49Y45.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X49Y45.A5      net (fanout=2)        0.193   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X49Y45.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X49Y45.D5      net (fanout=2)        0.382   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X49Y45.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X49Y45.C6      net (fanout=2)        0.123   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X49Y45.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X47Y48.A2      net (fanout=2)        1.163   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X47Y48.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X47Y48.B6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X47Y48.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X47Y48.C1      net (fanout=3)        0.584   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X47Y48.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X44Y46.C2      net (fanout=8)        1.028   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X44Y46.C       Tilo                  0.205   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X44Y46.B4      net (fanout=1)        0.278   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X44Y46.CLK     Tas                   0.341   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.320ns (3.415ns logic, 6.905ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27 (SLICE_X26Y39.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.101ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_27 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27 (FF)
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.594ns (0.939 - 0.345)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_27 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.CQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<28>
                                                       ML3MST_inst/reg_rs_CMD_27
    SLICE_X26Y39.DX      net (fanout=3)        0.239   ML3MST_inst/reg_rs_CMD<27>
    SLICE_X26Y39.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_27
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.239ns logic, 0.239ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22 (SLICE_X25Y39.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.080ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_22 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22 (FF)
  Data Path Delay:      0.511ns (Levels of Logic = 0)
  Clock Path Skew:      0.606ns (0.951 - 0.345)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_22 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y39.BQ      Tcko                  0.200   ML3MST_inst/reg_rs_CMD<24>
                                                       ML3MST_inst/reg_rs_CMD_22
    SLICE_X25Y39.CX      net (fanout=3)        0.252   ML3MST_inst/reg_rs_CMD<22>
    SLICE_X25Y39.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<23>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_22
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.259ns logic, 0.252ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25 (SLICE_X26Y39.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.097ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25 (FF)
  Data Path Delay:      0.482ns (Levels of Logic = 0)
  Clock Path Skew:      0.594ns (0.939 - 0.345)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_25 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y39.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<28>
                                                       ML3MST_inst/reg_rs_CMD_25
    SLICE_X26Y39.BX      net (fanout=3)        0.243   ML3MST_inst/reg_rs_CMD<25>
    SLICE_X26Y39.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.239ns logic, 0.243ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 249314 paths analyzed, 8494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.167ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13 (SLICE_X48Y12.A2), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.967ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.426 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C       Tilo                  0.259   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o1
    SLICE_X27Y20.A3      net (fanout=17)       1.237   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o
    SLICE_X27Y20.A       Tilo                  0.259   N43
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst_SW0
    SLICE_X21Y25.A4      net (fanout=1)        1.116   N43
    SLICE_X21Y25.A       Tilo                  0.259   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X48Y12.A2      net (fanout=26)       3.935   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X48Y12.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<13>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13
    -------------------------------------------------  ---------------------------
    Total                                     11.967ns (1.526ns logic, 10.441ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.900ns (Levels of Logic = 4)
  Clock Path Skew:      0.060ns (0.426 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.CMUX    Tilo                  0.313   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_STARM2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X27Y20.A5      net (fanout=17)       1.116   CNC2_STARM2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X27Y20.A       Tilo                  0.259   N43
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst_SW0
    SLICE_X21Y25.A4      net (fanout=1)        1.116   N43
    SLICE_X21Y25.A       Tilo                  0.259   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X48Y12.A2      net (fanout=26)       3.935   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X48Y12.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<13>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13
    -------------------------------------------------  ---------------------------
    Total                                     11.900ns (1.580ns logic, 10.320ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.578ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.426 - 0.463)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOA29   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y31.B4      net (fanout=1)        2.550   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<29>
    SLICE_X10Y31.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<29>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_542
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_20
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_20
    SLICE_X21Y32.B3      net (fanout=1)        1.162   ML3MST_inst/common_mem_douta<29>
    SLICE_X21Y32.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_ml3_core_status[11]1
                                                       ML3MST_inst/Mmux_host_data_r221
    SLICE_X21Y25.A3      net (fanout=1)        0.861   LB_MIII_DataOut<29>
    SLICE_X21Y25.A       Tilo                  0.259   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>LogicTrst
    SLICE_X48Y12.A2      net (fanout=26)       3.935   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<61>
    SLICE_X48Y12.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<13>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_13
    -------------------------------------------------  ---------------------------
    Total                                     11.578ns (3.070ns logic, 8.508ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (SLICE_X48Y11.D1), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.715ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.424 - 0.454)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y20.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.D1       net (fanout=1)        2.311   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_620
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X48Y11.D1      net (fanout=26)       3.580   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X48Y11.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<12>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<12>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    -------------------------------------------------  ---------------------------
    Total                                     11.715ns (3.048ns logic, 8.667ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.584ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.424 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA28   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y34.C1       net (fanout=1)        2.187   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<28>
    SLICE_X6Y34.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_douta<28>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_541
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_19
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_19
    SLICE_X17Y28.B3      net (fanout=1)        1.652   ML3MST_inst/common_mem_douta<28>
    SLICE_X17Y28.B       Tilo                  0.259   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r211
    SLICE_X20Y23.C4      net (fanout=1)        1.124   LB_MIII_DataOut<28>
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X48Y11.D1      net (fanout=26)       3.580   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X48Y11.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<12>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<12>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    -------------------------------------------------  ---------------------------
    Total                                     11.584ns (3.041ns logic, 8.543ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.563ns (Levels of Logic = 4)
  Clock Path Skew:      0.058ns (0.424 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C       Tilo                  0.259   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o1
    SLICE_X29Y21.A3      net (fanout=17)       1.444   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o
    SLICE_X29Y21.A       Tilo                  0.259   N41
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst_SW0
    SLICE_X20Y23.C1      net (fanout=1)        0.914   N41
    SLICE_X20Y23.C       Tilo                  0.205   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst
    SLICE_X48Y11.D1      net (fanout=26)       3.580   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X48Y11.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount<12>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_BaudrateCount[31]_select_87_OUT<12>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_BaudrateCount_12
    -------------------------------------------------  ---------------------------
    Total                                     11.563ns (1.472ns logic, 10.091ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22 (SLICE_X35Y6.C6), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.343 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C       Tilo                  0.259   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o1
    SLICE_X25Y19.B3      net (fanout=17)       0.986   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_134_o
    SLICE_X25Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst_SW0
    SLICE_X17Y24.C2      net (fanout=1)        1.205   N29
    SLICE_X17Y24.C       Tilo                  0.259   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst
    SLICE_X35Y6.C6       net (fanout=29)       3.798   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X35Y6.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<22>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22
    -------------------------------------------------  ---------------------------
    Total                                     11.649ns (1.507ns logic, 10.142ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.576ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.343 - 0.366)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.C3      net (fanout=5)        4.153   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X21Y24.CMUX    Tilo                  0.313   CNC2_STARM2/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_STARM2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
    SLICE_X25Y19.B5      net (fanout=17)       0.859   CNC2_STARM2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o
    SLICE_X25Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst_SW0
    SLICE_X17Y24.C2      net (fanout=1)        1.205   N29
    SLICE_X17Y24.C       Tilo                  0.259   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst
    SLICE_X35Y6.C6       net (fanout=29)       3.798   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X35Y6.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<22>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22
    -------------------------------------------------  ---------------------------
    Total                                     11.576ns (1.561ns logic, 10.015ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.180ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.343 - 0.398)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y17.DQ      Tcko                  0.447   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X22Y27.A5      net (fanout=6)        3.233   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X22Y27.A       Tilo                  0.203   LB_MIII_DataOut<1>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X25Y19.B2      net (fanout=16)       1.454   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X25Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst_SW0
    SLICE_X17Y24.C2      net (fanout=1)        1.205   N29
    SLICE_X17Y24.C       Tilo                  0.259   CNC2_STARM2/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>LogicTrst
    SLICE_X35Y6.C6       net (fanout=29)       3.798   CNC2_STARM2/RemoteIO_Partition_2/m_IBusOBitDataIn<54>
    SLICE_X35Y6.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/IBUS_Address[7]_m_ScanTime[31]_select_88_OUT<22>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ScanTime_22
    -------------------------------------------------  ---------------------------
    Total                                     11.180ns (1.490ns logic, 9.690ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_dd_5 (SLICE_X28Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_rc_INTS_set_d_5 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_dd_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_set_d_5 to ML3MST_inst/reg_rc_INTS_set_dd_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y42.CQ      Tcko                  0.200   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d_5
    SLICE_X28Y42.C5      net (fanout=2)        0.068   ML3MST_inst/reg_rc_INTS_set_d<5>
    SLICE_X28Y42.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d<5>_rt
                                                       ML3MST_inst/reg_rc_INTS_set_dd_5
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X33Y20.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y20.CQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X33Y20.DX      net (fanout=3)        0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X33Y20.CLK     Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_dd_4 (SLICE_X28Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_rc_INTS_set_d_4 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_dd_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rc_INTS_set_d_4 to ML3MST_inst/reg_rc_INTS_set_dd_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y42.BQ      Tcko                  0.200   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d_4
    SLICE_X28Y42.B5      net (fanout=2)        0.079   ML3MST_inst/reg_rc_INTS_set_d<4>
    SLICE_X28Y42.CLK     Tah         (-Th)    -0.121   ML3MST_inst/reg_rc_INTS_set_d<6>
                                                       ML3MST_inst/reg_rc_INTS_set_d<4>_rt
                                                       ML3MST_inst/reg_rc_INTS_set_dd_4
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.3% logic, 19.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.718ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13 (SLICE_X24Y61.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.283ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.456 - 0.556)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y30.B6       net (fanout=1)        2.772   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1>
    SLICE_X6Y30.BMUX     Topbb                 0.361   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_514
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X36Y66.C5      net (fanout=54)       3.705   ML3MST_inst/common_mem_doutb<1>
    SLICE_X36Y66.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16605
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n3227<1>1
    SLICE_X9Y62.B2       net (fanout=6)        6.883   ML3MST_inst/ml3_logic_root/ml3_flame_control/n3227
    SLICE_X9Y62.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n164691
    SLICE_X24Y61.SR      net (fanout=1)        2.784   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16469
    SLICE_X24Y61.CLK     Tsrck                 0.418   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
    -------------------------------------------------  ---------------------------
    Total                                     19.283ns (3.139ns logic, 16.144ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.885ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (0.456 - 0.659)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB0    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y30.B6      net (fanout=1)        2.450   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0>
    SLICE_X10Y30.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_doutb<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X36Y66.C2      net (fanout=49)       3.629   ML3MST_inst/common_mem_doutb<0>
    SLICE_X36Y66.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16605
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n3227<1>1
    SLICE_X9Y62.B2       net (fanout=6)        6.883   ML3MST_inst/ml3_logic_root/ml3_flame_control/n3227
    SLICE_X9Y62.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n164691
    SLICE_X24Y61.SR      net (fanout=1)        2.784   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16469
    SLICE_X24Y61.CLK     Tsrck                 0.418   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
    -------------------------------------------------  ---------------------------
    Total                                     18.885ns (3.139ns logic, 15.746ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.919ns (Levels of Logic = 3)
  Clock Path Skew:      -0.084ns (0.456 - 0.540)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y30.C4       net (fanout=1)        2.383   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<1>
    SLICE_X6Y30.BMUX     Topcb                 0.386   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_515
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X36Y66.C5      net (fanout=54)       3.705   ML3MST_inst/common_mem_doutb<1>
    SLICE_X36Y66.CMUX    Tilo                  0.251   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16605
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n3227<1>1
    SLICE_X9Y62.B2       net (fanout=6)        6.883   ML3MST_inst/ml3_logic_root/ml3_flame_control/n3227
    SLICE_X9Y62.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n164691
    SLICE_X24Y61.SR      net (fanout=1)        2.784   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n16469
    SLICE_X24Y61.CLK     Tsrck                 0.418   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_13
    -------------------------------------------------  ---------------------------
    Total                                     18.919ns (3.164ns logic, 15.755ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 (SLICE_X11Y54.BX), 1840 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.377 - 0.431)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_15 to ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_15
    SLICE_X22Y57.B3      net (fanout=7)        6.904   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
    SLICE_X22Y57.BMUX    Topbb                 0.449   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_54_o_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_54_o_cy<5>
    SLICE_X12Y56.A3      net (fanout=4)        2.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_GND_6_o_LessThan_54_o
    SLICE_X12Y56.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_compara_ma_max[15]_OR_131_o1_SW0
    SLICE_X22Y59.D6      net (fanout=1)        5.167   ML3MST_inst/N733
    SLICE_X22Y59.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv5
    SLICE_X22Y55.B4      net (fanout=6)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv5
    SLICE_X22Y55.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_glue_set
    SLICE_X11Y54.BX      net (fanout=3)        2.372   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_glue_set
    SLICE_X11Y54.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (1.514ns logic, 17.728ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.171ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.377 - 0.431)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_14 to ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_14
    SLICE_X22Y57.B5      net (fanout=7)        6.833   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<14>
    SLICE_X22Y57.BMUX    Topbb                 0.449   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_54_o_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_54_o_cy<5>
    SLICE_X12Y56.A3      net (fanout=4)        2.446   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_GND_6_o_LessThan_54_o
    SLICE_X12Y56.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_compara_ma_max[15]_OR_131_o1_SW0
    SLICE_X22Y59.D6      net (fanout=1)        5.167   ML3MST_inst/N733
    SLICE_X22Y59.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv5
    SLICE_X22Y55.B4      net (fanout=6)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv5
    SLICE_X22Y55.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_glue_set
    SLICE_X11Y54.BX      net (fanout=3)        2.372   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_glue_set
    SLICE_X11Y54.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     19.171ns (1.514ns logic, 17.657ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.289ns (Levels of Logic = 5)
  Clock Path Skew:      0.113ns (0.466 - 0.353)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd3
    SLICE_X3Y59.B5       net (fanout=76)       6.851   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_seq_FSM_FFd3
    SLICE_X3Y59.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_common_mem_addr[13]_common_mem_addr[13]_mux_6960_OUT<0>25
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd10-In112
    SLICE_X25Y59.A5      net (fanout=20)       5.828   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd10-In11
    SLICE_X25Y59.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_my_nr[6]_ml3_c1msg_my_nr[6]_mux_713_OUT<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv2_G
    SLICE_X22Y59.C2      net (fanout=1)        0.605   ML3MST_inst/N995
    SLICE_X22Y59.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv3
    SLICE_X22Y59.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv3
    SLICE_X22Y59.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv5
    SLICE_X22Y55.B4      net (fanout=6)        0.839   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n35413_inv5
    SLICE_X22Y55.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_glue_set
    SLICE_X11Y54.BX      net (fanout=3)        2.372   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5_glue_set
    SLICE_X11Y54.CLK     Tdick                 0.063   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_5
    -------------------------------------------------  ---------------------------
    Total                                     18.289ns (1.599ns logic, 16.690ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4 (SLICE_X0Y50.A2), 330 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.180ns (Levels of Logic = 6)
  Clock Path Skew:      0.030ns (0.443 - 0.413)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_9 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_9
    SLICE_X24Y65.B1      net (fanout=5)        8.284   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<9>
    SLICE_X24Y65.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>2
    SLICE_X27Y66.C4      net (fanout=1)        0.505   ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>1
    SLICE_X27Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>3
    SLICE_X31Y66.B4      net (fanout=23)       0.822   ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502
    SLICE_X31Y66.B       Tilo                  0.259   ML3MST_inst/N1135
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv41_SW0
    SLICE_X12Y57.D3      net (fanout=2)        5.385   ML3MST_inst/N1135
    SLICE_X12Y57.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv41
    SLICE_X13Y54.B6      net (fanout=5)        0.498   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
    SLICE_X13Y54.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30753_inv4
    SLICE_X0Y50.A2       net (fanout=12)       1.767   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30753_inv
    SLICE_X0Y50.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4
    -------------------------------------------------  ---------------------------
    Total                                     19.180ns (1.919ns logic, 17.261ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.222ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.443 - 0.457)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y49.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_4
    SLICE_X8Y57.A3       net (fanout=7)        1.896   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<4>
    SLICE_X8Y57.A        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36844<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>1
    SLICE_X27Y66.C2      net (fanout=1)        3.935   ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>
    SLICE_X27Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>3
    SLICE_X31Y66.B4      net (fanout=23)       0.822   ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502
    SLICE_X31Y66.B       Tilo                  0.259   ML3MST_inst/N1135
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv41_SW0
    SLICE_X12Y57.D3      net (fanout=2)        5.385   ML3MST_inst/N1135
    SLICE_X12Y57.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv41
    SLICE_X13Y54.B6      net (fanout=5)        0.498   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
    SLICE_X13Y54.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30753_inv4
    SLICE_X0Y50.A2       net (fanout=12)       1.767   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30753_inv
    SLICE_X0Y50.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4
    -------------------------------------------------  ---------------------------
    Total                                     16.222ns (1.919ns logic, 14.303ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.235ns (Levels of Logic = 6)
  Clock Path Skew:      0.030ns (0.443 - 0.413)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz_10
    SLICE_X24Y65.B4      net (fanout=4)        5.339   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<10>
    SLICE_X24Y65.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_count_d<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>2
    SLICE_X27Y66.C4      net (fanout=1)        0.505   ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>1
    SLICE_X27Y66.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c1msg_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502<15>3
    SLICE_X31Y66.B4      net (fanout=23)       0.822   ML3MST_inst/ml3_logic_root/ml3_flame_control/n0502
    SLICE_X31Y66.B       Tilo                  0.259   ML3MST_inst/N1135
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv41_SW0
    SLICE_X12Y57.D3      net (fanout=2)        5.385   ML3MST_inst/N1135
    SLICE_X12Y57.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv41
    SLICE_X13Y54.B6      net (fanout=5)        0.498   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30857_inv4
    SLICE_X13Y54.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30753_inv4
    SLICE_X0Y50.A2       net (fanout=12)       1.767   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30753_inv
    SLICE_X0Y50.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1rcv_size_4
    -------------------------------------------------  ---------------------------
    Total                                     16.235ns (1.919ns logic, 14.316ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X22Y57.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.034 - 0.030)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y56.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_4
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2
    SLICE_X22Y57.D1      net (fanout=4)        0.378   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_0_2
    SLICE_X22Y57.CLK     Tah         (-Th)     0.293   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.283ns (-0.095ns logic, 0.378ns route)
                                                       (-33.6% logic, 133.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X22Y57.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.034 - 0.035)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y58.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X22Y57.D4      net (fanout=9)        0.224   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X22Y57.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.106ns logic, 0.224ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y24.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.174 - 0.165)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y50.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_7
    RAMB16_X2Y24.ADDRA10 net (fanout=3)        0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<7>
    RAMB16_X2Y24.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.132ns logic, 0.234ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2612 paths analyzed, 2612 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.803ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_w_M3_GDR_14 (SLICE_X35Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.197ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_w_M3_GDR_14 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.176ns (Levels of Logic = 4)
  Clock Path Delay:     0.773ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_w_M3_GDR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        3.361   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.251   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X37Y49.A3      net (fanout=40)       2.729   g_reset_i
    SLICE_X37Y49.A       Tilo                  0.259   ML3MST_inst/mux2075
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X36Y69.D3      net (fanout=61)       1.952   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X36Y69.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_25
                                                       ML3MST_inst/_n0475_inv2
    SLICE_X35Y75.CE      net (fanout=4)        0.769   ML3MST_inst/_n0475_inv
    SLICE_X35Y75.CLK     Tceck                 0.340   ML3MST_inst/reg_w_M3_GDR<15>
                                                       ML3MST_inst/reg_w_M3_GDR_14
    -------------------------------------------------  ---------------------------
    Total                                     11.176ns (2.365ns logic, 8.811ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_w_M3_GDR_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.657   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.479   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y75.CLK     net (fanout=487)      0.785   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (-3.051ns logic, 3.824ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_w_M3_GDR_13 (SLICE_X35Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.213ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_w_M3_GDR_13 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.160ns (Levels of Logic = 4)
  Clock Path Delay:     0.773ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_w_M3_GDR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        3.361   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.251   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X37Y49.A3      net (fanout=40)       2.729   g_reset_i
    SLICE_X37Y49.A       Tilo                  0.259   ML3MST_inst/mux2075
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X36Y69.D3      net (fanout=61)       1.952   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X36Y69.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_25
                                                       ML3MST_inst/_n0475_inv2
    SLICE_X35Y75.CE      net (fanout=4)        0.769   ML3MST_inst/_n0475_inv
    SLICE_X35Y75.CLK     Tceck                 0.324   ML3MST_inst/reg_w_M3_GDR<15>
                                                       ML3MST_inst/reg_w_M3_GDR_13
    -------------------------------------------------  ---------------------------
    Total                                     11.160ns (2.349ns logic, 8.811ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_w_M3_GDR_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.657   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.479   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y75.CLK     net (fanout=487)      0.785   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (-3.051ns logic, 3.824ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_w_M3_GDR_15 (SLICE_X35Y75.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     14.221ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_w_M3_GDR_15 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.152ns (Levels of Logic = 4)
  Clock Path Delay:     0.773ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_w_M3_GDR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        3.361   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.251   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X37Y49.A3      net (fanout=40)       2.729   g_reset_i
    SLICE_X37Y49.A       Tilo                  0.259   ML3MST_inst/mux2075
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X36Y69.D3      net (fanout=61)       1.952   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X36Y69.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_25
                                                       ML3MST_inst/_n0475_inv2
    SLICE_X35Y75.CE      net (fanout=4)        0.769   ML3MST_inst/_n0475_inv
    SLICE_X35Y75.CLK     Tceck                 0.316   ML3MST_inst/reg_w_M3_GDR<15>
                                                       ML3MST_inst/reg_w_M3_GDR_15
    -------------------------------------------------  ---------------------------
    Total                                     11.152ns (2.341ns logic, 8.811ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_w_M3_GDR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.657   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.479   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y75.CLK     net (fanout=487)      0.785   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (-3.051ns logic, 3.824ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X29Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_Rx<1> (PAD)
  Destination:          CNC2_STARM2/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.532ns (Levels of Logic = 1)
  Clock Path Delay:     1.921ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rio_Rx<1> to CNC2_STARM2/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 0.763   rio_Rx<1>
                                                       rio_Rx<1>
                                                       rio_Rx_1_IBUF
                                                       ProtoComp1875.IMUX.26
    SLICE_X29Y74.AX      net (fanout=1)        1.710   rio_Rx_1_IBUF
    SLICE_X29Y74.CLK     Tckdi       (-Th)    -0.059   CNC2_STARM2/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_STARM2/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.532ns (0.822ns logic, 1.710ns route)
                                                       (32.5% logic, 67.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.420   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X29Y74.CLK     net (fanout=359)      0.551   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.921ns (0.950ns logic, 0.971ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X14Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.067ns (Levels of Logic = 1)
  Clock Path Delay:     1.063ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp1875.IMUX.5
    SLICE_X14Y2.AX       net (fanout=2)        1.263   lb_cs_n_IBUF
    SLICE_X14Y2.CLK      Tckdi       (-Th)    -0.041   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.804ns logic, 1.263ns route)
                                                       (38.9% logic, 61.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.333   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.486   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.856   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X14Y2.CLK      net (fanout=487)      0.679   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (-1.776ns logic, 2.839ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM2/IOENC_Partition_1/G1.Channel[0].Receiver/Counter/m_Q_4 (SLICE_X38Y18.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.431ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          CNC2_STARM2/IOENC_Partition_1/G1.Channel[0].Receiver/Counter/m_Q_4 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 2)
  Clock Path Delay:     1.947ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: g_reset_n to CNC2_STARM2/IOENC_Partition_1/G1.Channel[0].Receiver/Counter/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        2.096   g_reset_n_IBUF
    SLICE_X36Y18.C       Tilo                  0.142   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset1
    SLICE_X38Y18.SR      net (fanout=602)      0.317   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X38Y18.CLK     Tremck      (-Th)    -0.085   CNC2_STARM2/IOENC_Partition_1/G1.Channel[0].Receiver/Counter/m_Q<7>
                                                       CNC2_STARM2/IOENC_Partition_1/G1.Channel[0].Receiver/Counter/m_Q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (0.990ns logic, 2.413ns route)
                                                       (29.1% logic, 70.9% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2/IOENC_Partition_1/G1.Channel[0].Receiver/Counter/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.420   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X38Y18.CLK     net (fanout=359)      0.577   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.947ns (0.950ns logic, 0.997ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.192ns.
--------------------------------------------------------------------------------

Paths for end point rio_Tx<0> (A6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  10.808ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM2/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_Tx<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.998ns (Levels of Logic = 1)
  Clock Path Delay:     3.169ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.581   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y72.CLK     net (fanout=359)      1.069   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (1.519ns logic, 1.650ns route)
                                                       (47.9% logic, 52.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM2/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut to rio_Tx<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.AQ      Tcko                  0.391   CNC2_STARM2/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_STARM2/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    A6.O                 net (fanout=2)        8.226   CNC2_STARM2/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    A6.PAD               Tioop                 2.381   rio_Tx<0>
                                                       rio_Tx_0_OBUF
                                                       rio_Tx<0>
    -------------------------------------------------  ---------------------------
    Total                                     10.998ns (2.772ns logic, 8.226ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point rio_Tx<1> (A7.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  10.938ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM2/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_Tx<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.866ns (Levels of Logic = 1)
  Clock Path Delay:     3.171ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM2/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.581   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y73.CLK     net (fanout=359)      1.071   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (1.519ns logic, 1.652ns route)
                                                       (47.9% logic, 52.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM2/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut to rio_Tx<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y73.DQ      Tcko                  0.447   CNC2_STARM2/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_STARM2/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    A7.O                 net (fanout=2)        8.038   CNC2_STARM2/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    A7.PAD               Tioop                 2.381   rio_Tx<1>
                                                       rio_Tx_1_OBUF
                                                       rio_Tx<1>
    -------------------------------------------------  ---------------------------
    Total                                     10.866ns (2.828ns logic, 8.038ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (A3.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.423ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.424ns (Levels of Logic = 2)
  Clock Path Delay:     0.753ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.741   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.388   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X36Y17.CLK     net (fanout=487)      1.080   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (-3.758ns logic, 4.511ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y17.CQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X12Y17.A2      net (fanout=75)       2.518   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X12Y17.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        5.866   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.424ns (3.040ns logic, 8.384ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.809ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.031ns (Levels of Logic = 2)
  Clock Path Delay:     0.760ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.741   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.388   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X38Y16.CLK     net (fanout=487)      1.087   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (-3.758ns logic, 4.518ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y16.AQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X12Y17.A1      net (fanout=56)       2.086   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X12Y17.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        5.866   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.031ns (3.079ns logic, 7.952ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point led_1 (H18.PAD), 24 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.359ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM2/m_Led_timer_18 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Delay:     1.483ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2/m_Led_timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.108   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y43.CLK     net (fanout=359)      0.553   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.822ns logic, 0.661ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM2/m_Led_timer_18 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.BQ      Tcko                  0.198   CNC2_STARM2/m_Led_timer<20>
                                                       CNC2_STARM2/m_Led_timer_18
    SLICE_X40Y43.B4      net (fanout=2)        0.267   CNC2_STARM2/m_Led_timer<18>
    SLICE_X40Y43.B       Tilo                  0.142   CNC2_STARM2/m_LedState_FSM_FFd2
                                                       CNC2_STARM2/n0094<22>4
    SLICE_X42Y43.B4      net (fanout=2)        0.212   CNC2_STARM2/n0094<22>3
    SLICE_X42Y43.BMUX    Tilo                  0.191   CNC2_STARM2/m_Led_timer<22>
                                                       CNC2_STARM2/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        1.495   led_1_OBUF
    H18.PAD              Tioop                 1.396   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.927ns logic, 1.974ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.319ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM2/m_Led_timer_16 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.861ns (Levels of Logic = 3)
  Clock Path Delay:     1.483ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2/m_Led_timer_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.108   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y43.CLK     net (fanout=359)      0.553   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.822ns logic, 0.661ns route)
                                                       (55.4% logic, 44.6% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM2/m_Led_timer_16 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y43.AQ      Tcko                  0.198   CNC2_STARM2/m_Led_timer<20>
                                                       CNC2_STARM2/m_Led_timer_16
    SLICE_X43Y42.A6      net (fanout=2)        0.157   CNC2_STARM2/m_Led_timer<16>
    SLICE_X43Y42.A       Tilo                  0.156   CNC2_STARM2/n0094<22>2
                                                       CNC2_STARM2/n0094<22>3
    SLICE_X42Y43.B3      net (fanout=2)        0.268   CNC2_STARM2/n0094<22>2
    SLICE_X42Y43.BMUX    Tilo                  0.191   CNC2_STARM2/m_Led_timer<22>
                                                       CNC2_STARM2/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        1.495   led_1_OBUF
    H18.PAD              Tioop                 1.396   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (1.941ns logic, 1.920ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.918ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM2/m_LedState_FSM_FFd2 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 2)
  Clock Path Delay:     1.461ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2/m_LedState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.108   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X40Y43.CLK     net (fanout=359)      0.531   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.822ns logic, 0.639ns route)
                                                       (56.3% logic, 43.7% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM2/m_LedState_FSM_FFd2 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.CQ      Tcko                  0.200   CNC2_STARM2/m_LedState_FSM_FFd2
                                                       CNC2_STARM2/m_LedState_FSM_FFd2
    SLICE_X42Y43.B5      net (fanout=16)       0.200   CNC2_STARM2/m_LedState_FSM_FFd2
    SLICE_X42Y43.BMUX    Tilo                  0.191   CNC2_STARM2/m_Led_timer<22>
                                                       CNC2_STARM2/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        1.495   led_1_OBUF
    H18.PAD              Tioop                 1.396   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.787ns logic, 1.695ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (A2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.527ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      5.580ns (Levels of Logic = 1)
  Clock Path Delay:     0.347ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFIO2_X3Y10.I       net (fanout=2)        1.269   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -3.101   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y4.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y4.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X28Y38.CLK     net (fanout=487)      0.488   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (-2.157ns logic, 2.504ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A2.O                 net (fanout=1)        3.984   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A2.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.580ns (1.596ns logic, 3.984ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point lb_int (V14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.529ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM2/LocalBusBridge_1/m_sys_isr_4 (FF)
  Destination:          lb_int (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.127ns (Levels of Logic = 1)
  Clock Path Delay:     1.427ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM2/LocalBusBridge_1/m_sys_isr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1875.IMUX.6
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.108   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X35Y27.CLK     net (fanout=359)      0.497   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.822ns logic, 0.605ns route)
                                                       (57.6% logic, 42.4% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM2/LocalBusBridge_1/m_sys_isr_4 to lb_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y27.CQ      Tcko                  0.198   CNC2_STARM2/LocalBusBridge_1/m_sys_isr<4>
                                                       CNC2_STARM2/LocalBusBridge_1/m_sys_isr_4
    V14.O                net (fanout=7)        2.533   CNC2_STARM2/LocalBusBridge_1/m_sys_isr<4>
    V14.PAD              Tioop                 1.396   lb_int
                                                       lb_int_OBUF
                                                       lb_int
    -------------------------------------------------  ---------------------------
    Total                                      4.127ns (1.594ns logic, 2.533ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.708ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X0Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.292ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      10.101ns (Levels of Logic = 3)
  Clock Path Delay:     0.868ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        3.361   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.251   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X1Y41.A4       net (fanout=40)       3.861   g_reset_i
    SLICE_X1Y41.A        Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y41.SR       net (fanout=2)        0.816   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y41.CLK      Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                     10.101ns (2.063ns logic, 8.038ns route)
                                                       (20.4% logic, 79.6% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1875.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.754   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.564   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y41.CLK      net (fanout=778)      0.984   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (-3.136ns logic, 4.004ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (SLICE_X0Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.303ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      10.090ns (Levels of Logic = 3)
  Clock Path Delay:     0.868ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        3.361   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.251   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X1Y41.A4       net (fanout=40)       3.861   g_reset_i
    SLICE_X1Y41.A        Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y41.SR       net (fanout=2)        0.816   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y41.CLK      Trck                  0.232   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                     10.090ns (2.052ns logic, 8.038ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1875.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.754   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.564   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y41.CLK      net (fanout=778)      0.984   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (-3.136ns logic, 4.004ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X0Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     30.326ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      10.067ns (Levels of Logic = 3)
  Clock Path Delay:     0.868ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        3.361   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.251   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X1Y41.A4       net (fanout=40)       3.861   g_reset_i
    SLICE_X1Y41.A        Tilo                  0.259   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y41.SR       net (fanout=2)        0.816   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y41.CLK      Trck                  0.209   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                     10.067ns (2.029ns logic, 8.038ns route)
                                                       (20.2% logic, 79.8% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1875.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.754   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -4.564   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y41.CLK      net (fanout=778)      0.984   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (-3.136ns logic, 4.004ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X1Y42.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.168ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.785ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        2.096   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.183   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X1Y42.CE       net (fanout=40)       2.562   g_reset_i
    SLICE_X1Y42.CLK      Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      5.785ns (1.127ns logic, 4.658ns route)
                                                       (19.5% logic, 80.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1875.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.359   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -2.872   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X1Y42.CLK      net (fanout=778)      0.761   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.792ns logic, 2.934ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X0Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.346ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.963ns (Levels of Logic = 3)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        2.096   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.183   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X1Y41.A4       net (fanout=40)       2.414   g_reset_i
    SLICE_X1Y41.A        Tilo                  0.156   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y42.SR       net (fanout=2)        0.258   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y42.CLK      Tremck      (-Th)    -0.093   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (1.195ns logic, 4.768ns route)
                                                       (20.0% logic, 80.0% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1875.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.359   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -2.872   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y42.CLK      net (fanout=778)      0.761   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.792ns logic, 2.934ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X0Y42.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.359ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 3)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1875.IMUX.4
    SLICE_X36Y18.C5      net (fanout=4)        2.096   g_reset_n_IBUF
    SLICE_X36Y18.CMUX    Tilo                  0.183   CNC2_STARM2/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
                                                       g_reset_i1
    SLICE_X1Y41.A4       net (fanout=40)       2.414   g_reset_i
    SLICE_X1Y41.A        Tilo                  0.156   ML3MST_inst/resil_get_lock_OR_502_o
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X0Y42.SR       net (fanout=2)        0.258   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X0Y42.CLK      Tremck      (-Th)    -0.106   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (1.208ns logic, 4.768ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1875.IMUX.28
    BUFIO2_X1Y9.I        net (fanout=1)        1.359   IBUFG_CLK_25MHz
    BUFIO2_X1Y9.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y0.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y0.CLK2X       Tdmcko_CLK2X         -2.872   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_50MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X0Y42.CLK      net (fanout=778)      0.761   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.792ns logic, 2.934ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.329ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (C1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.671ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.847ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1875.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y66.CLK0    net (fanout=46)       1.725   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.519ns logic, 2.328ns route)
                                                       (39.5% logic, 60.5% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y66.OQ      Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    C1.O                 net (fanout=1)        0.234   TXD1T2_OBUF
    C1.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (C2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.671ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.847ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1875.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y67.CLK0    net (fanout=46)       1.725   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.519ns logic, 2.328ns route)
                                                       (39.5% logic, 60.5% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y67.OQ      Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    C2.O                 net (fanout=1)        0.234   TXD1T3_OBUF
    C2.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (D1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.675ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.843ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1875.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y54.CLK0    net (fanout=46)       1.721   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.519ns logic, 2.324ns route)
                                                       (39.5% logic, 60.5% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y54.OQ      Tockq                 0.842   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    D1.O                 net (fanout=1)        0.234   TXD1T0_OBUF
    D1.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (E3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.678ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1875.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.130   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y51.CLK0    net (fanout=46)       0.828   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y51.OQ      Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    E3.O                 net (fanout=1)        0.191   TX_EN1_OBUF
    E3.PAD               Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T0 (D1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.686ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.788ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1875.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.130   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y54.CLK0    net (fanout=46)       0.836   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.822ns logic, 0.966ns route)
                                                       (46.0% logic, 54.0% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y54.OQ      Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    D1.O                 net (fanout=1)        0.191   TXD1T0_OBUF
    D1.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.686ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.788ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1875.IMUX.2
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.130   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y55.CLK0    net (fanout=46)       0.836   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.822ns logic, 0.966ns route)
                                                       (46.0% logic, 54.0% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y55.OQ      Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D2.O                 net (fanout=1)        0.191   TXD1T1_OBUF
    D2.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.567ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X4Y59.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.433ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.037ns (Levels of Logic = 1)
  Clock Path Delay:     2.495ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F1.I                 Tiopi                 1.310   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1875.IMUX.19
    SLICE_X4Y59.AX       net (fanout=1)        2.591   RXD1T0_IBUF
    SLICE_X4Y59.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      4.037ns (1.446ns logic, 2.591ns route)
                                                       (35.8% logic, 64.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1875.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y59.CLK      net (fanout=18)       0.945   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (1.323ns logic, 1.172ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X4Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.443ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 1)
  Clock Path Delay:     2.495ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.310   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1875.IMUX.20
    SLICE_X4Y59.BX       net (fanout=1)        2.581   RXD1T1_IBUF
    SLICE_X4Y59.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.446ns logic, 2.581ns route)
                                                       (35.9% logic, 64.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1875.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y59.CLK      net (fanout=18)       0.945   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.495ns (1.323ns logic, 1.172ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X6Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.492ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.965ns (Levels of Logic = 1)
  Clock Path Delay:     2.482ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1875.IMUX.23
    SLICE_X6Y56.AX       net (fanout=1)        2.569   RX_ER1_IBUF
    SLICE_X6Y56.CLK      Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (1.396ns logic, 2.569ns route)
                                                       (35.2% logic, 64.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1875.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X6Y56.CLK      net (fanout=18)       0.932   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (1.323ns logic, 1.159ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X3Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.637ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.022ns (Levels of Logic = 1)
  Clock Path Delay:     3.360ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1875.IMUX.24
    SLICE_X3Y55.AX       net (fanout=1)        1.848   RX_DV1_IBUF
    SLICE_X3Y55.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.022ns (1.174ns logic, 1.848ns route)
                                                       (38.8% logic, 61.2% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1875.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X3Y55.CLK      net (fanout=18)       1.238   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.360ns (1.519ns logic, 1.841ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X4Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.794ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.169ns (Levels of Logic = 1)
  Clock Path Delay:     3.350ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 1.126   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1875.IMUX.22
    SLICE_X4Y59.DX       net (fanout=1)        1.936   RXD1T3_IBUF
    SLICE_X4Y59.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (1.233ns logic, 1.936ns route)
                                                       (38.9% logic, 61.1% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1875.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y59.CLK      net (fanout=18)       1.228   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.519ns logic, 1.831ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X4Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.948ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 1)
  Clock Path Delay:     3.350ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1875.IMUX.21
    SLICE_X4Y59.CX       net (fanout=1)        2.090   RXD1T2_IBUF
    SLICE_X4Y59.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.233ns logic, 2.090ns route)
                                                       (37.1% logic, 62.9% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1875.IMUX.1
    BUFGMUX_X3Y16.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y59.CLK      net (fanout=18)       1.228   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.519ns logic, 1.831ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.676ns|     24.334ns|            0|            0|     42282514|       249314|
| TS_CLK_80MHz                  |     12.500ns|     12.167ns|          N/A|            0|            0|       249314|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     39.436ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     19.718ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |    9.708(R)|      SLOW  |   -4.168(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.567(R)|      SLOW  |   -0.313(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.557(R)|      SLOW  |   -0.308(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.181(R)|      SLOW  |    0.052(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.018(R)|      SLOW  |    0.206(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.847(R)|      SLOW  |    0.363(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.508(R)|      SLOW  |   -0.250(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>   |    8.243(R)|      SLOW  |   -4.014(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n   |    9.504(R)|      SLOW  |   -1.431(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
            |   10.803(R)|      SLOW  |   -1.999(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    2.938(R)|      SLOW  |   -0.604(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.417(R)|      SLOW  |   -1.651(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    5.310(R)|      SLOW  |   -2.213(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_Rx<0>   |    6.418(R)|      SLOW  |   -3.485(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Rx<1>   |    1.984(R)|      SLOW  |   -0.586(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.325(R)|      SLOW  |         3.686(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.325(R)|      SLOW  |         3.686(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.329(R)|      SLOW  |         3.690(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.329(R)|      SLOW  |         3.690(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.317(R)|      SLOW  |         3.678(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        12.577(R)|      SLOW  |         6.839(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |        10.146(R)|      SLOW  |         5.527(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         9.905(R)|      SLOW  |         5.529(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.543(R)|      SLOW  |         4.918(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Tx<0>   |        14.192(R)|      SLOW  |         8.272(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Tx<1>   |        14.062(R)|      SLOW  |         8.083(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   19.718|         |         |         |
g_clk          |   11.845|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.685|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.600|    3.675|    3.434|    2.685|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   15.710|         |         |         |
g_clk          |   14.187|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 10.217; Ideal Clock Offset To Actual Clock -6.806; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    8.243(R)|      SLOW  |   -4.014(R)|      FAST  |   16.757|    4.014|        6.372|
g_reset_n         |    9.504(R)|      SLOW  |   -1.431(R)|      FAST  |   15.496|    1.431|        7.033|
                  |   10.803(R)|      SLOW  |   -1.999(R)|      FAST  |   14.197|    1.999|        6.099|
lb_cs_n           |    2.938(R)|      SLOW  |   -0.604(R)|      FAST  |   22.062|    0.604|       10.729|
lb_rd_n           |    4.417(R)|      SLOW  |   -1.651(R)|      FAST  |   20.583|    1.651|        9.466|
lb_wr_n           |    5.310(R)|      SLOW  |   -2.213(R)|      FAST  |   19.690|    2.213|        8.739|
rio_Rx<0>         |    6.418(R)|      SLOW  |   -3.485(R)|      FAST  |   18.582|    3.485|        7.549|
rio_Rx<1>         |    1.984(R)|      SLOW  |   -0.586(R)|      FAST  |   23.016|    0.586|       11.215|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.803|         -  |      -0.586|         -  |   14.197|    0.586|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 5.540; Ideal Clock Offset To Actual Clock -13.062; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |    9.708(R)|      SLOW  |   -4.168(R)|      FAST  |   30.292|    4.168|       13.062|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.708|         -  |      -4.168|         -  |   30.292|    4.168|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.930; Ideal Clock Offset To Actual Clock 14.602; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.567(R)|      SLOW  |   -0.313(R)|      SLOW  |    4.433|   34.313|      -14.940|
RXD1T1            |    1.557(R)|      SLOW  |   -0.308(R)|      SLOW  |    4.443|   34.308|      -14.933|
RXD1T2            |    1.181(R)|      SLOW  |    0.052(R)|      SLOW  |    4.819|   33.948|      -14.565|
RXD1T3            |    1.018(R)|      SLOW  |    0.206(R)|      SLOW  |    4.982|   33.794|      -14.406|
RX_DV1            |    0.847(R)|      SLOW  |    0.363(R)|      SLOW  |    5.153|   33.637|      -14.242|
RX_ER1            |    1.508(R)|      SLOW  |   -0.250(R)|      SLOW  |    4.492|   34.250|      -14.879|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.567|         -  |       0.363|         -  |    4.433|   33.637|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 4.287 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       12.577|      SLOW  |        6.839|      FAST  |         2.672|
SRI_TX<0>                                      |       10.146|      SLOW  |        5.527|      FAST  |         0.241|
lb_int                                         |        9.905|      SLOW  |        5.529|      FAST  |         0.000|
led_1                                          |       10.543|      SLOW  |        4.918|      FAST  |         0.638|
rio_Tx<0>                                      |       14.192|      SLOW  |        8.272|      FAST  |         4.287|
rio_Tx<1>                                      |       14.062|      SLOW  |        8.083|      FAST  |         4.157|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.012 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.325|      SLOW  |        3.686|      FAST  |         0.008|
TXD1T1                                         |        7.325|      SLOW  |        3.686|      FAST  |         0.008|
TXD1T2                                         |        7.329|      SLOW  |        3.690|      FAST  |         0.012|
TXD1T3                                         |        7.329|      SLOW  |        3.690|      FAST  |         0.012|
TX_EN1                                         |        7.317|      SLOW  |        3.678|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 44221913 paths, 2 nets, and 46523 connections

Design statistics:
   Minimum period:  21.676ns{1}   (Maximum frequency:  46.134MHz)
   Maximum net skew:   0.376ns
   Minimum input required time before clock:  10.803ns
   Minimum output required time after clock:  14.192ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:23:40 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 296 MB



