INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
