/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/timeoutrst_moduleTMR.v                                                        *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:53:06                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: timeoutrst_module.v                                                                    *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-10-05 23:21:37                                                *
 *           File Size         : 791                                                                *
 *           MD5 hash          : 324fab999844bb9b4e5c9b897daffa67                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module timout_rstTMR(
  input wire  clk ,
  input wire  entimeout ,
  input wire [31:0] time_limit ,
  input wire  rst ,
  output wire  timeoutrst 
);
wire timeoutrstC;
wire timeoutrstB;
wire timeoutrstA;
wire rstC;
wire rstB;
wire rstA;
wire entimeoutC;
wire entimeoutB;
wire entimeoutA;
wire [31:0] counterVC;
wire [31:0] counterVB;
wire [31:0] counterVA;
wire clkC;
wire clkB;
wire clkA;
wor counterTmrError;
wire [31:0] counter;
reg  [31:0] counterA ;
reg  [31:0] counterB ;
reg  [31:0] counterC ;
wire [31:0] counterV =  counter;

always @( posedge clkA )
  begin
    if (!rstA)
      begin
        counterA <= 0;
      end
    else
      begin
        if (entimeoutA&!timeoutrstA)
          counterA <= {counterVA+1};
        else
          begin
            counterA <= 0;
          end
      end
  end

always @( posedge clkB )
  begin
    if (!rstB)
      begin
        counterB <= 0;
      end
    else
      begin
        if (entimeoutB&!timeoutrstB)
          counterB <= {counterVB+1};
        else
          begin
            counterB <= 0;
          end
      end
  end

always @( posedge clkC )
  begin
    if (!rstC)
      begin
        counterC <= 0;
      end
    else
      begin
        if (entimeoutC&!timeoutrstC)
          counterC <= {counterVC+1};
        else
          begin
            counterC <= 0;
          end
      end
  end
assign timeoutrst =  (counterV>=time_limit) ? 1'b1 : 1'b0;

majorityVoter #(.WIDTH(32)) counterVoter (
    .inA(counterA),
    .inB(counterB),
    .inC(counterC),
    .out(counter),
    .tmrErr(counterTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(32)) counterVFanout (
    .in(counterV),
    .outA(counterVA),
    .outB(counterVB),
    .outC(counterVC)
    );

fanout entimeoutFanout (
    .in(entimeout),
    .outA(entimeoutA),
    .outB(entimeoutB),
    .outC(entimeoutC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );

fanout timeoutrstFanout (
    .in(timeoutrst),
    .outA(timeoutrstA),
    .outB(timeoutrstB),
    .outC(timeoutrstC)
    );
endmodule

