\hypertarget{group___p_w_r_ex___regulator__state__in___under_drive__mode}{}\section{P\+W\+R\+Ex Regulator state in Under\+Drive mode}
\label{group___p_w_r_ex___regulator__state__in___under_drive__mode}\index{P\+W\+R\+Ex Regulator state in Under\+Drive mode@{P\+W\+R\+Ex Regulator state in Under\+Drive mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+V\+E\+\_\+\+ON}~\hyperlink{group___peripheral___registers___bits___definition_ga59c516cad11a310e8c5b560b00220d45}{P\+W\+R\+\_\+\+C\+R\+\_\+\+M\+R\+U\+DS}\hypertarget{group___p_w_r_ex___regulator__state__in___under_drive__mode_gafb4358eecfe7e28595e4004e0232b0c7}{}\label{group___p_w_r_ex___regulator__state__in___under_drive__mode_gafb4358eecfe7e28595e4004e0232b0c7}

\item 
\#define {\bfseries P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+U\+N\+D\+E\+R\+D\+R\+I\+V\+E\+\_\+\+ON}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gac1c7718e2c1a57985f79776683bb5464}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+U\+DS}))\hypertarget{group___p_w_r_ex___regulator__state__in___under_drive__mode_gac401bc466719bff4d54854cce6382be0}{}\label{group___p_w_r_ex___regulator__state__in___under_drive__mode_gac401bc466719bff4d54854cce6382be0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
