# Dual Port RAM
Dual Port Ram design using HDL
In this project: 
- design a DPR memory using verilog and vivado tool
- block design:
  
<img width="305" height="284" alt="image" src="https://github.com/user-attachments/assets/ddccfe52-4ecb-41b0-a881-14e58530ad0c" />
- waveform:

<img width="842" height="351" alt="image" src="https://github.com/user-attachments/assets/702e5566-ef79-4b42-8095-b4619696b863" />

