abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 3607423686
maxLevel = 4
n501 is replaced by zero with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 418
output circuit appNtk/cla32_1_0_952_38.5.blif
time = 6754911 us
--------------- round 2 ---------------
seed = 1758784568
maxLevel = 4
n503 is replaced by n491 with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit appNtk/cla32_2_0_928_38.5.blif
time = 13505728 us
--------------- round 3 ---------------
seed = 175081921
maxLevel = 4
n388 is replaced by n413 with estimated error 0
error = 0
area = 918
delay = 38.5
#gates = 405
output circuit appNtk/cla32_3_0_918_38.5.blif
time = 19530189 us
--------------- round 4 ---------------
seed = 1227084602
maxLevel = 4
n478 is replaced by n488 with estimated error 1e-05
error = 1e-05
area = 907
delay = 31.6
#gates = 401
output circuit appNtk/cla32_4_1e-05_907_31.6.blif
time = 25418964 us
--------------- round 5 ---------------
seed = 1680942545
maxLevel = 4
n330 is replaced by n327 with estimated error 3e-05
error = 3e-05
area = 903
delay = 31.6
#gates = 400
output circuit appNtk/cla32_5_3e-05_903_31.6.blif
time = 30834375 us
--------------- round 6 ---------------
seed = 22106576
maxLevel = 4
n274 is replaced by n291 with estimated error 1e-05
error = 1e-05
area = 896
delay = 31.6
#gates = 397
output circuit appNtk/cla32_6_1e-05_896_31.6.blif
time = 36345937 us
--------------- round 7 ---------------
seed = 1910899802
maxLevel = 4
n463 is replaced by n486 with estimated error 2e-05
error = 2e-05
area = 891
delay = 30.1
#gates = 395
output circuit appNtk/cla32_7_2e-05_891_30.1.blif
time = 42061902 us
--------------- round 8 ---------------
seed = 3624913497
maxLevel = 4
n141 is replaced by n133 with estimated error 6e-05
error = 6e-05
area = 889
delay = 30.1
#gates = 394
output circuit appNtk/cla32_8_6e-05_889_30.1.blif
time = 47400657 us
--------------- round 9 ---------------
seed = 3858181946
maxLevel = 4
n284 is replaced by n282 with estimated error 1e-05
error = 1e-05
area = 886
delay = 30.1
#gates = 392
output circuit appNtk/cla32_9_1e-05_886_30.1.blif
time = 52546138 us
--------------- round 10 ---------------
seed = 3533682645
maxLevel = 4
n447 is replaced by n457 with estimated error 4e-05
error = 4e-05
area = 885
delay = 30.1
#gates = 391
output circuit appNtk/cla32_10_4e-05_885_30.1.blif
time = 57665561 us
--------------- round 11 ---------------
seed = 3785929328
maxLevel = 4
n276 is replaced by n245 with estimated error 6e-05
error = 6e-05
area = 880
delay = 30.1
#gates = 389
output circuit appNtk/cla32_11_6e-05_880_30.1.blif
time = 62731552 us
--------------- round 12 ---------------
seed = 2408219229
maxLevel = 4
n264 is replaced by one with estimated error 5e-05
error = 5e-05
area = 877
delay = 30.1
#gates = 388
output circuit appNtk/cla32_12_5e-05_877_30.1.blif
time = 67641690 us
--------------- round 13 ---------------
seed = 1118868259
maxLevel = 4
n266 is replaced by n220 with estimated error 0.00013
error = 0.00013
area = 872
delay = 30.1
#gates = 386
output circuit appNtk/cla32_13_0.00013_872_30.1.blif
time = 72584996 us
--------------- round 14 ---------------
seed = 3013136684
maxLevel = 4
n269 is replaced by n243 with estimated error 0.00012
error = 0.00012
area = 867
delay = 30.1
#gates = 384
output circuit appNtk/cla32_14_0.00012_867_30.1.blif
time = 77414309 us
--------------- round 15 ---------------
seed = 373652361
maxLevel = 4
n267 is replaced by n216 with estimated error 0.00013
error = 0.00013
area = 864
delay = 30.1
#gates = 383
output circuit appNtk/cla32_15_0.00013_864_30.1.blif
time = 82649188 us
--------------- round 16 ---------------
seed = 3917013715
maxLevel = 4
n446 is replaced by n484 with estimated error 0.00018
error = 0.00018
area = 861
delay = 30.1
#gates = 382
output circuit appNtk/cla32_16_0.00018_861_30.1.blif
time = 87421270 us
--------------- round 17 ---------------
seed = 3890205289
maxLevel = 4
n418 is replaced by n483 with estimated error 0.0006
error = 0.0006
area = 854
delay = 30.1
#gates = 379
output circuit appNtk/cla32_17_0.0006_854_30.1.blif
time = 92117111 us
--------------- round 18 ---------------
seed = 532591223
maxLevel = 4
n278 is replaced by n271 with estimated error 0.00149
error = 0.00149
area = 850
delay = 30.1
#gates = 377
output circuit appNtk/cla32_18_0.00149_850_30.1.blif
time = 96522879 us
--------------- round 19 ---------------
seed = 2446545267
maxLevel = 4
n222 is replaced by n220 with estimated error 0.003
error = 0.003
area = 844
delay = 30.1
#gates = 374
output circuit appNtk/cla32_19_0.003_844_30.1.blif
time = 101212797 us
--------------- round 20 ---------------
seed = 2961017930
maxLevel = 4
n392 is replaced by n481 with inverter with estimated error 0.00461
error = 0.00461
area = 840
delay = 30.1
#gates = 372
output circuit appNtk/cla32_20_0.00461_840_30.1.blif
time = 105796994 us
--------------- round 21 ---------------
seed = 3114710101
maxLevel = 4
n393 is replaced by n481 with estimated error 0.00428
error = 0.00428
area = 839
delay = 30.1
#gates = 371
output circuit appNtk/cla32_21_0.00428_839_30.1.blif
time = 109923908 us
--------------- round 22 ---------------
seed = 1642361644
maxLevel = 4
n207 is replaced by one with estimated error 0.00674
error = 0.00674
area = 835
delay = 30.1
#gates = 369
output circuit appNtk/cla32_22_0.00674_835_30.1.blif
time = 114103734 us
--------------- round 23 ---------------
seed = 455687419
maxLevel = 4
n215 is replaced by one with estimated error 0.00675
error = 0.00675
area = 832
delay = 30.1
#gates = 368
output circuit appNtk/cla32_23_0.00675_832_30.1.blif
time = 118322064 us
--------------- round 24 ---------------
seed = 79918495
maxLevel = 4
n238 is replaced by n216 with estimated error 0.00991
error = 0.00991
area = 830
delay = 30.1
#gates = 367
output circuit appNtk/cla32_24_0.00991_830_30.1.blif
time = 122710350 us
--------------- round 25 ---------------
seed = 741361765
maxLevel = 4
exceed error bound
