{"ast":null,"code":"/*\r\nLanguage: Verilog\r\nAuthor: Jon Evans <jon@craftyjon.com>\r\nContributors: Boone Severson <boone.severson@gmail.com>\r\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\r\nWebsite: http://www.verilog.com\r\nCategory: hardware\r\n*/\n\nfunction verilog(hljs) {\n  const regex = hljs.regex;\n  const KEYWORDS = {\n    $pattern: /\\$?[\\w]+(\\$[\\w]+)*/,\n    keyword: [\"accept_on\", \"alias\", \"always\", \"always_comb\", \"always_ff\", \"always_latch\", \"and\", \"assert\", \"assign\", \"assume\", \"automatic\", \"before\", \"begin\", \"bind\", \"bins\", \"binsof\", \"bit\", \"break\", \"buf|0\", \"bufif0\", \"bufif1\", \"byte\", \"case\", \"casex\", \"casez\", \"cell\", \"chandle\", \"checker\", \"class\", \"clocking\", \"cmos\", \"config\", \"const\", \"constraint\", \"context\", \"continue\", \"cover\", \"covergroup\", \"coverpoint\", \"cross\", \"deassign\", \"default\", \"defparam\", \"design\", \"disable\", \"dist\", \"do\", \"edge\", \"else\", \"end\", \"endcase\", \"endchecker\", \"endclass\", \"endclocking\", \"endconfig\", \"endfunction\", \"endgenerate\", \"endgroup\", \"endinterface\", \"endmodule\", \"endpackage\", \"endprimitive\", \"endprogram\", \"endproperty\", \"endspecify\", \"endsequence\", \"endtable\", \"endtask\", \"enum\", \"event\", \"eventually\", \"expect\", \"export\", \"extends\", \"extern\", \"final\", \"first_match\", \"for\", \"force\", \"foreach\", \"forever\", \"fork\", \"forkjoin\", \"function\", \"generate|5\", \"genvar\", \"global\", \"highz0\", \"highz1\", \"if\", \"iff\", \"ifnone\", \"ignore_bins\", \"illegal_bins\", \"implements\", \"implies\", \"import\", \"incdir\", \"include\", \"initial\", \"inout\", \"input\", \"inside\", \"instance\", \"int\", \"integer\", \"interconnect\", \"interface\", \"intersect\", \"join\", \"join_any\", \"join_none\", \"large\", \"let\", \"liblist\", \"library\", \"local\", \"localparam\", \"logic\", \"longint\", \"macromodule\", \"matches\", \"medium\", \"modport\", \"module\", \"nand\", \"negedge\", \"nettype\", \"new\", \"nexttime\", \"nmos\", \"nor\", \"noshowcancelled\", \"not\", \"notif0\", \"notif1\", \"or\", \"output\", \"package\", \"packed\", \"parameter\", \"pmos\", \"posedge\", \"primitive\", \"priority\", \"program\", \"property\", \"protected\", \"pull0\", \"pull1\", \"pulldown\", \"pullup\", \"pulsestyle_ondetect\", \"pulsestyle_onevent\", \"pure\", \"rand\", \"randc\", \"randcase\", \"randsequence\", \"rcmos\", \"real\", \"realtime\", \"ref\", \"reg\", \"reject_on\", \"release\", \"repeat\", \"restrict\", \"return\", \"rnmos\", \"rpmos\", \"rtran\", \"rtranif0\", \"rtranif1\", \"s_always\", \"s_eventually\", \"s_nexttime\", \"s_until\", \"s_until_with\", \"scalared\", \"sequence\", \"shortint\", \"shortreal\", \"showcancelled\", \"signed\", \"small\", \"soft\", \"solve\", \"specify\", \"specparam\", \"static\", \"string\", \"strong\", \"strong0\", \"strong1\", \"struct\", \"super\", \"supply0\", \"supply1\", \"sync_accept_on\", \"sync_reject_on\", \"table\", \"tagged\", \"task\", \"this\", \"throughout\", \"time\", \"timeprecision\", \"timeunit\", \"tran\", \"tranif0\", \"tranif1\", \"tri\", \"tri0\", \"tri1\", \"triand\", \"trior\", \"trireg\", \"type\", \"typedef\", \"union\", \"unique\", \"unique0\", \"unsigned\", \"until\", \"until_with\", \"untyped\", \"use\", \"uwire\", \"var\", \"vectored\", \"virtual\", \"void\", \"wait\", \"wait_order\", \"wand\", \"weak\", \"weak0\", \"weak1\", \"while\", \"wildcard\", \"wire\", \"with\", \"within\", \"wor\", \"xnor\", \"xor\"],\n    literal: ['null'],\n    built_in: [\"$finish\", \"$stop\", \"$exit\", \"$fatal\", \"$error\", \"$warning\", \"$info\", \"$realtime\", \"$time\", \"$printtimescale\", \"$bitstoreal\", \"$bitstoshortreal\", \"$itor\", \"$signed\", \"$cast\", \"$bits\", \"$stime\", \"$timeformat\", \"$realtobits\", \"$shortrealtobits\", \"$rtoi\", \"$unsigned\", \"$asserton\", \"$assertkill\", \"$assertpasson\", \"$assertfailon\", \"$assertnonvacuouson\", \"$assertoff\", \"$assertcontrol\", \"$assertpassoff\", \"$assertfailoff\", \"$assertvacuousoff\", \"$isunbounded\", \"$sampled\", \"$fell\", \"$changed\", \"$past_gclk\", \"$fell_gclk\", \"$changed_gclk\", \"$rising_gclk\", \"$steady_gclk\", \"$coverage_control\", \"$coverage_get\", \"$coverage_save\", \"$set_coverage_db_name\", \"$rose\", \"$stable\", \"$past\", \"$rose_gclk\", \"$stable_gclk\", \"$future_gclk\", \"$falling_gclk\", \"$changing_gclk\", \"$display\", \"$coverage_get_max\", \"$coverage_merge\", \"$get_coverage\", \"$load_coverage_db\", \"$typename\", \"$unpacked_dimensions\", \"$left\", \"$low\", \"$increment\", \"$clog2\", \"$ln\", \"$log10\", \"$exp\", \"$sqrt\", \"$pow\", \"$floor\", \"$ceil\", \"$sin\", \"$cos\", \"$tan\", \"$countbits\", \"$onehot\", \"$isunknown\", \"$fatal\", \"$warning\", \"$dimensions\", \"$right\", \"$high\", \"$size\", \"$asin\", \"$acos\", \"$atan\", \"$atan2\", \"$hypot\", \"$sinh\", \"$cosh\", \"$tanh\", \"$asinh\", \"$acosh\", \"$atanh\", \"$countones\", \"$onehot0\", \"$error\", \"$info\", \"$random\", \"$dist_chi_square\", \"$dist_erlang\", \"$dist_exponential\", \"$dist_normal\", \"$dist_poisson\", \"$dist_t\", \"$dist_uniform\", \"$q_initialize\", \"$q_remove\", \"$q_exam\", \"$async$and$array\", \"$async$nand$array\", \"$async$or$array\", \"$async$nor$array\", \"$sync$and$array\", \"$sync$nand$array\", \"$sync$or$array\", \"$sync$nor$array\", \"$q_add\", \"$q_full\", \"$psprintf\", \"$async$and$plane\", \"$async$nand$plane\", \"$async$or$plane\", \"$async$nor$plane\", \"$sync$and$plane\", \"$sync$nand$plane\", \"$sync$or$plane\", \"$sync$nor$plane\", \"$system\", \"$display\", \"$displayb\", \"$displayh\", \"$displayo\", \"$strobe\", \"$strobeb\", \"$strobeh\", \"$strobeo\", \"$write\", \"$readmemb\", \"$readmemh\", \"$writememh\", \"$value$plusargs\", \"$dumpvars\", \"$dumpon\", \"$dumplimit\", \"$dumpports\", \"$dumpportson\", \"$dumpportslimit\", \"$writeb\", \"$writeh\", \"$writeo\", \"$monitor\", \"$monitorb\", \"$monitorh\", \"$monitoro\", \"$writememb\", \"$dumpfile\", \"$dumpoff\", \"$dumpall\", \"$dumpflush\", \"$dumpportsoff\", \"$dumpportsall\", \"$dumpportsflush\", \"$fclose\", \"$fdisplay\", \"$fdisplayb\", \"$fdisplayh\", \"$fdisplayo\", \"$fstrobe\", \"$fstrobeb\", \"$fstrobeh\", \"$fstrobeo\", \"$swrite\", \"$swriteb\", \"$swriteh\", \"$swriteo\", \"$fscanf\", \"$fread\", \"$fseek\", \"$fflush\", \"$feof\", \"$fopen\", \"$fwrite\", \"$fwriteb\", \"$fwriteh\", \"$fwriteo\", \"$fmonitor\", \"$fmonitorb\", \"$fmonitorh\", \"$fmonitoro\", \"$sformat\", \"$sformatf\", \"$fgetc\", \"$ungetc\", \"$fgets\", \"$sscanf\", \"$rewind\", \"$ftell\", \"$ferror\"]\n  };\n  const BUILT_IN_CONSTANTS = [\"__FILE__\", \"__LINE__\"];\n  const DIRECTIVES = [\"begin_keywords\", \"celldefine\", \"default_nettype\", \"default_decay_time\", \"default_trireg_strength\", \"define\", \"delay_mode_distributed\", \"delay_mode_path\", \"delay_mode_unit\", \"delay_mode_zero\", \"else\", \"elsif\", \"end_keywords\", \"endcelldefine\", \"endif\", \"ifdef\", \"ifndef\", \"include\", \"line\", \"nounconnected_drive\", \"pragma\", \"resetall\", \"timescale\", \"unconnected_drive\", \"undef\", \"undefineall\"];\n  return {\n    name: 'Verilog',\n    aliases: ['v', 'sv', 'svh'],\n    case_insensitive: false,\n    keywords: KEYWORDS,\n    contains: [hljs.C_BLOCK_COMMENT_MODE, hljs.C_LINE_COMMENT_MODE, hljs.QUOTE_STRING_MODE, {\n      scope: 'number',\n      contains: [hljs.BACKSLASH_ESCAPE],\n      variants: [{\n        begin: /\\b((\\d+'([bhodBHOD]))[0-9xzXZa-fA-F_]+)/\n      }, {\n        begin: /\\B(('([bhodBHOD]))[0-9xzXZa-fA-F_]+)/\n      }, {\n        // decimal\n        begin: /\\b[0-9][0-9_]*/,\n        relevance: 0\n      }]\n    }, /* parameters to instances */\n    {\n      scope: 'variable',\n      variants: [{\n        begin: '#\\\\((?!parameter).+\\\\)'\n      }, {\n        begin: '\\\\.\\\\w+',\n        relevance: 0\n      }]\n    }, {\n      scope: 'variable.constant',\n      match: regex.concat(/`/, regex.either(...BUILT_IN_CONSTANTS))\n    }, {\n      scope: 'meta',\n      begin: regex.concat(/`/, regex.either(...DIRECTIVES)),\n      end: /$|\\/\\/|\\/\\*/,\n      returnEnd: true,\n      keywords: DIRECTIVES\n    }]\n  };\n}\nmodule.exports = verilog;","map":{"version":3,"names":["verilog","hljs","regex","KEYWORDS","$pattern","keyword","literal","built_in","BUILT_IN_CONSTANTS","DIRECTIVES","name","aliases","case_insensitive","keywords","contains","C_BLOCK_COMMENT_MODE","C_LINE_COMMENT_MODE","QUOTE_STRING_MODE","scope","BACKSLASH_ESCAPE","variants","begin","relevance","match","concat","either","end","returnEnd","module","exports"],"sources":["D:/软件工程/bkqs/sdbkqs/vue/node_modules/highlight.js/lib/languages/verilog.js"],"sourcesContent":["/*\r\nLanguage: Verilog\r\nAuthor: Jon Evans <jon@craftyjon.com>\r\nContributors: Boone Severson <boone.severson@gmail.com>\r\nDescription: Verilog is a hardware description language used in electronic design automation to describe digital and mixed-signal systems. This highlighter supports Verilog and SystemVerilog through IEEE 1800-2012.\r\nWebsite: http://www.verilog.com\r\nCategory: hardware\r\n*/\r\n\r\nfunction verilog(hljs) {\r\n  const regex = hljs.regex;\r\n  const KEYWORDS = {\r\n    $pattern: /\\$?[\\w]+(\\$[\\w]+)*/,\r\n    keyword: [\r\n      \"accept_on\",\r\n      \"alias\",\r\n      \"always\",\r\n      \"always_comb\",\r\n      \"always_ff\",\r\n      \"always_latch\",\r\n      \"and\",\r\n      \"assert\",\r\n      \"assign\",\r\n      \"assume\",\r\n      \"automatic\",\r\n      \"before\",\r\n      \"begin\",\r\n      \"bind\",\r\n      \"bins\",\r\n      \"binsof\",\r\n      \"bit\",\r\n      \"break\",\r\n      \"buf|0\",\r\n      \"bufif0\",\r\n      \"bufif1\",\r\n      \"byte\",\r\n      \"case\",\r\n      \"casex\",\r\n      \"casez\",\r\n      \"cell\",\r\n      \"chandle\",\r\n      \"checker\",\r\n      \"class\",\r\n      \"clocking\",\r\n      \"cmos\",\r\n      \"config\",\r\n      \"const\",\r\n      \"constraint\",\r\n      \"context\",\r\n      \"continue\",\r\n      \"cover\",\r\n      \"covergroup\",\r\n      \"coverpoint\",\r\n      \"cross\",\r\n      \"deassign\",\r\n      \"default\",\r\n      \"defparam\",\r\n      \"design\",\r\n      \"disable\",\r\n      \"dist\",\r\n      \"do\",\r\n      \"edge\",\r\n      \"else\",\r\n      \"end\",\r\n      \"endcase\",\r\n      \"endchecker\",\r\n      \"endclass\",\r\n      \"endclocking\",\r\n      \"endconfig\",\r\n      \"endfunction\",\r\n      \"endgenerate\",\r\n      \"endgroup\",\r\n      \"endinterface\",\r\n      \"endmodule\",\r\n      \"endpackage\",\r\n      \"endprimitive\",\r\n      \"endprogram\",\r\n      \"endproperty\",\r\n      \"endspecify\",\r\n      \"endsequence\",\r\n      \"endtable\",\r\n      \"endtask\",\r\n      \"enum\",\r\n      \"event\",\r\n      \"eventually\",\r\n      \"expect\",\r\n      \"export\",\r\n      \"extends\",\r\n      \"extern\",\r\n      \"final\",\r\n      \"first_match\",\r\n      \"for\",\r\n      \"force\",\r\n      \"foreach\",\r\n      \"forever\",\r\n      \"fork\",\r\n      \"forkjoin\",\r\n      \"function\",\r\n      \"generate|5\",\r\n      \"genvar\",\r\n      \"global\",\r\n      \"highz0\",\r\n      \"highz1\",\r\n      \"if\",\r\n      \"iff\",\r\n      \"ifnone\",\r\n      \"ignore_bins\",\r\n      \"illegal_bins\",\r\n      \"implements\",\r\n      \"implies\",\r\n      \"import\",\r\n      \"incdir\",\r\n      \"include\",\r\n      \"initial\",\r\n      \"inout\",\r\n      \"input\",\r\n      \"inside\",\r\n      \"instance\",\r\n      \"int\",\r\n      \"integer\",\r\n      \"interconnect\",\r\n      \"interface\",\r\n      \"intersect\",\r\n      \"join\",\r\n      \"join_any\",\r\n      \"join_none\",\r\n      \"large\",\r\n      \"let\",\r\n      \"liblist\",\r\n      \"library\",\r\n      \"local\",\r\n      \"localparam\",\r\n      \"logic\",\r\n      \"longint\",\r\n      \"macromodule\",\r\n      \"matches\",\r\n      \"medium\",\r\n      \"modport\",\r\n      \"module\",\r\n      \"nand\",\r\n      \"negedge\",\r\n      \"nettype\",\r\n      \"new\",\r\n      \"nexttime\",\r\n      \"nmos\",\r\n      \"nor\",\r\n      \"noshowcancelled\",\r\n      \"not\",\r\n      \"notif0\",\r\n      \"notif1\",\r\n      \"or\",\r\n      \"output\",\r\n      \"package\",\r\n      \"packed\",\r\n      \"parameter\",\r\n      \"pmos\",\r\n      \"posedge\",\r\n      \"primitive\",\r\n      \"priority\",\r\n      \"program\",\r\n      \"property\",\r\n      \"protected\",\r\n      \"pull0\",\r\n      \"pull1\",\r\n      \"pulldown\",\r\n      \"pullup\",\r\n      \"pulsestyle_ondetect\",\r\n      \"pulsestyle_onevent\",\r\n      \"pure\",\r\n      \"rand\",\r\n      \"randc\",\r\n      \"randcase\",\r\n      \"randsequence\",\r\n      \"rcmos\",\r\n      \"real\",\r\n      \"realtime\",\r\n      \"ref\",\r\n      \"reg\",\r\n      \"reject_on\",\r\n      \"release\",\r\n      \"repeat\",\r\n      \"restrict\",\r\n      \"return\",\r\n      \"rnmos\",\r\n      \"rpmos\",\r\n      \"rtran\",\r\n      \"rtranif0\",\r\n      \"rtranif1\",\r\n      \"s_always\",\r\n      \"s_eventually\",\r\n      \"s_nexttime\",\r\n      \"s_until\",\r\n      \"s_until_with\",\r\n      \"scalared\",\r\n      \"sequence\",\r\n      \"shortint\",\r\n      \"shortreal\",\r\n      \"showcancelled\",\r\n      \"signed\",\r\n      \"small\",\r\n      \"soft\",\r\n      \"solve\",\r\n      \"specify\",\r\n      \"specparam\",\r\n      \"static\",\r\n      \"string\",\r\n      \"strong\",\r\n      \"strong0\",\r\n      \"strong1\",\r\n      \"struct\",\r\n      \"super\",\r\n      \"supply0\",\r\n      \"supply1\",\r\n      \"sync_accept_on\",\r\n      \"sync_reject_on\",\r\n      \"table\",\r\n      \"tagged\",\r\n      \"task\",\r\n      \"this\",\r\n      \"throughout\",\r\n      \"time\",\r\n      \"timeprecision\",\r\n      \"timeunit\",\r\n      \"tran\",\r\n      \"tranif0\",\r\n      \"tranif1\",\r\n      \"tri\",\r\n      \"tri0\",\r\n      \"tri1\",\r\n      \"triand\",\r\n      \"trior\",\r\n      \"trireg\",\r\n      \"type\",\r\n      \"typedef\",\r\n      \"union\",\r\n      \"unique\",\r\n      \"unique0\",\r\n      \"unsigned\",\r\n      \"until\",\r\n      \"until_with\",\r\n      \"untyped\",\r\n      \"use\",\r\n      \"uwire\",\r\n      \"var\",\r\n      \"vectored\",\r\n      \"virtual\",\r\n      \"void\",\r\n      \"wait\",\r\n      \"wait_order\",\r\n      \"wand\",\r\n      \"weak\",\r\n      \"weak0\",\r\n      \"weak1\",\r\n      \"while\",\r\n      \"wildcard\",\r\n      \"wire\",\r\n      \"with\",\r\n      \"within\",\r\n      \"wor\",\r\n      \"xnor\",\r\n      \"xor\"\r\n    ],\r\n    literal: [ 'null' ],\r\n    built_in: [\r\n      \"$finish\",\r\n      \"$stop\",\r\n      \"$exit\",\r\n      \"$fatal\",\r\n      \"$error\",\r\n      \"$warning\",\r\n      \"$info\",\r\n      \"$realtime\",\r\n      \"$time\",\r\n      \"$printtimescale\",\r\n      \"$bitstoreal\",\r\n      \"$bitstoshortreal\",\r\n      \"$itor\",\r\n      \"$signed\",\r\n      \"$cast\",\r\n      \"$bits\",\r\n      \"$stime\",\r\n      \"$timeformat\",\r\n      \"$realtobits\",\r\n      \"$shortrealtobits\",\r\n      \"$rtoi\",\r\n      \"$unsigned\",\r\n      \"$asserton\",\r\n      \"$assertkill\",\r\n      \"$assertpasson\",\r\n      \"$assertfailon\",\r\n      \"$assertnonvacuouson\",\r\n      \"$assertoff\",\r\n      \"$assertcontrol\",\r\n      \"$assertpassoff\",\r\n      \"$assertfailoff\",\r\n      \"$assertvacuousoff\",\r\n      \"$isunbounded\",\r\n      \"$sampled\",\r\n      \"$fell\",\r\n      \"$changed\",\r\n      \"$past_gclk\",\r\n      \"$fell_gclk\",\r\n      \"$changed_gclk\",\r\n      \"$rising_gclk\",\r\n      \"$steady_gclk\",\r\n      \"$coverage_control\",\r\n      \"$coverage_get\",\r\n      \"$coverage_save\",\r\n      \"$set_coverage_db_name\",\r\n      \"$rose\",\r\n      \"$stable\",\r\n      \"$past\",\r\n      \"$rose_gclk\",\r\n      \"$stable_gclk\",\r\n      \"$future_gclk\",\r\n      \"$falling_gclk\",\r\n      \"$changing_gclk\",\r\n      \"$display\",\r\n      \"$coverage_get_max\",\r\n      \"$coverage_merge\",\r\n      \"$get_coverage\",\r\n      \"$load_coverage_db\",\r\n      \"$typename\",\r\n      \"$unpacked_dimensions\",\r\n      \"$left\",\r\n      \"$low\",\r\n      \"$increment\",\r\n      \"$clog2\",\r\n      \"$ln\",\r\n      \"$log10\",\r\n      \"$exp\",\r\n      \"$sqrt\",\r\n      \"$pow\",\r\n      \"$floor\",\r\n      \"$ceil\",\r\n      \"$sin\",\r\n      \"$cos\",\r\n      \"$tan\",\r\n      \"$countbits\",\r\n      \"$onehot\",\r\n      \"$isunknown\",\r\n      \"$fatal\",\r\n      \"$warning\",\r\n      \"$dimensions\",\r\n      \"$right\",\r\n      \"$high\",\r\n      \"$size\",\r\n      \"$asin\",\r\n      \"$acos\",\r\n      \"$atan\",\r\n      \"$atan2\",\r\n      \"$hypot\",\r\n      \"$sinh\",\r\n      \"$cosh\",\r\n      \"$tanh\",\r\n      \"$asinh\",\r\n      \"$acosh\",\r\n      \"$atanh\",\r\n      \"$countones\",\r\n      \"$onehot0\",\r\n      \"$error\",\r\n      \"$info\",\r\n      \"$random\",\r\n      \"$dist_chi_square\",\r\n      \"$dist_erlang\",\r\n      \"$dist_exponential\",\r\n      \"$dist_normal\",\r\n      \"$dist_poisson\",\r\n      \"$dist_t\",\r\n      \"$dist_uniform\",\r\n      \"$q_initialize\",\r\n      \"$q_remove\",\r\n      \"$q_exam\",\r\n      \"$async$and$array\",\r\n      \"$async$nand$array\",\r\n      \"$async$or$array\",\r\n      \"$async$nor$array\",\r\n      \"$sync$and$array\",\r\n      \"$sync$nand$array\",\r\n      \"$sync$or$array\",\r\n      \"$sync$nor$array\",\r\n      \"$q_add\",\r\n      \"$q_full\",\r\n      \"$psprintf\",\r\n      \"$async$and$plane\",\r\n      \"$async$nand$plane\",\r\n      \"$async$or$plane\",\r\n      \"$async$nor$plane\",\r\n      \"$sync$and$plane\",\r\n      \"$sync$nand$plane\",\r\n      \"$sync$or$plane\",\r\n      \"$sync$nor$plane\",\r\n      \"$system\",\r\n      \"$display\",\r\n      \"$displayb\",\r\n      \"$displayh\",\r\n      \"$displayo\",\r\n      \"$strobe\",\r\n      \"$strobeb\",\r\n      \"$strobeh\",\r\n      \"$strobeo\",\r\n      \"$write\",\r\n      \"$readmemb\",\r\n      \"$readmemh\",\r\n      \"$writememh\",\r\n      \"$value$plusargs\",\r\n      \"$dumpvars\",\r\n      \"$dumpon\",\r\n      \"$dumplimit\",\r\n      \"$dumpports\",\r\n      \"$dumpportson\",\r\n      \"$dumpportslimit\",\r\n      \"$writeb\",\r\n      \"$writeh\",\r\n      \"$writeo\",\r\n      \"$monitor\",\r\n      \"$monitorb\",\r\n      \"$monitorh\",\r\n      \"$monitoro\",\r\n      \"$writememb\",\r\n      \"$dumpfile\",\r\n      \"$dumpoff\",\r\n      \"$dumpall\",\r\n      \"$dumpflush\",\r\n      \"$dumpportsoff\",\r\n      \"$dumpportsall\",\r\n      \"$dumpportsflush\",\r\n      \"$fclose\",\r\n      \"$fdisplay\",\r\n      \"$fdisplayb\",\r\n      \"$fdisplayh\",\r\n      \"$fdisplayo\",\r\n      \"$fstrobe\",\r\n      \"$fstrobeb\",\r\n      \"$fstrobeh\",\r\n      \"$fstrobeo\",\r\n      \"$swrite\",\r\n      \"$swriteb\",\r\n      \"$swriteh\",\r\n      \"$swriteo\",\r\n      \"$fscanf\",\r\n      \"$fread\",\r\n      \"$fseek\",\r\n      \"$fflush\",\r\n      \"$feof\",\r\n      \"$fopen\",\r\n      \"$fwrite\",\r\n      \"$fwriteb\",\r\n      \"$fwriteh\",\r\n      \"$fwriteo\",\r\n      \"$fmonitor\",\r\n      \"$fmonitorb\",\r\n      \"$fmonitorh\",\r\n      \"$fmonitoro\",\r\n      \"$sformat\",\r\n      \"$sformatf\",\r\n      \"$fgetc\",\r\n      \"$ungetc\",\r\n      \"$fgets\",\r\n      \"$sscanf\",\r\n      \"$rewind\",\r\n      \"$ftell\",\r\n      \"$ferror\"\r\n    ]\r\n  };\r\n  const BUILT_IN_CONSTANTS = [\r\n    \"__FILE__\",\r\n    \"__LINE__\"\r\n  ];\r\n  const DIRECTIVES = [\r\n    \"begin_keywords\",\r\n    \"celldefine\",\r\n    \"default_nettype\",\r\n    \"default_decay_time\",\r\n    \"default_trireg_strength\",\r\n    \"define\",\r\n    \"delay_mode_distributed\",\r\n    \"delay_mode_path\",\r\n    \"delay_mode_unit\",\r\n    \"delay_mode_zero\",\r\n    \"else\",\r\n    \"elsif\",\r\n    \"end_keywords\",\r\n    \"endcelldefine\",\r\n    \"endif\",\r\n    \"ifdef\",\r\n    \"ifndef\",\r\n    \"include\",\r\n    \"line\",\r\n    \"nounconnected_drive\",\r\n    \"pragma\",\r\n    \"resetall\",\r\n    \"timescale\",\r\n    \"unconnected_drive\",\r\n    \"undef\",\r\n    \"undefineall\"\r\n  ];\r\n\r\n  return {\r\n    name: 'Verilog',\r\n    aliases: [\r\n      'v',\r\n      'sv',\r\n      'svh'\r\n    ],\r\n    case_insensitive: false,\r\n    keywords: KEYWORDS,\r\n    contains: [\r\n      hljs.C_BLOCK_COMMENT_MODE,\r\n      hljs.C_LINE_COMMENT_MODE,\r\n      hljs.QUOTE_STRING_MODE,\r\n      {\r\n        scope: 'number',\r\n        contains: [ hljs.BACKSLASH_ESCAPE ],\r\n        variants: [\r\n          { begin: /\\b((\\d+'([bhodBHOD]))[0-9xzXZa-fA-F_]+)/ },\r\n          { begin: /\\B(('([bhodBHOD]))[0-9xzXZa-fA-F_]+)/ },\r\n          { // decimal\r\n            begin: /\\b[0-9][0-9_]*/,\r\n            relevance: 0\r\n          }\r\n        ]\r\n      },\r\n      /* parameters to instances */\r\n      {\r\n        scope: 'variable',\r\n        variants: [\r\n          { begin: '#\\\\((?!parameter).+\\\\)' },\r\n          {\r\n            begin: '\\\\.\\\\w+',\r\n            relevance: 0\r\n          }\r\n        ]\r\n      },\r\n      {\r\n        scope: 'variable.constant',\r\n        match: regex.concat(/`/, regex.either(...BUILT_IN_CONSTANTS)),\r\n      },\r\n      {\r\n        scope: 'meta',\r\n        begin: regex.concat(/`/, regex.either(...DIRECTIVES)),\r\n        end: /$|\\/\\/|\\/\\*/,\r\n        returnEnd: true,\r\n        keywords: DIRECTIVES\r\n      }\r\n    ]\r\n  };\r\n}\r\n\r\nmodule.exports = verilog;\r\n"],"mappings":"AAAA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;;AAEA,SAASA,OAAOA,CAACC,IAAI,EAAE;EACrB,MAAMC,KAAK,GAAGD,IAAI,CAACC,KAAK;EACxB,MAAMC,QAAQ,GAAG;IACfC,QAAQ,EAAE,oBAAoB;IAC9BC,OAAO,EAAE,CACP,WAAW,EACX,OAAO,EACP,QAAQ,EACR,aAAa,EACb,WAAW,EACX,cAAc,EACd,KAAK,EACL,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,WAAW,EACX,QAAQ,EACR,OAAO,EACP,MAAM,EACN,MAAM,EACN,QAAQ,EACR,KAAK,EACL,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,MAAM,EACN,MAAM,EACN,OAAO,EACP,OAAO,EACP,MAAM,EACN,SAAS,EACT,SAAS,EACT,OAAO,EACP,UAAU,EACV,MAAM,EACN,QAAQ,EACR,OAAO,EACP,YAAY,EACZ,SAAS,EACT,UAAU,EACV,OAAO,EACP,YAAY,EACZ,YAAY,EACZ,OAAO,EACP,UAAU,EACV,SAAS,EACT,UAAU,EACV,QAAQ,EACR,SAAS,EACT,MAAM,EACN,IAAI,EACJ,MAAM,EACN,MAAM,EACN,KAAK,EACL,SAAS,EACT,YAAY,EACZ,UAAU,EACV,aAAa,EACb,WAAW,EACX,aAAa,EACb,aAAa,EACb,UAAU,EACV,cAAc,EACd,WAAW,EACX,YAAY,EACZ,cAAc,EACd,YAAY,EACZ,aAAa,EACb,YAAY,EACZ,aAAa,EACb,UAAU,EACV,SAAS,EACT,MAAM,EACN,OAAO,EACP,YAAY,EACZ,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,OAAO,EACP,aAAa,EACb,KAAK,EACL,OAAO,EACP,SAAS,EACT,SAAS,EACT,MAAM,EACN,UAAU,EACV,UAAU,EACV,YAAY,EACZ,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,IAAI,EACJ,KAAK,EACL,QAAQ,EACR,aAAa,EACb,cAAc,EACd,YAAY,EACZ,SAAS,EACT,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,SAAS,EACT,OAAO,EACP,OAAO,EACP,QAAQ,EACR,UAAU,EACV,KAAK,EACL,SAAS,EACT,cAAc,EACd,WAAW,EACX,WAAW,EACX,MAAM,EACN,UAAU,EACV,WAAW,EACX,OAAO,EACP,KAAK,EACL,SAAS,EACT,SAAS,EACT,OAAO,EACP,YAAY,EACZ,OAAO,EACP,SAAS,EACT,aAAa,EACb,SAAS,EACT,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,MAAM,EACN,SAAS,EACT,SAAS,EACT,KAAK,EACL,UAAU,EACV,MAAM,EACN,KAAK,EACL,iBAAiB,EACjB,KAAK,EACL,QAAQ,EACR,QAAQ,EACR,IAAI,EACJ,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,WAAW,EACX,MAAM,EACN,SAAS,EACT,WAAW,EACX,UAAU,EACV,SAAS,EACT,UAAU,EACV,WAAW,EACX,OAAO,EACP,OAAO,EACP,UAAU,EACV,QAAQ,EACR,qBAAqB,EACrB,oBAAoB,EACpB,MAAM,EACN,MAAM,EACN,OAAO,EACP,UAAU,EACV,cAAc,EACd,OAAO,EACP,MAAM,EACN,UAAU,EACV,KAAK,EACL,KAAK,EACL,WAAW,EACX,SAAS,EACT,QAAQ,EACR,UAAU,EACV,QAAQ,EACR,OAAO,EACP,OAAO,EACP,OAAO,EACP,UAAU,EACV,UAAU,EACV,UAAU,EACV,cAAc,EACd,YAAY,EACZ,SAAS,EACT,cAAc,EACd,UAAU,EACV,UAAU,EACV,UAAU,EACV,WAAW,EACX,eAAe,EACf,QAAQ,EACR,OAAO,EACP,MAAM,EACN,OAAO,EACP,SAAS,EACT,WAAW,EACX,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,SAAS,EACT,QAAQ,EACR,OAAO,EACP,SAAS,EACT,SAAS,EACT,gBAAgB,EAChB,gBAAgB,EAChB,OAAO,EACP,QAAQ,EACR,MAAM,EACN,MAAM,EACN,YAAY,EACZ,MAAM,EACN,eAAe,EACf,UAAU,EACV,MAAM,EACN,SAAS,EACT,SAAS,EACT,KAAK,EACL,MAAM,EACN,MAAM,EACN,QAAQ,EACR,OAAO,EACP,QAAQ,EACR,MAAM,EACN,SAAS,EACT,OAAO,EACP,QAAQ,EACR,SAAS,EACT,UAAU,EACV,OAAO,EACP,YAAY,EACZ,SAAS,EACT,KAAK,EACL,OAAO,EACP,KAAK,EACL,UAAU,EACV,SAAS,EACT,MAAM,EACN,MAAM,EACN,YAAY,EACZ,MAAM,EACN,MAAM,EACN,OAAO,EACP,OAAO,EACP,OAAO,EACP,UAAU,EACV,MAAM,EACN,MAAM,EACN,QAAQ,EACR,KAAK,EACL,MAAM,EACN,KAAK,CACN;IACDC,OAAO,EAAE,CAAE,MAAM,CAAE;IACnBC,QAAQ,EAAE,CACR,SAAS,EACT,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,UAAU,EACV,OAAO,EACP,WAAW,EACX,OAAO,EACP,iBAAiB,EACjB,aAAa,EACb,kBAAkB,EAClB,OAAO,EACP,SAAS,EACT,OAAO,EACP,OAAO,EACP,QAAQ,EACR,aAAa,EACb,aAAa,EACb,kBAAkB,EAClB,OAAO,EACP,WAAW,EACX,WAAW,EACX,aAAa,EACb,eAAe,EACf,eAAe,EACf,qBAAqB,EACrB,YAAY,EACZ,gBAAgB,EAChB,gBAAgB,EAChB,gBAAgB,EAChB,mBAAmB,EACnB,cAAc,EACd,UAAU,EACV,OAAO,EACP,UAAU,EACV,YAAY,EACZ,YAAY,EACZ,eAAe,EACf,cAAc,EACd,cAAc,EACd,mBAAmB,EACnB,eAAe,EACf,gBAAgB,EAChB,uBAAuB,EACvB,OAAO,EACP,SAAS,EACT,OAAO,EACP,YAAY,EACZ,cAAc,EACd,cAAc,EACd,eAAe,EACf,gBAAgB,EAChB,UAAU,EACV,mBAAmB,EACnB,iBAAiB,EACjB,eAAe,EACf,mBAAmB,EACnB,WAAW,EACX,sBAAsB,EACtB,OAAO,EACP,MAAM,EACN,YAAY,EACZ,QAAQ,EACR,KAAK,EACL,QAAQ,EACR,MAAM,EACN,OAAO,EACP,MAAM,EACN,QAAQ,EACR,OAAO,EACP,MAAM,EACN,MAAM,EACN,MAAM,EACN,YAAY,EACZ,SAAS,EACT,YAAY,EACZ,QAAQ,EACR,UAAU,EACV,aAAa,EACb,QAAQ,EACR,OAAO,EACP,OAAO,EACP,OAAO,EACP,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,OAAO,EACP,OAAO,EACP,OAAO,EACP,QAAQ,EACR,QAAQ,EACR,QAAQ,EACR,YAAY,EACZ,UAAU,EACV,QAAQ,EACR,OAAO,EACP,SAAS,EACT,kBAAkB,EAClB,cAAc,EACd,mBAAmB,EACnB,cAAc,EACd,eAAe,EACf,SAAS,EACT,eAAe,EACf,eAAe,EACf,WAAW,EACX,SAAS,EACT,kBAAkB,EAClB,mBAAmB,EACnB,iBAAiB,EACjB,kBAAkB,EAClB,iBAAiB,EACjB,kBAAkB,EAClB,gBAAgB,EAChB,iBAAiB,EACjB,QAAQ,EACR,SAAS,EACT,WAAW,EACX,kBAAkB,EAClB,mBAAmB,EACnB,iBAAiB,EACjB,kBAAkB,EAClB,iBAAiB,EACjB,kBAAkB,EAClB,gBAAgB,EAChB,iBAAiB,EACjB,SAAS,EACT,UAAU,EACV,WAAW,EACX,WAAW,EACX,WAAW,EACX,SAAS,EACT,UAAU,EACV,UAAU,EACV,UAAU,EACV,QAAQ,EACR,WAAW,EACX,WAAW,EACX,YAAY,EACZ,iBAAiB,EACjB,WAAW,EACX,SAAS,EACT,YAAY,EACZ,YAAY,EACZ,cAAc,EACd,iBAAiB,EACjB,SAAS,EACT,SAAS,EACT,SAAS,EACT,UAAU,EACV,WAAW,EACX,WAAW,EACX,WAAW,EACX,YAAY,EACZ,WAAW,EACX,UAAU,EACV,UAAU,EACV,YAAY,EACZ,eAAe,EACf,eAAe,EACf,iBAAiB,EACjB,SAAS,EACT,WAAW,EACX,YAAY,EACZ,YAAY,EACZ,YAAY,EACZ,UAAU,EACV,WAAW,EACX,WAAW,EACX,WAAW,EACX,SAAS,EACT,UAAU,EACV,UAAU,EACV,UAAU,EACV,SAAS,EACT,QAAQ,EACR,QAAQ,EACR,SAAS,EACT,OAAO,EACP,QAAQ,EACR,SAAS,EACT,UAAU,EACV,UAAU,EACV,UAAU,EACV,WAAW,EACX,YAAY,EACZ,YAAY,EACZ,YAAY,EACZ,UAAU,EACV,WAAW,EACX,QAAQ,EACR,SAAS,EACT,QAAQ,EACR,SAAS,EACT,SAAS,EACT,QAAQ,EACR,SAAS;EAEb,CAAC;EACD,MAAMC,kBAAkB,GAAG,CACzB,UAAU,EACV,UAAU,CACX;EACD,MAAMC,UAAU,GAAG,CACjB,gBAAgB,EAChB,YAAY,EACZ,iBAAiB,EACjB,oBAAoB,EACpB,yBAAyB,EACzB,QAAQ,EACR,wBAAwB,EACxB,iBAAiB,EACjB,iBAAiB,EACjB,iBAAiB,EACjB,MAAM,EACN,OAAO,EACP,cAAc,EACd,eAAe,EACf,OAAO,EACP,OAAO,EACP,QAAQ,EACR,SAAS,EACT,MAAM,EACN,qBAAqB,EACrB,QAAQ,EACR,UAAU,EACV,WAAW,EACX,mBAAmB,EACnB,OAAO,EACP,aAAa,CACd;EAED,OAAO;IACLC,IAAI,EAAE,SAAS;IACfC,OAAO,EAAE,CACP,GAAG,EACH,IAAI,EACJ,KAAK,CACN;IACDC,gBAAgB,EAAE,KAAK;IACvBC,QAAQ,EAAEV,QAAQ;IAClBW,QAAQ,EAAE,CACRb,IAAI,CAACc,oBAAoB,EACzBd,IAAI,CAACe,mBAAmB,EACxBf,IAAI,CAACgB,iBAAiB,EACtB;MACEC,KAAK,EAAE,QAAQ;MACfJ,QAAQ,EAAE,CAAEb,IAAI,CAACkB,gBAAgB,CAAE;MACnCC,QAAQ,EAAE,CACR;QAAEC,KAAK,EAAE;MAA0C,CAAC,EACpD;QAAEA,KAAK,EAAE;MAAuC,CAAC,EACjD;QAAE;QACAA,KAAK,EAAE,gBAAgB;QACvBC,SAAS,EAAE;MACb,CAAC;IAEL,CAAC,EACD;IACA;MACEJ,KAAK,EAAE,UAAU;MACjBE,QAAQ,EAAE,CACR;QAAEC,KAAK,EAAE;MAAyB,CAAC,EACnC;QACEA,KAAK,EAAE,SAAS;QAChBC,SAAS,EAAE;MACb,CAAC;IAEL,CAAC,EACD;MACEJ,KAAK,EAAE,mBAAmB;MAC1BK,KAAK,EAAErB,KAAK,CAACsB,MAAM,CAAC,GAAG,EAAEtB,KAAK,CAACuB,MAAM,CAAC,GAAGjB,kBAAkB,CAAC;IAC9D,CAAC,EACD;MACEU,KAAK,EAAE,MAAM;MACbG,KAAK,EAAEnB,KAAK,CAACsB,MAAM,CAAC,GAAG,EAAEtB,KAAK,CAACuB,MAAM,CAAC,GAAGhB,UAAU,CAAC,CAAC;MACrDiB,GAAG,EAAE,aAAa;MAClBC,SAAS,EAAE,IAAI;MACfd,QAAQ,EAAEJ;IACZ,CAAC;EAEL,CAAC;AACH;AAEAmB,MAAM,CAACC,OAAO,GAAG7B,OAAO"},"metadata":{},"sourceType":"script","externalDependencies":[]}