library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all
	
entity bashar_top_level is

port (
		
	in_a 						:std_logic;
	clk						:std_logic;

	in_b						:std_logic;
	in_c						:std_logic;
	
	add_input_1_uns		:std_logic_vector( 3 downto 0 );
	add_input_2_uns		:std_logic_vector( 3 downto 0 );
	
	reset_n					:std_logic;
	add_input_valid		:std_logic;
	
	out_q						:out std_logic;
	add_result_valid		:out std_logic;
	add_result_uns			:out std_logic_vector (4 downto 0)
	
);
	
end entity bashar_top_level;

architecture rtl of bashar_top_level is
	signal in_a_r		:std_logic;
	signal in_a_2r		:std_logic;
	signal b_or_c		:std_logic;
	
	
begin

	main_process : process (clk,reset_n)
	
	begin
	
	if rising_edge (clk) then
		b_or_c <= in_b or in_c;
		in_a_r <= in_a;
		in_a_2r<= in_a_r;
		
		--------------------
		add_result_uns <= ('0' & add_input_1_uns) + ( '0' & add_input_2_uns);
		
		----------------------------
		
		add_result_valid <= add_input_valid;
	
	
	
	
	
	end process main_process;

end architecture rtl;













