My projects in the Computer Architecture and Prediction Mechanisms courses at UT Austin.

## [Arm Instruction Emulator](https://github.com/JustinAWei/computer-architecture/tree/master/arm-instruction-emulator)
AArch64 instruction subset emulator. Supports 20 instructions.

## [C-Routines](https://github.com/JustinAWei/computer-architecture/tree/master/c-routines)
API for communicating sequential processes (CSP) called c-routines.

## [Instruction Pipelining](https://github.com/JustinAWei/computer-architecture/tree/master/instruction-pipelining)
Pipelined cpu architecture with word addressable memory in verilog.

## [Malloc/Free](https://github.com/JustinAWei/computer-architecture/tree/master/malloc-free)
Malloc/Free using a linked list representation of memory blocks.

## [Optimized Arm Instruction Emulator](https://github.com/JustinAWei/computer-architecture/tree/master/optimized-arm-instruction-emulator)
Optimized AArch64 instruction subset emulator. 10x faster.

## [Single Cycle CPU](https://github.com/JustinAWei/computer-architecture/tree/master/single-cycle-cpu)
Single-cycle cpu architecture with byte addressable memory in verilog.

## [Branch Prediction](https://github.com/JustinAWei/computer-architecture/tree/master/branch-prediction)
Instruction branch predictor logic to be used in ChampSim.

## [Cache Replacement](https://github.com/JustinAWei/computer-architecture/tree/master/cache-replacement)
Cache replacement policies to be used in ChampSim.

## [Machine Learning Branch Prediction](https://github.com/JustinAWei/computer-architecture/tree/master/machine-learning-bp)
Branch prediction using machine learning classifiers.
