

================================================================
== Vitis HLS Report for 'quad_frame_remapper'
================================================================
* Date:           Wed Feb 25 19:26:52 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   794881|  5798521|  7.949 ms|  57.985 ms|  794882|  5798522|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |   794880|  5798520|  736 ~ 5369|          -|          -|  1080|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 27 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 36 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 37 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:48]   --->   Operation 38 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_1, void @empty_2, void @empty_0, i32 4, i32 16, i32 256, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem0"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 2, i32 16, i32 32, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size_in_16bytes"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_in_16bytes, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_in_16bytes, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.00ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dst"   --->   Operation 51 'read' 'dst_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %src"   --->   Operation 52 'read' 'src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%line_buf_in = alloca i64 1"   --->   Operation 53 'alloca' 'line_buf_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%line_buf_out = alloca i64 1"   --->   Operation 54 'alloca' 'line_buf_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out"   --->   Operation 55 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln91 = store i11 0, i11 %y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 56 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i23 0, i23 %phi_mul"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 58 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%phi_mul_load = load i23 %phi_mul" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 59 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%y_1 = load i11 %y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 60 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.28ns)   --->   "%add_ln91 = add i23 %phi_mul_load, i23 5760" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 61 'add' 'add_ln91' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.63ns)   --->   "%icmp_ln91 = icmp_eq  i11 %y_1, i11 1080" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 62 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.63ns)   --->   "%y_2 = add i11 %y_1, i11 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 64 'add' 'y_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body.split, void %for.end91" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 65 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i11 %y_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 66 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 67 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i23 %phi_mul_load" [C:/quad_frame_remapper/quad_frame_remapper.cpp:95]   --->   Operation 68 'zext' 'zext_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.52ns)   --->   "%add_ln95 = add i64 %zext_ln95, i64 %dst_read" [C:/quad_frame_remapper/quad_frame_remapper.cpp:95]   --->   Operation 69 'add' 'add_ln95' <Predicate = (!icmp_ln91)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.63ns)   --->   "%is_bottom = icmp_ugt  i11 %y_1, i11 539" [C:/quad_frame_remapper/quad_frame_remapper.cpp:95]   --->   Operation 70 'icmp' 'is_bottom' <Predicate = (!icmp_ln91)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln98 = add i10 %trunc_ln91, i10 484" [C:/quad_frame_remapper/quad_frame_remapper.cpp:98]   --->   Operation 71 'add' 'add_ln98' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.68ns)   --->   "%local_y = select i1 %is_bottom, i10 %add_ln98, i10 %trunc_ln91" [C:/quad_frame_remapper/quad_frame_remapper.cpp:98]   --->   Operation 72 'select' 'local_y' <Predicate = (!icmp_ln91)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%icmp_ln102 = icmp_ult  i10 %local_y, i10 54" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 73 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.73ns)   --->   "%icmp_ln102_1 = icmp_ugt  i10 %local_y, i10 485" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 74 'icmp' 'icmp_ln102_1' <Predicate = (!icmp_ln91)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.97ns)   --->   "%or_ln102 = or i1 %icmp_ln102, i1 %icmp_ln102_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 75 'or' 'or_ln102' <Predicate = (!icmp_ln91)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %or_ln102, void %if.end, void %memset.loop2.preheader" [C:/quad_frame_remapper/quad_frame_remapper.cpp:102]   --->   Operation 76 'br' 'br_ln102' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_1, i128 %line_buf_out"   --->   Operation 77 'call' 'call_ln0' <Predicate = (!icmp_ln91 & or_ln102)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln164 = ret" [C:/quad_frame_remapper/quad_frame_remapper.cpp:164]   --->   Operation 78 'ret' 'ret_ln164' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.14>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i10 %local_y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 79 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln117, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 80 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i12 %tmp" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 81 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln117 = shl i10 %local_y, i10 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 82 'shl' 'shl_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i10 %shl_ln117" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 83 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i13 %zext_ln117, i13 %zext_ln117_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 84 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i13 %add_ln117_1, i13 7652" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 85 'add' 'add_ln117' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%src_local_y = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln117, i32 3, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 86 'partselect' 'src_local_y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i10 %src_local_y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:117]   --->   Operation 87 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.63ns)   --->   "%add_ln120 = add i11 %zext_ln117_1, i11 540" [C:/quad_frame_remapper/quad_frame_remapper.cpp:120]   --->   Operation 88 'add' 'add_ln120' <Predicate = (is_bottom)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.69ns)   --->   "%src_y = select i1 %is_bottom, i11 %add_ln120, i11 %zext_ln117_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:120]   --->   Operation 89 'select' 'src_y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i11 %src_y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 90 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (5.63ns)   --->   "%mul_ln123 = mul i19 %zext_ln123, i19 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 91 'mul' 'mul_ln123' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln95, i32 4, i32 63" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 92 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i19.i4, i19 %mul_ln123, i4 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i23 %shl_ln" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 94 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln123 = add i64 %zext_ln123_1, i64 %src_read" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 95 'add' 'add_ln123' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln123, i32 4, i32 63" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i60 %trunc_ln1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 97 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln123" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 98 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [8/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 99 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 100 [7/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 100 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 101 [6/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 101 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 102 [5/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 102 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 103 [4/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 103 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 104 [3/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 104 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 105 [2/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 105 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 106 [1/8] (7.30ns)   --->   "%empty_33 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem0_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 106 'readreq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln123 = call void @quad_frame_remapper_Pipeline_3, i128 %gmem0, i60 %trunc_ln1, i128 %line_buf_in" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 107 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_4, i128 %line_buf_out"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 4.99>
ST_15 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln123 = call void @quad_frame_remapper_Pipeline_3, i128 %gmem0, i60 %trunc_ln1, i128 %line_buf_in" [C:/quad_frame_remapper/quad_frame_remapper.cpp:123]   --->   Operation 109 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 110 [1/2] (4.99ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_4, i128 %line_buf_out"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_132_2, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_132_2, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_146_3, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_VITIS_LOOP_146_3, i128 %line_buf_in, i128 %line_buf_out"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i60 %trunc_ln3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 115 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i128 %gmem1, i64 %sext_ln160" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 116 'getelementptr' 'gmem1_addr_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (7.30ns)   --->   "%empty_34 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem1_addr_1, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 117 'writereq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 118 [2/2] (0.00ns)   --->   "%call_ln160 = call void @quad_frame_remapper_Pipeline_7, i128 %gmem1, i60 %trunc_ln3, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 118 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln160 = call void @quad_frame_remapper_Pipeline_7, i128 %gmem1, i60 %trunc_ln3, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:160]   --->   Operation 119 'call' 'call_ln160' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 120 [5/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 120 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 121 [4/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 121 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 122 [3/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 122 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 123 [2/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 123 'writeresp' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 124 [1/5] (7.30ns)   --->   "%empty_35 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 124 'writeresp' 'empty_35' <Predicate = (!or_ln102)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln91 = br void %cleanup" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 125 'br' 'br_ln91' <Predicate = (!or_ln102)> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln91 = store i11 %y_2, i11 %y" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 126 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln91 = store i23 %add_ln91, i23 %phi_mul" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 127 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 128 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 27 <SV = 2> <Delay = 4.99>
ST_27 : Operation 129 [1/2] (4.99ns)   --->   "%call_ln0 = call void @quad_frame_remapper_Pipeline_1, i128 %line_buf_out"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 4.99> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 3> <Delay = 7.30>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln95, i32 4, i32 63" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 130 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i60 %trunc_ln2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 131 'sext' 'sext_ln107' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 132 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln107" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 132 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 133 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem1_addr, i64 360" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 133 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 4> <Delay = 0.00>
ST_29 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln107 = call void @quad_frame_remapper_Pipeline_2, i128 %gmem1, i60 %trunc_ln2, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 134 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 30 <SV = 5> <Delay = 0.00>
ST_30 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln107 = call void @quad_frame_remapper_Pipeline_2, i128 %gmem1, i60 %trunc_ln2, i128 %line_buf_out" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 135 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 31 <SV = 6> <Delay = 7.30>
ST_31 : Operation 136 [5/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 136 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 7> <Delay = 7.30>
ST_32 : Operation 137 [4/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 137 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 8> <Delay = 7.30>
ST_33 : Operation 138 [3/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 138 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 9> <Delay = 7.30>
ST_34 : Operation 139 [2/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 139 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 10> <Delay = 7.30>
ST_35 : Operation 140 [1/5] (7.30ns)   --->   "%empty_32 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem1_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 140 'writeresp' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln91 = br void %cleanup" [C:/quad_frame_remapper/quad_frame_remapper.cpp:91]   --->   Operation 141 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 11 bit ('y', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln91', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) of constant 0 on local variable 'y', C:/quad_frame_remapper/quad_frame_remapper.cpp:91 [26]  (1.588 ns)

 <State 2>: 5.127ns
The critical path consists of the following:
	'load' operation 11 bit ('y', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on local variable 'y', C:/quad_frame_remapper/quad_frame_remapper.cpp:91 [31]  (0.000 ns)
	'add' operation 10 bit ('add_ln98', C:/quad_frame_remapper/quad_frame_remapper.cpp:98) [43]  (1.731 ns)
	'select' operation 10 bit ('local_y', C:/quad_frame_remapper/quad_frame_remapper.cpp:98) [44]  (0.687 ns)
	'icmp' operation 1 bit ('icmp_ln102', C:/quad_frame_remapper/quad_frame_remapper.cpp:102) [45]  (1.731 ns)
	'or' operation 1 bit ('or_ln102', C:/quad_frame_remapper/quad_frame_remapper.cpp:102) [47]  (0.978 ns)

 <State 3>: 6.146ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln117_1', C:/quad_frame_remapper/quad_frame_remapper.cpp:117) [55]  (0.000 ns)
	'add' operation 13 bit ('add_ln117', C:/quad_frame_remapper/quad_frame_remapper.cpp:117) [56]  (3.815 ns)
	'add' operation 11 bit ('add_ln120', C:/quad_frame_remapper/quad_frame_remapper.cpp:120) [59]  (1.639 ns)
	'select' operation 11 bit ('src_y', C:/quad_frame_remapper/quad_frame_remapper.cpp:120) [60]  (0.692 ns)

 <State 4>: 5.630ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln123', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [62]  (5.630 ns)

 <State 5>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln123', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [65]  (3.520 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem0_addr', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [68]  (0.000 ns)
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_33', C:/quad_frame_remapper/quad_frame_remapper.cpp:123) on port 'gmem0' (C:/quad_frame_remapper/quad_frame_remapper.cpp:123) [69]  (7.300 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 4.999ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'quad_frame_remapper_Pipeline_4' [71]  (4.999 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem1_addr_1', C:/quad_frame_remapper/quad_frame_remapper.cpp:160) [76]  (0.000 ns)
	bus request operation ('empty_34', C:/quad_frame_remapper/quad_frame_remapper.cpp:160) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:160) [77]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [79]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [79]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [79]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [79]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_35', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [79]  (7.300 ns)

 <State 27>: 4.999ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'quad_frame_remapper_Pipeline_1' [82]  (4.999 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 128 bit ('gmem1_addr', C:/quad_frame_remapper/quad_frame_remapper.cpp:107) [85]  (0.000 ns)
	bus request operation ('empty', C:/quad_frame_remapper/quad_frame_remapper.cpp:107) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:107) [86]  (7.300 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [88]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [88]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [88]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [88]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_32', C:/quad_frame_remapper/quad_frame_remapper.cpp:91) on port 'gmem1' (C:/quad_frame_remapper/quad_frame_remapper.cpp:91) [88]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
