$date
	Fri Aug 25 00:15:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_arctan_lookup $end
$scope module dut $end
$var wire 32 ! arctan [31:0] $end
$var wire 5 " j [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
b11001001000011111101101010100 !
$end
#5
b1110110101100011001110000010 !
b1 "
#10
b111110101101101110101111110 !
b10 "
#15
b11111110101011011101010011 !
b11 "
#20
b1111111110101010110111011 !
b100 "
#25
b111111111110101010101101 !
b101 "
#30
b11111111111110101010101 !
b110 "
#35
b1111111111111110101010 !
b111 "
#40
b111111111111111110101 !
b1000 "
#45
b11111111111111111110 !
b1001 "
#50
b1111111111111111111 !
b1010 "
#55
b111111111111111111 !
b1011 "
#60
b11111111111111111 !
b1100 "
#65
b111111111111111 !
b1101 "
#70
b11111111111111 !
b1110 "
#75
b1111111111111 !
b1111 "
#80
b111111111111 !
b10000 "
#85
b11111111111 !
b10001 "
#90
b1111111111 !
b10010 "
#95
b111111111 !
b10011 "
#100
b11111111 !
b10100 "
#105
b1111111 !
b10101 "
#110
b111111 !
b10110 "
#115
b11111 !
b10111 "
#120
b1111 !
b11000 "
#125
b111 !
b11001 "
#130
b11 !
b11010 "
#135
b1 !
b11011 "
#140
b0 !
b11100 "
#145
bx !
b11101 "
