
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000e2c  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080e2c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000009c  20000434  00081260  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004d0  000812fc  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008d0  000816fc  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000063fe  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000140c  00000000  00000000  000268b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001433  00000000  00000000  00027cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000260  00000000  00000000  000290f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  00029353  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001295e  00000000  00000000  0002955b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000050fc  00000000  00000000  0003beb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00054550  00000000  00000000  00040fb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000065c  00000000  00000000  00095508  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d0 08 00 20 95 03 08 00 91 03 08 00 91 03 08 00     ... ............
   80010:	91 03 08 00 91 03 08 00 91 03 08 00 00 00 00 00     ................
	...
   8002c:	91 03 08 00 91 03 08 00 00 00 00 00 91 03 08 00     ................
   8003c:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   8004c:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   8005c:	91 03 08 00 b1 0b 08 00 91 03 08 00 00 00 00 00     ................
   8006c:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
	...
   80084:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   80094:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   800a4:	00 00 00 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   800b4:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   800c4:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   800d4:	91 03 08 00 91 03 08 00 91 03 08 00 91 03 08 00     ................
   800e4:	91 03 08 00 91 03 08 00 e5 02 08 00 91 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080e2c 	.word	0x00080e2c

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080e2c 	.word	0x00080e2c
   80154:	20000438 	.word	0x20000438
   80158:	00080e2c 	.word	0x00080e2c
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   80164:	1855      	adds	r5, r2, r1
   80166:	2908      	cmp	r1, #8
   80168:	bf98      	it	ls
   8016a:	2a08      	cmpls	r2, #8
   8016c:	d864      	bhi.n	80238 <can_init+0xd8>
   8016e:	460e      	mov	r6, r1
   80170:	2d08      	cmp	r5, #8
   80172:	dc61      	bgt.n	80238 <can_init+0xd8>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   80174:	4a32      	ldr	r2, [pc, #200]	; (80240 <can_init+0xe0>)
   80176:	6813      	ldr	r3, [r2, #0]
   80178:	f023 0301 	bic.w	r3, r3, #1
   8017c:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   8017e:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80180:	4b30      	ldr	r3, [pc, #192]	; (80244 <can_init+0xe4>)
   80182:	f44f 7440 	mov.w	r4, #768	; 0x300
   80186:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   80188:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   8018a:	f024 0403 	bic.w	r4, r4, #3
   8018e:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   80190:	2403      	movs	r4, #3
   80192:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80194:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   80196:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8019a:	4c2b      	ldr	r4, [pc, #172]	; (80248 <can_init+0xe8>)
   8019c:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801a0:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801a4:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801a8:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801ac:	6150      	str	r0, [r2, #20]
	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801ae:	42a9      	cmp	r1, r5
   801b0:	dc40      	bgt.n	80234 <can_init+0xd4>
   801b2:	460a      	mov	r2, r1
   801b4:	2400      	movs	r4, #0
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801b6:	46a1      	mov	r9, r4
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801b8:	f8df 8084 	ldr.w	r8, [pc, #132]	; 80240 <can_init+0xe0>
   801bc:	f04f 5c00 	mov.w	ip, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801c0:	f04f 7e80 	mov.w	lr, #16777216	; 0x1000000
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801c4:	2701      	movs	r7, #1
   801c6:	0153      	lsls	r3, r2, #5
   801c8:	f103 2040 	add.w	r0, r3, #1073758208	; 0x40004000
   801cc:	f500 2030 	add.w	r0, r0, #720896	; 0xb0000
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801d0:	f8c0 9204 	str.w	r9, [r0, #516]	; 0x204
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801d4:	4443      	add	r3, r8
   801d6:	f8c3 c208 	str.w	ip, [r3, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   801da:	f8c0 e200 	str.w	lr, [r0, #512]	; 0x200
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   801de:	f8d3 021c 	ldr.w	r0, [r3, #540]	; 0x21c
   801e2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   801e6:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   801ea:	fa07 f302 	lsl.w	r3, r7, r2
   801ee:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801f0:	3201      	adds	r2, #1
   801f2:	4295      	cmp	r5, r2
   801f4:	dae7      	bge.n	801c6 <can_init+0x66>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
   801f6:	b181      	cbz	r1, 8021a <can_init+0xba>
   801f8:	2300      	movs	r3, #0
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801fa:	4911      	ldr	r1, [pc, #68]	; (80240 <can_init+0xe0>)
   801fc:	f04f 5500 	mov.w	r5, #536870912	; 0x20000000
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80200:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80204:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80208:	f8c2 5208 	str.w	r5, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8020c:	f103 0210 	add.w	r2, r3, #16
   80210:	0152      	lsls	r2, r2, #5
   80212:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80214:	3301      	adds	r3, #1
   80216:	429e      	cmp	r6, r3
   80218:	d1f4      	bne.n	80204 <can_init+0xa4>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8021a:	4b09      	ldr	r3, [pc, #36]	; (80240 <can_init+0xe0>)
   8021c:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8021e:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80222:	4a0a      	ldr	r2, [pc, #40]	; (8024c <can_init+0xec>)
   80224:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80226:	681a      	ldr	r2, [r3, #0]
   80228:	f042 0201 	orr.w	r2, r2, #1
   8022c:	601a      	str	r2, [r3, #0]

	return 0;
   8022e:	2000      	movs	r0, #0
   80230:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint32_t can_ier = 0;
   80234:	2400      	movs	r4, #0
   80236:	e7de      	b.n	801f6 <can_init+0x96>
		return 1; //Too many mailboxes is configured
   80238:	2001      	movs	r0, #1
}
   8023a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8023e:	bf00      	nop
   80240:	400b4000 	.word	0x400b4000
   80244:	400e0e00 	.word	0x400e0e00
   80248:	1000102b 	.word	0x1000102b
   8024c:	e000e100 	.word	0xe000e100

00080250 <can_init_def_tx_rx_mb>:
{
   80250:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80252:	2202      	movs	r2, #2
   80254:	2101      	movs	r1, #1
   80256:	4b01      	ldr	r3, [pc, #4]	; (8025c <can_init_def_tx_rx_mb+0xc>)
   80258:	4798      	blx	r3
}
   8025a:	bd08      	pop	{r3, pc}
   8025c:	00080161 	.word	0x00080161

00080260 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80260:	014b      	lsls	r3, r1, #5
   80262:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80266:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8026a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8026e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80272:	d033      	beq.n	802dc <can_receive+0x7c>
{
   80274:	b430      	push	{r4, r5}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   80276:	014b      	lsls	r3, r1, #5
   80278:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8027c:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80280:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80284:	f8d3 4218 	ldr.w	r4, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   80288:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   8028c:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80290:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80292:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80296:	f3c3 4303 	ubfx	r3, r3, #16, #4
   8029a:	8043      	strh	r3, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   8029c:	461d      	mov	r5, r3
   8029e:	b15b      	cbz	r3, 802b8 <can_receive+0x58>
   802a0:	3004      	adds	r0, #4
   802a2:	2300      	movs	r3, #0
		{
			if(i < 4)
   802a4:	2b03      	cmp	r3, #3
			{
				can_msg->data[i] = (char)(data_low & 0xff);
   802a6:	bfd9      	ittee	le
   802a8:	7002      	strble	r2, [r0, #0]
				data_low = data_low >> 8;
   802aa:	0a12      	lsrle	r2, r2, #8
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802ac:	7004      	strbgt	r4, [r0, #0]
				data_high = data_high >> 8;
   802ae:	0a24      	lsrgt	r4, r4, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802b0:	3301      	adds	r3, #1
   802b2:	3001      	adds	r0, #1
   802b4:	42ab      	cmp	r3, r5
   802b6:	d1f5      	bne.n	802a4 <can_receive+0x44>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802b8:	4b09      	ldr	r3, [pc, #36]	; (802e0 <can_receive+0x80>)
   802ba:	f101 0210 	add.w	r2, r1, #16
   802be:	0152      	lsls	r2, r2, #5
   802c0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802c4:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802c6:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ca:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802d2:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802d6:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802d8:	bc30      	pop	{r4, r5}
   802da:	4770      	bx	lr
		return 1;
   802dc:	2001      	movs	r0, #1
   802de:	4770      	bx	lr
   802e0:	400b4000 	.word	0x400b4000

000802e4 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   802e4:	b510      	push	{r4, lr}
   802e6:	b084      	sub	sp, #16
	//if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   802e8:	4b1f      	ldr	r3, [pc, #124]	; (80368 <CAN0_Handler+0x84>)
   802ea:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   802ec:	f014 0f06 	tst.w	r4, #6
   802f0:	d01f      	beq.n	80332 <CAN0_Handler+0x4e>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   802f2:	f014 0f02 	tst.w	r4, #2
   802f6:	d129      	bne.n	8034c <CAN0_Handler+0x68>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   802f8:	f014 0f04 	tst.w	r4, #4
   802fc:	d02b      	beq.n	80356 <CAN0_Handler+0x72>
		
		{
			can_receive(&message, 2);
   802fe:	2102      	movs	r1, #2
   80300:	a801      	add	r0, sp, #4
   80302:	4b1a      	ldr	r3, [pc, #104]	; (8036c <CAN0_Handler+0x88>)
   80304:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80306:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   8030a:	b11a      	cbz	r2, 80314 <CAN0_Handler+0x30>
   8030c:	2300      	movs	r3, #0
   8030e:	3301      	adds	r3, #1
   80310:	4293      	cmp	r3, r2
   80312:	d1fc      	bne.n	8030e <CAN0_Handler+0x2a>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
		
		// Setting step motor with X-Axis when message is received
		if(message.data[0] < 20)
   80314:	f99d 3008 	ldrsb.w	r3, [sp, #8]
   80318:	2b13      	cmp	r3, #19
   8031a:	dd20      	ble.n	8035e <CAN0_Handler+0x7a>
		{
			motor_set_direction_speed(LEFT, 81);
		} else if (message.data[0] > 80)
   8031c:	2b50      	cmp	r3, #80	; 0x50
		{
			motor_set_direction_speed(RIGHT, 81);	
   8031e:	bfcc      	ite	gt
   80320:	2151      	movgt	r1, #81	; 0x51
		}
		else {
			motor_set_direction_speed(RIGHT, 0);	
   80322:	2100      	movle	r1, #0
   80324:	2001      	movs	r0, #1
   80326:	4b12      	ldr	r3, [pc, #72]	; (80370 <CAN0_Handler+0x8c>)
   80328:	4798      	blx	r3
		}
		
		// Updating buttons variable
		buttons = message.data[2];
   8032a:	f89d 200a 	ldrb.w	r2, [sp, #10]
   8032e:	4b11      	ldr	r3, [pc, #68]	; (80374 <CAN0_Handler+0x90>)
   80330:	701a      	strb	r2, [r3, #0]
	}
	
	if(can_sr & CAN_SR_MB0)
   80332:	f014 0f01 	tst.w	r4, #1
   80336:	d002      	beq.n	8033e <CAN0_Handler+0x5a>
	{
		//if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80338:	2201      	movs	r2, #1
   8033a:	4b0b      	ldr	r3, [pc, #44]	; (80368 <CAN0_Handler+0x84>)
   8033c:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   8033e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80342:	4b0d      	ldr	r3, [pc, #52]	; (80378 <CAN0_Handler+0x94>)
   80344:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80348:	b004      	add	sp, #16
   8034a:	bd10      	pop	{r4, pc}
			can_receive(&message, 1);
   8034c:	2101      	movs	r1, #1
   8034e:	a801      	add	r0, sp, #4
   80350:	4b06      	ldr	r3, [pc, #24]	; (8036c <CAN0_Handler+0x88>)
   80352:	4798      	blx	r3
   80354:	e7d7      	b.n	80306 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80356:	4809      	ldr	r0, [pc, #36]	; (8037c <CAN0_Handler+0x98>)
   80358:	4b09      	ldr	r3, [pc, #36]	; (80380 <CAN0_Handler+0x9c>)
   8035a:	4798      	blx	r3
   8035c:	e7d3      	b.n	80306 <CAN0_Handler+0x22>
			motor_set_direction_speed(LEFT, 81);
   8035e:	2151      	movs	r1, #81	; 0x51
   80360:	2000      	movs	r0, #0
   80362:	4b03      	ldr	r3, [pc, #12]	; (80370 <CAN0_Handler+0x8c>)
   80364:	4798      	blx	r3
   80366:	e7e0      	b.n	8032a <CAN0_Handler+0x46>
   80368:	400b4000 	.word	0x400b4000
   8036c:	00080261 	.word	0x00080261
   80370:	00080685 	.word	0x00080685
   80374:	20000464 	.word	0x20000464
   80378:	e000e100 	.word	0xe000e100
   8037c:	00080d88 	.word	0x00080d88
   80380:	00080a6d 	.word	0x00080a6d

00080384 <delay_us>:
	printf("delayed");
}

void delay_us(uint16_t value)
{
	for(int i = value; i > 0; i--)
   80384:	4603      	mov	r3, r0
   80386:	b110      	cbz	r0, 8038e <delay_us+0xa>
		asm("NOP");
   80388:	bf00      	nop
	for(int i = value; i > 0; i--)
   8038a:	3b01      	subs	r3, #1
   8038c:	d1fc      	bne.n	80388 <delay_us+0x4>
   8038e:	4770      	bx	lr

00080390 <Dummy_Handler>:
   80390:	e7fe      	b.n	80390 <Dummy_Handler>
	...

00080394 <Reset_Handler>:
   80394:	b508      	push	{r3, lr}
   80396:	4b18      	ldr	r3, [pc, #96]	; (803f8 <Reset_Handler+0x64>)
   80398:	4a18      	ldr	r2, [pc, #96]	; (803fc <Reset_Handler+0x68>)
   8039a:	429a      	cmp	r2, r3
   8039c:	d010      	beq.n	803c0 <Reset_Handler+0x2c>
   8039e:	4b18      	ldr	r3, [pc, #96]	; (80400 <Reset_Handler+0x6c>)
   803a0:	4a15      	ldr	r2, [pc, #84]	; (803f8 <Reset_Handler+0x64>)
   803a2:	429a      	cmp	r2, r3
   803a4:	d20c      	bcs.n	803c0 <Reset_Handler+0x2c>
   803a6:	3b01      	subs	r3, #1
   803a8:	1a9b      	subs	r3, r3, r2
   803aa:	f023 0303 	bic.w	r3, r3, #3
   803ae:	3304      	adds	r3, #4
   803b0:	4413      	add	r3, r2
   803b2:	4912      	ldr	r1, [pc, #72]	; (803fc <Reset_Handler+0x68>)
   803b4:	f851 0b04 	ldr.w	r0, [r1], #4
   803b8:	f842 0b04 	str.w	r0, [r2], #4
   803bc:	429a      	cmp	r2, r3
   803be:	d1f9      	bne.n	803b4 <Reset_Handler+0x20>
   803c0:	4b10      	ldr	r3, [pc, #64]	; (80404 <Reset_Handler+0x70>)
   803c2:	4a11      	ldr	r2, [pc, #68]	; (80408 <Reset_Handler+0x74>)
   803c4:	429a      	cmp	r2, r3
   803c6:	d20a      	bcs.n	803de <Reset_Handler+0x4a>
   803c8:	3b01      	subs	r3, #1
   803ca:	1a9b      	subs	r3, r3, r2
   803cc:	f023 0303 	bic.w	r3, r3, #3
   803d0:	3304      	adds	r3, #4
   803d2:	4413      	add	r3, r2
   803d4:	2100      	movs	r1, #0
   803d6:	f842 1b04 	str.w	r1, [r2], #4
   803da:	4293      	cmp	r3, r2
   803dc:	d1fb      	bne.n	803d6 <Reset_Handler+0x42>
   803de:	4b0b      	ldr	r3, [pc, #44]	; (8040c <Reset_Handler+0x78>)
   803e0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   803e4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803e8:	4a09      	ldr	r2, [pc, #36]	; (80410 <Reset_Handler+0x7c>)
   803ea:	6093      	str	r3, [r2, #8]
   803ec:	4b09      	ldr	r3, [pc, #36]	; (80414 <Reset_Handler+0x80>)
   803ee:	4798      	blx	r3
   803f0:	4b09      	ldr	r3, [pc, #36]	; (80418 <Reset_Handler+0x84>)
   803f2:	4798      	blx	r3
   803f4:	e7fe      	b.n	803f4 <Reset_Handler+0x60>
   803f6:	bf00      	nop
   803f8:	20000000 	.word	0x20000000
   803fc:	00080e2c 	.word	0x00080e2c
   80400:	20000434 	.word	0x20000434
   80404:	200004d0 	.word	0x200004d0
   80408:	20000434 	.word	0x20000434
   8040c:	00080000 	.word	0x00080000
   80410:	e000ed00 	.word	0xe000ed00
   80414:	00080c19 	.word	0x00080c19
   80418:	00080509 	.word	0x00080509

0008041c <SystemInit>:
   8041c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80420:	4a20      	ldr	r2, [pc, #128]	; (804a4 <SystemInit+0x88>)
   80422:	6013      	str	r3, [r2, #0]
   80424:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80428:	6013      	str	r3, [r2, #0]
   8042a:	4b1f      	ldr	r3, [pc, #124]	; (804a8 <SystemInit+0x8c>)
   8042c:	6a1b      	ldr	r3, [r3, #32]
   8042e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80432:	d107      	bne.n	80444 <SystemInit+0x28>
   80434:	4a1d      	ldr	r2, [pc, #116]	; (804ac <SystemInit+0x90>)
   80436:	4b1c      	ldr	r3, [pc, #112]	; (804a8 <SystemInit+0x8c>)
   80438:	621a      	str	r2, [r3, #32]
   8043a:	461a      	mov	r2, r3
   8043c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8043e:	f013 0f01 	tst.w	r3, #1
   80442:	d0fb      	beq.n	8043c <SystemInit+0x20>
   80444:	4a1a      	ldr	r2, [pc, #104]	; (804b0 <SystemInit+0x94>)
   80446:	4b18      	ldr	r3, [pc, #96]	; (804a8 <SystemInit+0x8c>)
   80448:	621a      	str	r2, [r3, #32]
   8044a:	461a      	mov	r2, r3
   8044c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8044e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80452:	d0fb      	beq.n	8044c <SystemInit+0x30>
   80454:	4a14      	ldr	r2, [pc, #80]	; (804a8 <SystemInit+0x8c>)
   80456:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80458:	f023 0303 	bic.w	r3, r3, #3
   8045c:	f043 0301 	orr.w	r3, r3, #1
   80460:	6313      	str	r3, [r2, #48]	; 0x30
   80462:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80464:	f013 0f08 	tst.w	r3, #8
   80468:	d0fb      	beq.n	80462 <SystemInit+0x46>
   8046a:	4a12      	ldr	r2, [pc, #72]	; (804b4 <SystemInit+0x98>)
   8046c:	4b0e      	ldr	r3, [pc, #56]	; (804a8 <SystemInit+0x8c>)
   8046e:	629a      	str	r2, [r3, #40]	; 0x28
   80470:	461a      	mov	r2, r3
   80472:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80474:	f013 0f02 	tst.w	r3, #2
   80478:	d0fb      	beq.n	80472 <SystemInit+0x56>
   8047a:	2211      	movs	r2, #17
   8047c:	4b0a      	ldr	r3, [pc, #40]	; (804a8 <SystemInit+0x8c>)
   8047e:	631a      	str	r2, [r3, #48]	; 0x30
   80480:	461a      	mov	r2, r3
   80482:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80484:	f013 0f08 	tst.w	r3, #8
   80488:	d0fb      	beq.n	80482 <SystemInit+0x66>
   8048a:	2212      	movs	r2, #18
   8048c:	4b06      	ldr	r3, [pc, #24]	; (804a8 <SystemInit+0x8c>)
   8048e:	631a      	str	r2, [r3, #48]	; 0x30
   80490:	461a      	mov	r2, r3
   80492:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80494:	f013 0f08 	tst.w	r3, #8
   80498:	d0fb      	beq.n	80492 <SystemInit+0x76>
   8049a:	4a07      	ldr	r2, [pc, #28]	; (804b8 <SystemInit+0x9c>)
   8049c:	4b07      	ldr	r3, [pc, #28]	; (804bc <SystemInit+0xa0>)
   8049e:	601a      	str	r2, [r3, #0]
   804a0:	4770      	bx	lr
   804a2:	bf00      	nop
   804a4:	400e0a00 	.word	0x400e0a00
   804a8:	400e0600 	.word	0x400e0600
   804ac:	00370809 	.word	0x00370809
   804b0:	01370809 	.word	0x01370809
   804b4:	200d3f01 	.word	0x200d3f01
   804b8:	0501bd00 	.word	0x0501bd00
   804bc:	20000000 	.word	0x20000000

000804c0 <ADC_init>:
#define PASSWD_PIO_ADC 0x41444300
#define ADC_LIMIT 2000

void ADC_init()
{
	PMC->PMC_PCER1 |= PMC_PCER1_PID37; //ADC CLK ON
   804c0:	4a0a      	ldr	r2, [pc, #40]	; (804ec <ADC_init+0x2c>)
   804c2:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   804c6:	f043 0320 	orr.w	r3, r3, #32
   804ca:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	ADC->ADC_MR |= ADC_MR_FREERUN_ON;
   804ce:	4b08      	ldr	r3, [pc, #32]	; (804f0 <ADC_init+0x30>)
   804d0:	685a      	ldr	r2, [r3, #4]
   804d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   804d6:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER |= ADC_CHER_CH0; // CH0 ON
   804d8:	691a      	ldr	r2, [r3, #16]
   804da:	f042 0201 	orr.w	r2, r2, #1
   804de:	611a      	str	r2, [r3, #16]
	ADC->ADC_CR |= ADC_CR_START; //starts analog-to-digital conversion
   804e0:	681a      	ldr	r2, [r3, #0]
   804e2:	f042 0202 	orr.w	r2, r2, #2
   804e6:	601a      	str	r2, [r3, #0]
   804e8:	4770      	bx	lr
   804ea:	bf00      	nop
   804ec:	400e0600 	.word	0x400e0600
   804f0:	400c0000 	.word	0x400c0000

000804f4 <ADC_check_goal>:
}

int ADC_read()
{
	// Getting data in the register
	return ADC->ADC_CDR[0];
   804f4:	4b03      	ldr	r3, [pc, #12]	; (80504 <ADC_check_goal+0x10>)
   804f6:	6d18      	ldr	r0, [r3, #80]	; 0x50
		// A GOAL is detected
		return 1;
	}
	
	return 0;
}
   804f8:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
   804fc:	bfac      	ite	ge
   804fe:	2000      	movge	r0, #0
   80500:	2001      	movlt	r0, #1
   80502:	4770      	bx	lr
   80504:	400c0000 	.word	0x400c0000

00080508 <main>:

uint8_t score = 0;
uint8_t game_pause = 0;

int main (void)
{
   80508:	b570      	push	{r4, r5, r6, lr}
	/* Insert system clock initialization code here (sysclk_init()). */
	SystemInit();
   8050a:	4b1a      	ldr	r3, [pc, #104]	; (80574 <main+0x6c>)
   8050c:	4798      	blx	r3
	configure_uart();
   8050e:	4b1a      	ldr	r3, [pc, #104]	; (80578 <main+0x70>)
   80510:	4798      	blx	r3
	
	PWM_init();
   80512:	4b1a      	ldr	r3, [pc, #104]	; (8057c <main+0x74>)
   80514:	4798      	blx	r3
	
	ADC_init();
   80516:	4b1a      	ldr	r3, [pc, #104]	; (80580 <main+0x78>)
   80518:	4798      	blx	r3
	
	motor_init();
   8051a:	4b1a      	ldr	r3, [pc, #104]	; (80584 <main+0x7c>)
   8051c:	4798      	blx	r3
	
	int d = can_init_def_tx_rx_mb(0x00290561);
   8051e:	481a      	ldr	r0, [pc, #104]	; (80588 <main+0x80>)
   80520:	4b1a      	ldr	r3, [pc, #104]	; (8058c <main+0x84>)
   80522:	4798      	blx	r3
	printf("Node 2\n\r");
   80524:	481a      	ldr	r0, [pc, #104]	; (80590 <main+0x88>)
   80526:	4b1b      	ldr	r3, [pc, #108]	; (80594 <main+0x8c>)
   80528:	4798      	blx	r3
	
	WDT -> WDT_MR |= WDT_MR_WDDIS;
   8052a:	4a1b      	ldr	r2, [pc, #108]	; (80598 <main+0x90>)
   8052c:	6853      	ldr	r3, [r2, #4]
   8052e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
   80532:	6053      	str	r3, [r2, #4]
	msg.data[1] = 'f';
	
	int16_t value = 80;
	
	// Put the motor in the center
	motor_set_with_PI(0);
   80534:	2000      	movs	r0, #0
   80536:	4b19      	ldr	r3, [pc, #100]	; (8059c <main+0x94>)
   80538:	4798      	blx	r3
	
	//motor_set_direction_speed(LEFT, 81);
	
	solenoid_init();
   8053a:	4b19      	ldr	r3, [pc, #100]	; (805a0 <main+0x98>)
   8053c:	4798      	blx	r3
	
	while(1){
		// GOAL logic
		if (ADC_check_goal() && !game_pause)
   8053e:	4c19      	ldr	r4, [pc, #100]	; (805a4 <main+0x9c>)
   80540:	4d19      	ldr	r5, [pc, #100]	; (805a8 <main+0xa0>)
		{
			score++;
			printf("score: %d \n\r", score);
   80542:	4e1a      	ldr	r6, [pc, #104]	; (805ac <main+0xa4>)
   80544:	e005      	b.n	80552 <main+0x4a>
		//printf("%d \r\n", motor_encoder_read());
		
		// TODO: Need to implement something to un-pause game
		
		// Only joystick button for solenoid
		solenoid_routine(buttons & 0x01);
   80546:	4b1a      	ldr	r3, [pc, #104]	; (805b0 <main+0xa8>)
   80548:	7818      	ldrb	r0, [r3, #0]
   8054a:	f000 0001 	and.w	r0, r0, #1
   8054e:	4b19      	ldr	r3, [pc, #100]	; (805b4 <main+0xac>)
   80550:	4798      	blx	r3
		if (ADC_check_goal() && !game_pause)
   80552:	47a0      	blx	r4
   80554:	2800      	cmp	r0, #0
   80556:	d0f6      	beq.n	80546 <main+0x3e>
   80558:	782b      	ldrb	r3, [r5, #0]
   8055a:	2b00      	cmp	r3, #0
   8055c:	d1f3      	bne.n	80546 <main+0x3e>
			score++;
   8055e:	7869      	ldrb	r1, [r5, #1]
   80560:	3101      	adds	r1, #1
   80562:	b2c9      	uxtb	r1, r1
   80564:	7069      	strb	r1, [r5, #1]
			printf("score: %d \n\r", score);
   80566:	4630      	mov	r0, r6
   80568:	4b0a      	ldr	r3, [pc, #40]	; (80594 <main+0x8c>)
   8056a:	4798      	blx	r3
			game_pause = 1;
   8056c:	2301      	movs	r3, #1
   8056e:	702b      	strb	r3, [r5, #0]
   80570:	e7e9      	b.n	80546 <main+0x3e>
   80572:	bf00      	nop
   80574:	0008041d 	.word	0x0008041d
   80578:	00080b25 	.word	0x00080b25
   8057c:	00080a91 	.word	0x00080a91
   80580:	000804c1 	.word	0x000804c1
   80584:	000805b9 	.word	0x000805b9
   80588:	00290561 	.word	0x00290561
   8058c:	00080251 	.word	0x00080251
   80590:	00080dc0 	.word	0x00080dc0
   80594:	00080a6d 	.word	0x00080a6d
   80598:	400e1a50 	.word	0x400e1a50
   8059c:	00080709 	.word	0x00080709
   805a0:	00080ae5 	.word	0x00080ae5
   805a4:	000804f5 	.word	0x000804f5
   805a8:	20000450 	.word	0x20000450
   805ac:	00080dcc 	.word	0x00080dcc
   805b0:	20000464 	.word	0x20000464
   805b4:	00080b05 	.word	0x00080b05

000805b8 <motor_init>:
#include "motor.h"

void motor_init()
{
   805b8:	b538      	push	{r3, r4, r5, lr}
	PIOC -> PIO_WPMR = (0x50494F << 8);
   805ba:	4c1e      	ldr	r4, [pc, #120]	; (80634 <motor_init+0x7c>)
   805bc:	4b1e      	ldr	r3, [pc, #120]	; (80638 <motor_init+0x80>)
   805be:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	PMC->PMC_PCER0 |= (1 << ID_PIOC);
   805c2:	481e      	ldr	r0, [pc, #120]	; (8063c <motor_init+0x84>)
   805c4:	6903      	ldr	r3, [r0, #16]
   805c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   805ca:	6103      	str	r3, [r0, #16]
	//PMC->PMC_PCER0 |= (1 << ID_PIOD);
	
	// Set EN pin for motor (PD9)
	PIOD -> PIO_PER |= PIO_PER_P9;
   805cc:	4b1c      	ldr	r3, [pc, #112]	; (80640 <motor_init+0x88>)
   805ce:	681a      	ldr	r2, [r3, #0]
   805d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   805d4:	601a      	str	r2, [r3, #0]
	PIOD -> PIO_OER |= PIO_OER_P9;
   805d6:	691a      	ldr	r2, [r3, #16]
   805d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   805dc:	611a      	str	r2, [r3, #16]
	PIOD -> PIO_SODR |= PIO_SODR_P9;
   805de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   805e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   805e4:	631a      	str	r2, [r3, #48]	; 0x30

	// DIR
	PIOD -> PIO_PER = PIO_PD10;
   805e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   805ea:	601a      	str	r2, [r3, #0]
	PIOD -> PIO_OER = PIO_PD10;
   805ec:	611a      	str	r2, [r3, #16]
	
	// !OE
	PIOD -> PIO_PER = PIO_PD0;
   805ee:	2101      	movs	r1, #1
   805f0:	6019      	str	r1, [r3, #0]
	PIOD -> PIO_OER = PIO_PD0;
   805f2:	6119      	str	r1, [r3, #16]
	PIOD -> PIO_CODR = PIO_CODR_P0;
   805f4:	6359      	str	r1, [r3, #52]	; 0x34
	
	// SEL
	PIOD -> PIO_PER = PIO_PD2;
   805f6:	2204      	movs	r2, #4
   805f8:	601a      	str	r2, [r3, #0]
	PIOD -> PIO_OER = PIO_PD2;
   805fa:	611a      	str	r2, [r3, #16]
	
	// !RES
	PIOD -> PIO_PER = PIO_PD1;
   805fc:	2202      	movs	r2, #2
   805fe:	601a      	str	r2, [r3, #0]
	PIOD -> PIO_OER = PIO_PD1;
   80600:	611a      	str	r2, [r3, #16]
	
	
	// Initialize DAC
	PMC->PMC_PCER1 = PMC_PCER1_PID38;     // DACC power ON
   80602:	2540      	movs	r5, #64	; 0x40
   80604:	f8c0 5100 	str.w	r5, [r0, #256]	; 0x100
	DACC->DACC_CR = DACC_CR_SWRST ;       // Reset DACC
   80608:	f5a0 30c3 	sub.w	r0, r0, #99840	; 0x18600
   8060c:	6001      	str	r1, [r0, #0]

	DACC->DACC_MR = DACC_MR_TRGEN_DIS                    // Free running mode
   8060e:	f44f 3585 	mov.w	r5, #68096	; 0x10a00
   80612:	6045      	str	r5, [r0, #4]
	| DACC_MR_USER_SEL_CHANNEL1          // select channel 1
	| DACC_MR_REFRESH (10);

	DACC->DACC_IER |= DACC_IER_EOC;
   80614:	6a45      	ldr	r5, [r0, #36]	; 0x24
   80616:	4315      	orrs	r5, r2
   80618:	6245      	str	r5, [r0, #36]	; 0x24
	// Enable channel 1 = DAC1
	DACC->DACC_CHER = DACC_CHER_CH1;
   8061a:	6102      	str	r2, [r0, #16]
	
	//DACC->DACC_ISR;  // Read and clear status register
	
	// Setting encoder pins as input
	PIOC -> PIO_IFER = (0xFF << 1);
   8061c:	f44f 70ff 	mov.w	r0, #510	; 0x1fe
   80620:	6220      	str	r0, [r4, #32]
	PIOC -> PIO_PUDR = (0xFF << 1);
   80622:	6620      	str	r0, [r4, #96]	; 0x60
	// !RES to low
	PIOD -> PIO_CODR = PIO_PD1;
   80624:	635a      	str	r2, [r3, #52]	; 0x34
	// !RES to high
	PIOD -> PIO_SODR = PIO_PD1;
   80626:	631a      	str	r2, [r3, #48]	; 0x30
	
	// Initialize PI controller
	PI_init(20,1,&pid);
   80628:	4a06      	ldr	r2, [pc, #24]	; (80644 <motor_init+0x8c>)
   8062a:	2014      	movs	r0, #20
   8062c:	4b06      	ldr	r3, [pc, #24]	; (80648 <motor_init+0x90>)
   8062e:	4798      	blx	r3
   80630:	bd38      	pop	{r3, r4, r5, pc}
   80632:	bf00      	nop
   80634:	400e1200 	.word	0x400e1200
   80638:	50494f00 	.word	0x50494f00
   8063c:	400e0600 	.word	0x400e0600
   80640:	400e1400 	.word	0x400e1400
   80644:	20000454 	.word	0x20000454
   80648:	00080769 	.word	0x00080769

0008064c <motor_set_direction>:

}

void motor_set_direction(uint8_t direction)
{
	if(direction == LEFT){
   8064c:	b128      	cbz	r0, 8065a <motor_set_direction+0xe>
		// Set LEFT direction (PD10)
		PIOD -> PIO_CODR |= PIO_CODR_P10;
		
		} else {
		// Set RIGHT direction (PD10)
		PIOD -> PIO_SODR |= PIO_SODR_P10;
   8064e:	4a06      	ldr	r2, [pc, #24]	; (80668 <motor_set_direction+0x1c>)
   80650:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80652:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   80656:	6313      	str	r3, [r2, #48]	; 0x30
   80658:	4770      	bx	lr
		PIOD -> PIO_CODR |= PIO_CODR_P10;
   8065a:	4a03      	ldr	r2, [pc, #12]	; (80668 <motor_set_direction+0x1c>)
   8065c:	6b53      	ldr	r3, [r2, #52]	; 0x34
   8065e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   80662:	6353      	str	r3, [r2, #52]	; 0x34
   80664:	4770      	bx	lr
   80666:	bf00      	nop
   80668:	400e1400 	.word	0x400e1400

0008066c <motor_set_speed>:
	{
		speed = 0;
	}
	
	// Speed should be between 0 and 100
	uint16_t speed_voltage = speed * 30;
   8066c:	2864      	cmp	r0, #100	; 0x64
   8066e:	bf28      	it	cs
   80670:	2064      	movcs	r0, #100	; 0x64
   80672:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
   80676:	0040      	lsls	r0, r0, #1
	
	// Set speed value
	DACC -> DACC_CDR = speed_voltage;
   80678:	b280      	uxth	r0, r0
   8067a:	4b01      	ldr	r3, [pc, #4]	; (80680 <motor_set_speed+0x14>)
   8067c:	6218      	str	r0, [r3, #32]
   8067e:	4770      	bx	lr
   80680:	400c8000 	.word	0x400c8000

00080684 <motor_set_direction_speed>:
}

void motor_set_direction_speed(uint8_t direction, uint16_t speed)
{
   80684:	b510      	push	{r4, lr}
   80686:	460c      	mov	r4, r1
	motor_set_direction(direction);
   80688:	4b02      	ldr	r3, [pc, #8]	; (80694 <motor_set_direction_speed+0x10>)
   8068a:	4798      	blx	r3
	motor_set_speed(speed);
   8068c:	b2e0      	uxtb	r0, r4
   8068e:	4b02      	ldr	r3, [pc, #8]	; (80698 <motor_set_direction_speed+0x14>)
   80690:	4798      	blx	r3
   80692:	bd10      	pop	{r4, pc}
   80694:	0008064d 	.word	0x0008064d
   80698:	0008066d 	.word	0x0008066d

0008069c <motor_encoder_read>:
}

int16_t motor_encoder_read()
{
   8069c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// !RST HIGH
	//PIOD -> PIO_SODR = PIO_SODR_P1;
	
	PIOC -> PIO_PER = PIO_PC8;
   806a0:	4c16      	ldr	r4, [pc, #88]	; (806fc <motor_encoder_read+0x60>)
   806a2:	f44f 7380 	mov.w	r3, #256	; 0x100
   806a6:	6023      	str	r3, [r4, #0]
	PIOC -> PIO_PER = PIO_PC7;
   806a8:	2380      	movs	r3, #128	; 0x80
   806aa:	6023      	str	r3, [r4, #0]
	PIOC -> PIO_PER = PIO_PC6;
   806ac:	2340      	movs	r3, #64	; 0x40
   806ae:	6023      	str	r3, [r4, #0]
	PIOC -> PIO_PER = PIO_PC5;
   806b0:	2320      	movs	r3, #32
   806b2:	6023      	str	r3, [r4, #0]
	PIOC -> PIO_PER = PIO_PC4;
   806b4:	2310      	movs	r3, #16
   806b6:	6023      	str	r3, [r4, #0]
	PIOC -> PIO_PER = PIO_PC3;
   806b8:	2308      	movs	r3, #8
   806ba:	6023      	str	r3, [r4, #0]
	PIOC -> PIO_PER = PIO_PC2;
   806bc:	2704      	movs	r7, #4
   806be:	6027      	str	r7, [r4, #0]
	PIOC -> PIO_PER = PIO_PC1;
   806c0:	2302      	movs	r3, #2
   806c2:	6023      	str	r3, [r4, #0]
	
	int16_t data;
	// !OE LOW
	PIOD -> PIO_CODR = PIO_PD0;
   806c4:	4e0e      	ldr	r6, [pc, #56]	; (80700 <motor_encoder_read+0x64>)
   806c6:	f04f 0801 	mov.w	r8, #1
   806ca:	f8c6 8034 	str.w	r8, [r6, #52]	; 0x34
	// SEL LOW
	PIOD -> PIO_CODR = PIO_PD2;
   806ce:	6377      	str	r7, [r6, #52]	; 0x34
	
	delay_us(1000);
   806d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   806d4:	f8df 902c 	ldr.w	r9, [pc, #44]	; 80704 <motor_encoder_read+0x68>
   806d8:	47c8      	blx	r9
	
	// Read MSB
	data |= ((PIOC->PIO_PDSR >> 1) & 0xFF) << 8;
   806da:	6be5      	ldr	r5, [r4, #60]	; 0x3c
   806dc:	01ed      	lsls	r5, r5, #7
   806de:	f405 457f 	and.w	r5, r5, #65280	; 0xff00
	// SEL HIGH
	PIOD -> PIO_SODR = PIO_PD2;
   806e2:	6337      	str	r7, [r6, #48]	; 0x30
	
	delay_us(1000);
   806e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   806e8:	47c8      	blx	r9
	
	// Read LSB
	data |= (PIOC->PIO_PDSR >> 1) & 0xFF;
   806ea:	6be0      	ldr	r0, [r4, #60]	; 0x3c
	// !OE HIGH
	PIOD -> PIO_SODR = PIO_PD0;
   806ec:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
	data |= (PIOC->PIO_PDSR >> 1) & 0xFF;
   806f0:	f3c0 0047 	ubfx	r0, r0, #1, #8
   806f4:	4328      	orrs	r0, r5
	
	return data;
	
}
   806f6:	b200      	sxth	r0, r0
   806f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   806fc:	400e1200 	.word	0x400e1200
   80700:	400e1400 	.word	0x400e1400
   80704:	00080385 	.word	0x00080385

00080708 <motor_set_with_PI>:

void motor_set_with_PI(uint16_t desired_value)
{
   80708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8070c:	4605      	mov	r5, r0
	int16_t value = motor_encoder_read();
   8070e:	4b12      	ldr	r3, [pc, #72]	; (80758 <motor_set_with_PI+0x50>)
   80710:	4798      	blx	r3
   80712:	4604      	mov	r4, r0
	
	while(value != desired_value)
	{
		value = motor_encoder_read();
   80714:	4f10      	ldr	r7, [pc, #64]	; (80758 <motor_set_with_PI+0x50>)
		int16_t speed  = PI_controller(desired_value, value, &pid);
   80716:	f8df 804c 	ldr.w	r8, [pc, #76]	; 80764 <motor_set_with_PI+0x5c>
   8071a:	4e10      	ldr	r6, [pc, #64]	; (8075c <motor_set_with_PI+0x54>)
	while(value != desired_value)
   8071c:	e001      	b.n	80722 <motor_set_with_PI+0x1a>
		if(desired_value-value > 0)
		{
			motor_set_direction_speed(LEFT, speed);
		}
		
		else if (desired_value-value < 0)
   8071e:	2b00      	cmp	r3, #0
   80720:	db13      	blt.n	8074a <motor_set_with_PI+0x42>
	while(value != desired_value)
   80722:	42ac      	cmp	r4, r5
   80724:	d016      	beq.n	80754 <motor_set_with_PI+0x4c>
		value = motor_encoder_read();
   80726:	47b8      	blx	r7
   80728:	4604      	mov	r4, r0
		int16_t speed  = PI_controller(desired_value, value, &pid);
   8072a:	4642      	mov	r2, r8
   8072c:	4601      	mov	r1, r0
   8072e:	b228      	sxth	r0, r5
   80730:	47b0      	blx	r6
		if(speed > 100 | speed < 0)
   80732:	b283      	uxth	r3, r0
			speed = 30;
   80734:	2b65      	cmp	r3, #101	; 0x65
   80736:	bf28      	it	cs
   80738:	201e      	movcs	r0, #30
		if(desired_value-value > 0)
   8073a:	1b2b      	subs	r3, r5, r4
   8073c:	2b00      	cmp	r3, #0
   8073e:	ddee      	ble.n	8071e <motor_set_with_PI+0x16>
			motor_set_direction_speed(LEFT, speed);
   80740:	b281      	uxth	r1, r0
   80742:	2000      	movs	r0, #0
   80744:	4b06      	ldr	r3, [pc, #24]	; (80760 <motor_set_with_PI+0x58>)
   80746:	4798      	blx	r3
   80748:	e7eb      	b.n	80722 <motor_set_with_PI+0x1a>
		{
			motor_set_direction_speed(RIGHT, speed);
   8074a:	b281      	uxth	r1, r0
   8074c:	2001      	movs	r0, #1
   8074e:	4b04      	ldr	r3, [pc, #16]	; (80760 <motor_set_with_PI+0x58>)
   80750:	4798      	blx	r3
   80752:	e7e6      	b.n	80722 <motor_set_with_PI+0x1a>
		}
	}
	
}
   80754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80758:	0008069d 	.word	0x0008069d
   8075c:	00080775 	.word	0x00080775
   80760:	00080685 	.word	0x00080685
   80764:	20000454 	.word	0x20000454

00080768 <PI_init>:
#include "PI.h"

void PI_init(int16_t P_factor, int16_t I_factor, pidData_t* pid_st)
{
	// Initializing data for the PI structure
	pid_st -> P_Factor = P_factor;
   80768:	8110      	strh	r0, [r2, #8]
	pid_st -> I_Factor = I_factor;
   8076a:	60d1      	str	r1, [r2, #12]
	pid_st -> error = 0;
   8076c:	2300      	movs	r3, #0
   8076e:	8013      	strh	r3, [r2, #0]
	pid_st -> integral = 0;
   80770:	6053      	str	r3, [r2, #4]
   80772:	4770      	bx	lr

00080774 <PI_controller>:
}

int16_t PI_controller(int16_t set_point, int16_t process_value, pidData_t  *pid_st)
{
   80774:	b430      	push	{r4, r5}
	// Adds previous error
	pid_st->integral = pid_st->integral +  (pid_st->error * pid_st->I_Factor);
   80776:	68d3      	ldr	r3, [r2, #12]
   80778:	f9b2 4000 	ldrsh.w	r4, [r2]
   8077c:	6855      	ldr	r5, [r2, #4]
   8077e:	fb03 5404 	mla	r4, r3, r4, r5
	// Calculates new error
	pid_st->error = set_point - process_value;
   80782:	1a40      	subs	r0, r0, r1
   80784:	b200      	sxth	r0, r0
   80786:	8010      	strh	r0, [r2, #0]
	// Adds new error
	pid_st->integral = pid_st->integral +  (pid_st->error * pid_st->I_Factor);
   80788:	fb00 4303 	mla	r3, r0, r3, r4
   8078c:	6053      	str	r3, [r2, #4]

	return (uint16_t)(((pid_st->error * pid_st->P_Factor) + pid_st->integral) / 128);
   8078e:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
   80792:	fb00 3001 	mla	r0, r0, r1, r3
   80796:	2800      	cmp	r0, #0
   80798:	bfb8      	it	lt
   8079a:	307f      	addlt	r0, #127	; 0x7f
   8079c:	f340 10cf 	sbfx	r0, r0, #7, #16
   807a0:	bc30      	pop	{r4, r5}
   807a2:	4770      	bx	lr

000807a4 <prints>:
   807a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   807a8:	460d      	mov	r5, r1
   807aa:	1e16      	subs	r6, r2, #0
   807ac:	dd48      	ble.n	80840 <prints+0x9c>
   807ae:	780a      	ldrb	r2, [r1, #0]
   807b0:	2a00      	cmp	r2, #0
   807b2:	d035      	beq.n	80820 <prints+0x7c>
   807b4:	460a      	mov	r2, r1
   807b6:	2400      	movs	r4, #0
   807b8:	3401      	adds	r4, #1
   807ba:	f812 1f01 	ldrb.w	r1, [r2, #1]!
   807be:	2900      	cmp	r1, #0
   807c0:	d1fa      	bne.n	807b8 <prints+0x14>
   807c2:	42a6      	cmp	r6, r4
   807c4:	dc2d      	bgt.n	80822 <prints+0x7e>
   807c6:	2400      	movs	r4, #0
   807c8:	f003 0202 	and.w	r2, r3, #2
   807cc:	2a00      	cmp	r2, #0
   807ce:	bf0c      	ite	eq
   807d0:	f04f 0820 	moveq.w	r8, #32
   807d4:	f04f 0830 	movne.w	r8, #48	; 0x30
   807d8:	f013 0301 	ands.w	r3, r3, #1
   807dc:	d123      	bne.n	80826 <prints+0x82>
   807de:	2c00      	cmp	r4, #0
   807e0:	dd28      	ble.n	80834 <prints+0x90>
   807e2:	4626      	mov	r6, r4
   807e4:	fa5f f988 	uxtb.w	r9, r8
   807e8:	4f18      	ldr	r7, [pc, #96]	; (8084c <prints+0xa8>)
   807ea:	4648      	mov	r0, r9
   807ec:	47b8      	blx	r7
   807ee:	3e01      	subs	r6, #1
   807f0:	d1fb      	bne.n	807ea <prints+0x46>
   807f2:	7828      	ldrb	r0, [r5, #0]
   807f4:	b188      	cbz	r0, 8081a <prints+0x76>
   807f6:	4f15      	ldr	r7, [pc, #84]	; (8084c <prints+0xa8>)
   807f8:	47b8      	blx	r7
   807fa:	3401      	adds	r4, #1
   807fc:	f815 0f01 	ldrb.w	r0, [r5, #1]!
   80800:	2800      	cmp	r0, #0
   80802:	d1f9      	bne.n	807f8 <prints+0x54>
   80804:	2e00      	cmp	r6, #0
   80806:	dd08      	ble.n	8081a <prints+0x76>
   80808:	4635      	mov	r5, r6
   8080a:	fa5f f888 	uxtb.w	r8, r8
   8080e:	4f0f      	ldr	r7, [pc, #60]	; (8084c <prints+0xa8>)
   80810:	4640      	mov	r0, r8
   80812:	47b8      	blx	r7
   80814:	3d01      	subs	r5, #1
   80816:	d1fb      	bne.n	80810 <prints+0x6c>
   80818:	4434      	add	r4, r6
   8081a:	4620      	mov	r0, r4
   8081c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80820:	2400      	movs	r4, #0
   80822:	1b34      	subs	r4, r6, r4
   80824:	e7d0      	b.n	807c8 <prints+0x24>
   80826:	4626      	mov	r6, r4
   80828:	7828      	ldrb	r0, [r5, #0]
   8082a:	b108      	cbz	r0, 80830 <prints+0x8c>
   8082c:	2400      	movs	r4, #0
   8082e:	e7e2      	b.n	807f6 <prints+0x52>
   80830:	2400      	movs	r4, #0
   80832:	e7e7      	b.n	80804 <prints+0x60>
   80834:	4626      	mov	r6, r4
   80836:	461c      	mov	r4, r3
   80838:	e7db      	b.n	807f2 <prints+0x4e>
   8083a:	f04f 0820 	mov.w	r8, #32
   8083e:	e7d8      	b.n	807f2 <prints+0x4e>
   80840:	f013 0401 	ands.w	r4, r3, #1
   80844:	d0f9      	beq.n	8083a <prints+0x96>
   80846:	f04f 0820 	mov.w	r8, #32
   8084a:	e7ed      	b.n	80828 <prints+0x84>
   8084c:	00080b8d 	.word	0x00080b8d

00080850 <printi>:
   80850:	b5f0      	push	{r4, r5, r6, r7, lr}
   80852:	b085      	sub	sp, #20
   80854:	4607      	mov	r7, r0
   80856:	b381      	cbz	r1, 808ba <printi+0x6a>
   80858:	460c      	mov	r4, r1
   8085a:	b10b      	cbz	r3, 80860 <printi+0x10>
   8085c:	2a0a      	cmp	r2, #10
   8085e:	d038      	beq.n	808d2 <printi+0x82>
   80860:	2300      	movs	r3, #0
   80862:	f88d 300f 	strb.w	r3, [sp, #15]
   80866:	2600      	movs	r6, #0
   80868:	2900      	cmp	r1, #0
   8086a:	d046      	beq.n	808fa <printi+0xaa>
   8086c:	f10d 050f 	add.w	r5, sp, #15
   80870:	990c      	ldr	r1, [sp, #48]	; 0x30
   80872:	393a      	subs	r1, #58	; 0x3a
   80874:	fbb4 f3f2 	udiv	r3, r4, r2
   80878:	fb02 4313 	mls	r3, r2, r3, r4
   8087c:	2b09      	cmp	r3, #9
   8087e:	bfc8      	it	gt
   80880:	185b      	addgt	r3, r3, r1
   80882:	3330      	adds	r3, #48	; 0x30
   80884:	f805 3d01 	strb.w	r3, [r5, #-1]!
   80888:	fbb4 f4f2 	udiv	r4, r4, r2
   8088c:	2c00      	cmp	r4, #0
   8088e:	d1f1      	bne.n	80874 <printi+0x24>
   80890:	b156      	cbz	r6, 808a8 <printi+0x58>
   80892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80894:	b11b      	cbz	r3, 8089e <printi+0x4e>
   80896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80898:	f013 0f02 	tst.w	r3, #2
   8089c:	d125      	bne.n	808ea <printi+0x9a>
   8089e:	232d      	movs	r3, #45	; 0x2d
   808a0:	f805 3c01 	strb.w	r3, [r5, #-1]
   808a4:	3d01      	subs	r5, #1
   808a6:	2600      	movs	r6, #0
   808a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808ac:	4629      	mov	r1, r5
   808ae:	4638      	mov	r0, r7
   808b0:	4c14      	ldr	r4, [pc, #80]	; (80904 <printi+0xb4>)
   808b2:	47a0      	blx	r4
   808b4:	4430      	add	r0, r6
   808b6:	b005      	add	sp, #20
   808b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808ba:	2330      	movs	r3, #48	; 0x30
   808bc:	f88d 3004 	strb.w	r3, [sp, #4]
   808c0:	2300      	movs	r3, #0
   808c2:	f88d 3005 	strb.w	r3, [sp, #5]
   808c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808ca:	a901      	add	r1, sp, #4
   808cc:	4c0d      	ldr	r4, [pc, #52]	; (80904 <printi+0xb4>)
   808ce:	47a0      	blx	r4
   808d0:	e7f1      	b.n	808b6 <printi+0x66>
   808d2:	2900      	cmp	r1, #0
   808d4:	dac4      	bge.n	80860 <printi+0x10>
   808d6:	424c      	negs	r4, r1
   808d8:	2300      	movs	r3, #0
   808da:	f88d 300f 	strb.w	r3, [sp, #15]
   808de:	f10d 050f 	add.w	r5, sp, #15
   808e2:	2c00      	cmp	r4, #0
   808e4:	d0d5      	beq.n	80892 <printi+0x42>
   808e6:	2601      	movs	r6, #1
   808e8:	e7c0      	b.n	8086c <printi+0x1c>
   808ea:	202d      	movs	r0, #45	; 0x2d
   808ec:	4b06      	ldr	r3, [pc, #24]	; (80908 <printi+0xb8>)
   808ee:	4798      	blx	r3
   808f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   808f2:	3b01      	subs	r3, #1
   808f4:	930a      	str	r3, [sp, #40]	; 0x28
   808f6:	2601      	movs	r6, #1
   808f8:	e7d6      	b.n	808a8 <printi+0x58>
   808fa:	461e      	mov	r6, r3
   808fc:	f10d 050f 	add.w	r5, sp, #15
   80900:	e7d2      	b.n	808a8 <printi+0x58>
   80902:	bf00      	nop
   80904:	000807a5 	.word	0x000807a5
   80908:	00080b8d 	.word	0x00080b8d

0008090c <print>:
   8090c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80910:	b087      	sub	sp, #28
   80912:	4680      	mov	r8, r0
   80914:	780b      	ldrb	r3, [r1, #0]
   80916:	2b00      	cmp	r3, #0
   80918:	f000 8094 	beq.w	80a44 <print+0x138>
   8091c:	468b      	mov	fp, r1
   8091e:	4617      	mov	r7, r2
   80920:	2500      	movs	r5, #0
   80922:	4e4e      	ldr	r6, [pc, #312]	; (80a5c <print+0x150>)
   80924:	f8df a13c 	ldr.w	sl, [pc, #316]	; 80a64 <print+0x158>
   80928:	f8df 913c 	ldr.w	r9, [pc, #316]	; 80a68 <print+0x15c>
   8092c:	e046      	b.n	809bc <print+0xb0>
   8092e:	2200      	movs	r2, #0
   80930:	e070      	b.n	80a14 <print+0x108>
   80932:	6839      	ldr	r1, [r7, #0]
   80934:	3704      	adds	r7, #4
   80936:	484a      	ldr	r0, [pc, #296]	; (80a60 <print+0x154>)
   80938:	2900      	cmp	r1, #0
   8093a:	bf08      	it	eq
   8093c:	4601      	moveq	r1, r0
   8093e:	4640      	mov	r0, r8
   80940:	47d0      	blx	sl
   80942:	4405      	add	r5, r0
   80944:	e035      	b.n	809b2 <print+0xa6>
   80946:	6839      	ldr	r1, [r7, #0]
   80948:	3704      	adds	r7, #4
   8094a:	2061      	movs	r0, #97	; 0x61
   8094c:	9002      	str	r0, [sp, #8]
   8094e:	9301      	str	r3, [sp, #4]
   80950:	9200      	str	r2, [sp, #0]
   80952:	2301      	movs	r3, #1
   80954:	220a      	movs	r2, #10
   80956:	4640      	mov	r0, r8
   80958:	47c8      	blx	r9
   8095a:	4405      	add	r5, r0
   8095c:	e029      	b.n	809b2 <print+0xa6>
   8095e:	6839      	ldr	r1, [r7, #0]
   80960:	3704      	adds	r7, #4
   80962:	2061      	movs	r0, #97	; 0x61
   80964:	9002      	str	r0, [sp, #8]
   80966:	9301      	str	r3, [sp, #4]
   80968:	9200      	str	r2, [sp, #0]
   8096a:	2300      	movs	r3, #0
   8096c:	2210      	movs	r2, #16
   8096e:	4640      	mov	r0, r8
   80970:	47c8      	blx	r9
   80972:	4405      	add	r5, r0
   80974:	e01d      	b.n	809b2 <print+0xa6>
   80976:	6839      	ldr	r1, [r7, #0]
   80978:	3704      	adds	r7, #4
   8097a:	2041      	movs	r0, #65	; 0x41
   8097c:	9002      	str	r0, [sp, #8]
   8097e:	9301      	str	r3, [sp, #4]
   80980:	9200      	str	r2, [sp, #0]
   80982:	2300      	movs	r3, #0
   80984:	2210      	movs	r2, #16
   80986:	4640      	mov	r0, r8
   80988:	47c8      	blx	r9
   8098a:	4405      	add	r5, r0
   8098c:	e011      	b.n	809b2 <print+0xa6>
   8098e:	6839      	ldr	r1, [r7, #0]
   80990:	3704      	adds	r7, #4
   80992:	2061      	movs	r0, #97	; 0x61
   80994:	9002      	str	r0, [sp, #8]
   80996:	9301      	str	r3, [sp, #4]
   80998:	9200      	str	r2, [sp, #0]
   8099a:	2300      	movs	r3, #0
   8099c:	220a      	movs	r2, #10
   8099e:	4640      	mov	r0, r8
   809a0:	47c8      	blx	r9
   809a2:	4405      	add	r5, r0
   809a4:	e005      	b.n	809b2 <print+0xa6>
   809a6:	46a3      	mov	fp, r4
   809a8:	f89b 0000 	ldrb.w	r0, [fp]
   809ac:	47b0      	blx	r6
   809ae:	3501      	adds	r5, #1
   809b0:	465c      	mov	r4, fp
   809b2:	f104 0b01 	add.w	fp, r4, #1
   809b6:	7863      	ldrb	r3, [r4, #1]
   809b8:	2b00      	cmp	r3, #0
   809ba:	d044      	beq.n	80a46 <print+0x13a>
   809bc:	2b25      	cmp	r3, #37	; 0x25
   809be:	d1f3      	bne.n	809a8 <print+0x9c>
   809c0:	f10b 0401 	add.w	r4, fp, #1
   809c4:	f89b 3001 	ldrb.w	r3, [fp, #1]
   809c8:	2b00      	cmp	r3, #0
   809ca:	d03c      	beq.n	80a46 <print+0x13a>
   809cc:	2b25      	cmp	r3, #37	; 0x25
   809ce:	d0ea      	beq.n	809a6 <print+0x9a>
   809d0:	2b2d      	cmp	r3, #45	; 0x2d
   809d2:	bf06      	itte	eq
   809d4:	f10b 0402 	addeq.w	r4, fp, #2
   809d8:	2301      	moveq	r3, #1
   809da:	2300      	movne	r3, #0
   809dc:	7822      	ldrb	r2, [r4, #0]
   809de:	2a30      	cmp	r2, #48	; 0x30
   809e0:	d105      	bne.n	809ee <print+0xe2>
   809e2:	f043 0302 	orr.w	r3, r3, #2
   809e6:	f814 2f01 	ldrb.w	r2, [r4, #1]!
   809ea:	2a30      	cmp	r2, #48	; 0x30
   809ec:	d0f9      	beq.n	809e2 <print+0xd6>
   809ee:	7821      	ldrb	r1, [r4, #0]
   809f0:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   809f4:	b2d2      	uxtb	r2, r2
   809f6:	2a09      	cmp	r2, #9
   809f8:	d899      	bhi.n	8092e <print+0x22>
   809fa:	2200      	movs	r2, #0
   809fc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80a00:	3930      	subs	r1, #48	; 0x30
   80a02:	eb01 0242 	add.w	r2, r1, r2, lsl #1
   80a06:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   80a0a:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80a0e:	b2c0      	uxtb	r0, r0
   80a10:	2809      	cmp	r0, #9
   80a12:	d9f3      	bls.n	809fc <print+0xf0>
   80a14:	2973      	cmp	r1, #115	; 0x73
   80a16:	d08c      	beq.n	80932 <print+0x26>
   80a18:	2964      	cmp	r1, #100	; 0x64
   80a1a:	d094      	beq.n	80946 <print+0x3a>
   80a1c:	2978      	cmp	r1, #120	; 0x78
   80a1e:	d09e      	beq.n	8095e <print+0x52>
   80a20:	2958      	cmp	r1, #88	; 0x58
   80a22:	d0a8      	beq.n	80976 <print+0x6a>
   80a24:	2975      	cmp	r1, #117	; 0x75
   80a26:	d0b2      	beq.n	8098e <print+0x82>
   80a28:	2963      	cmp	r1, #99	; 0x63
   80a2a:	d1c2      	bne.n	809b2 <print+0xa6>
   80a2c:	6839      	ldr	r1, [r7, #0]
   80a2e:	3704      	adds	r7, #4
   80a30:	f88d 1014 	strb.w	r1, [sp, #20]
   80a34:	2100      	movs	r1, #0
   80a36:	f88d 1015 	strb.w	r1, [sp, #21]
   80a3a:	a905      	add	r1, sp, #20
   80a3c:	4640      	mov	r0, r8
   80a3e:	47d0      	blx	sl
   80a40:	4405      	add	r5, r0
   80a42:	e7b6      	b.n	809b2 <print+0xa6>
   80a44:	2500      	movs	r5, #0
   80a46:	f1b8 0f00 	cmp.w	r8, #0
   80a4a:	d003      	beq.n	80a54 <print+0x148>
   80a4c:	f8d8 3000 	ldr.w	r3, [r8]
   80a50:	2200      	movs	r2, #0
   80a52:	701a      	strb	r2, [r3, #0]
   80a54:	4628      	mov	r0, r5
   80a56:	b007      	add	sp, #28
   80a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a5c:	00080b8d 	.word	0x00080b8d
   80a60:	00080ddc 	.word	0x00080ddc
   80a64:	000807a5 	.word	0x000807a5
   80a68:	00080851 	.word	0x00080851

00080a6c <printf>:
   80a6c:	b40f      	push	{r0, r1, r2, r3}
   80a6e:	b500      	push	{lr}
   80a70:	b083      	sub	sp, #12
   80a72:	aa04      	add	r2, sp, #16
   80a74:	f852 1b04 	ldr.w	r1, [r2], #4
   80a78:	9201      	str	r2, [sp, #4]
   80a7a:	2000      	movs	r0, #0
   80a7c:	4b03      	ldr	r3, [pc, #12]	; (80a8c <printf+0x20>)
   80a7e:	4798      	blx	r3
   80a80:	b003      	add	sp, #12
   80a82:	f85d eb04 	ldr.w	lr, [sp], #4
   80a86:	b004      	add	sp, #16
   80a88:	4770      	bx	lr
   80a8a:	bf00      	nop
   80a8c:	0008090d 	.word	0x0008090d

00080a90 <PWM_init>:
#include "PWM.h"

void PWM_init()
{
	REG_PMC_PCER1 |= PMC_PCER1_PID36;                     // Enable PWM
   80a90:	4a12      	ldr	r2, [pc, #72]	; (80adc <PWM_init+0x4c>)
   80a92:	6813      	ldr	r3, [r2, #0]
   80a94:	f043 0310 	orr.w	r3, r3, #16
   80a98:	6013      	str	r3, [r2, #0]
	REG_PIOC_ABSR |= PIO_ABSR_P19;                        // Set PWM pin perhipheral C
   80a9a:	f502 6237 	add.w	r2, r2, #2928	; 0xb70
   80a9e:	6813      	ldr	r3, [r2, #0]
   80aa0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   80aa4:	6013      	str	r3, [r2, #0]
	REG_PIOC_PDR |= PIO_PDR_P19;                          // Set PWM pin to an output1
   80aa6:	3a6c      	subs	r2, #108	; 0x6c
   80aa8:	6813      	ldr	r3, [r2, #0]
   80aaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
   80aae:	6013      	str	r3, [r2, #0]
	REG_PWM_CLK = PWM_CLK_PREA(0) | PWM_CLK_DIVA(42);     // Set the PWM clock rate to 2MHz (84MHz/42)
   80ab0:	222a      	movs	r2, #42	; 0x2a
   80ab2:	4b0b      	ldr	r3, [pc, #44]	; (80ae0 <PWM_init+0x50>)
   80ab4:	601a      	str	r2, [r3, #0]
	REG_PWM_CMR5 = PWM_CMR_CALG | PWM_CMR_CPRE_CLKA;      // Enable dual slope PWM and set the clock source as CLKA
   80ab6:	f240 120b 	movw	r2, #267	; 0x10b
   80aba:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
   80abe:	601a      	str	r2, [r3, #0]
	REG_PWM_CPRD5 = 20000;                                // Set the PWM frequency 2MHz/(2 * 20000) = 50Hz = 20ms
   80ac0:	f644 6220 	movw	r2, #20000	; 0x4e20
   80ac4:	330c      	adds	r3, #12
   80ac6:	601a      	str	r2, [r3, #0]
	REG_PWM_CDTY5 = 20000-STEP_CENTER;                    // Set the PWM duty cycle to 1500 - centre the servo
   80ac8:	f644 02f8 	movw	r2, #18680	; 0x48f8
   80acc:	3b08      	subs	r3, #8
   80ace:	601a      	str	r2, [r3, #0]
	REG_PWM_ENA = PWM_ENA_CHID5;                          // Enable the PWM channel
   80ad0:	2220      	movs	r2, #32
   80ad2:	f5a3 7328 	sub.w	r3, r3, #672	; 0x2a0
   80ad6:	601a      	str	r2, [r3, #0]
   80ad8:	4770      	bx	lr
   80ada:	bf00      	nop
   80adc:	400e0700 	.word	0x400e0700
   80ae0:	40094000 	.word	0x40094000

00080ae4 <solenoid_init>:
#include "solenoid.h"

void solenoid_init(){
	/* Disable pull-up on bit PC2(D0) */
	PIOC->PIO_PUDR |= PIO_PC9;
   80ae4:	4b06      	ldr	r3, [pc, #24]	; (80b00 <solenoid_init+0x1c>)
   80ae6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
   80ae8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80aec:	661a      	str	r2, [r3, #96]	; 0x60
	/* Enable PIO controller on bit PC2(D0) */
	PIOC->PIO_PER |= PIO_PC9;
   80aee:	681a      	ldr	r2, [r3, #0]
   80af0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80af4:	601a      	str	r2, [r3, #0]
	/* Set output enable on PC2(D0) */
	PIOC->PIO_OER |= PIO_PC9;
   80af6:	691a      	ldr	r2, [r3, #16]
   80af8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80afc:	611a      	str	r2, [r3, #16]
   80afe:	4770      	bx	lr
   80b00:	400e1200 	.word	0x400e1200

00080b04 <solenoid_routine>:
}

void solenoid_routine(uint8_t pressed){

	if (pressed == 1){
   80b04:	2801      	cmp	r0, #1
   80b06:	d005      	beq.n	80b14 <solenoid_routine+0x10>
		PIOC->PIO_CODR |= PIO_PC9;
		} else {
		PIOC->PIO_SODR |= PIO_PC9;
   80b08:	4a05      	ldr	r2, [pc, #20]	; (80b20 <solenoid_routine+0x1c>)
   80b0a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80b0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80b10:	6313      	str	r3, [r2, #48]	; 0x30
   80b12:	4770      	bx	lr
		PIOC->PIO_CODR |= PIO_PC9;
   80b14:	4a02      	ldr	r2, [pc, #8]	; (80b20 <solenoid_routine+0x1c>)
   80b16:	6b53      	ldr	r3, [r2, #52]	; 0x34
   80b18:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80b1c:	6353      	str	r3, [r2, #52]	; 0x34
   80b1e:	4770      	bx	lr
   80b20:	400e1200 	.word	0x400e1200

00080b24 <configure_uart>:
   80b24:	4b16      	ldr	r3, [pc, #88]	; (80b80 <configure_uart+0x5c>)
   80b26:	2200      	movs	r2, #0
   80b28:	701a      	strb	r2, [r3, #0]
   80b2a:	705a      	strb	r2, [r3, #1]
   80b2c:	4b15      	ldr	r3, [pc, #84]	; (80b84 <configure_uart+0x60>)
   80b2e:	f44f 7140 	mov.w	r1, #768	; 0x300
   80b32:	6459      	str	r1, [r3, #68]	; 0x44
   80b34:	6059      	str	r1, [r3, #4]
   80b36:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80b38:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80b3a:	4002      	ands	r2, r0
   80b3c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80b40:	671a      	str	r2, [r3, #112]	; 0x70
   80b42:	6659      	str	r1, [r3, #100]	; 0x64
   80b44:	f44f 7280 	mov.w	r2, #256	; 0x100
   80b48:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80b4c:	611a      	str	r2, [r3, #16]
   80b4e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80b52:	21ac      	movs	r1, #172	; 0xac
   80b54:	6019      	str	r1, [r3, #0]
   80b56:	f240 2123 	movw	r1, #547	; 0x223
   80b5a:	6219      	str	r1, [r3, #32]
   80b5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80b60:	6059      	str	r1, [r3, #4]
   80b62:	f240 2102 	movw	r1, #514	; 0x202
   80b66:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
   80b6a:	f04f 31ff 	mov.w	r1, #4294967295
   80b6e:	60d9      	str	r1, [r3, #12]
   80b70:	21e1      	movs	r1, #225	; 0xe1
   80b72:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
   80b74:	4904      	ldr	r1, [pc, #16]	; (80b88 <configure_uart+0x64>)
   80b76:	600a      	str	r2, [r1, #0]
   80b78:	2250      	movs	r2, #80	; 0x50
   80b7a:	601a      	str	r2, [r3, #0]
   80b7c:	4770      	bx	lr
   80b7e:	bf00      	nop
   80b80:	20000468 	.word	0x20000468
   80b84:	400e0e00 	.word	0x400e0e00
   80b88:	e000e100 	.word	0xe000e100

00080b8c <uart_putchar>:
   80b8c:	4b07      	ldr	r3, [pc, #28]	; (80bac <uart_putchar+0x20>)
   80b8e:	695b      	ldr	r3, [r3, #20]
   80b90:	f013 0f02 	tst.w	r3, #2
   80b94:	d008      	beq.n	80ba8 <uart_putchar+0x1c>
   80b96:	4b05      	ldr	r3, [pc, #20]	; (80bac <uart_putchar+0x20>)
   80b98:	61d8      	str	r0, [r3, #28]
   80b9a:	461a      	mov	r2, r3
   80b9c:	6953      	ldr	r3, [r2, #20]
   80b9e:	f413 7f00 	tst.w	r3, #512	; 0x200
   80ba2:	d0fb      	beq.n	80b9c <uart_putchar+0x10>
   80ba4:	2000      	movs	r0, #0
   80ba6:	4770      	bx	lr
   80ba8:	2001      	movs	r0, #1
   80baa:	4770      	bx	lr
   80bac:	400e0800 	.word	0x400e0800

00080bb0 <UART_Handler>:
   80bb0:	b508      	push	{r3, lr}
   80bb2:	4b15      	ldr	r3, [pc, #84]	; (80c08 <UART_Handler+0x58>)
   80bb4:	695b      	ldr	r3, [r3, #20]
   80bb6:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80bba:	d003      	beq.n	80bc4 <UART_Handler+0x14>
   80bbc:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80bc0:	4a11      	ldr	r2, [pc, #68]	; (80c08 <UART_Handler+0x58>)
   80bc2:	6011      	str	r1, [r2, #0]
   80bc4:	f013 0f01 	tst.w	r3, #1
   80bc8:	d012      	beq.n	80bf0 <UART_Handler+0x40>
   80bca:	4810      	ldr	r0, [pc, #64]	; (80c0c <UART_Handler+0x5c>)
   80bcc:	7842      	ldrb	r2, [r0, #1]
   80bce:	1c53      	adds	r3, r2, #1
   80bd0:	4259      	negs	r1, r3
   80bd2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80bd6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80bda:	bf58      	it	pl
   80bdc:	424b      	negpl	r3, r1
   80bde:	7801      	ldrb	r1, [r0, #0]
   80be0:	428b      	cmp	r3, r1
   80be2:	d006      	beq.n	80bf2 <UART_Handler+0x42>
   80be4:	4908      	ldr	r1, [pc, #32]	; (80c08 <UART_Handler+0x58>)
   80be6:	6988      	ldr	r0, [r1, #24]
   80be8:	4908      	ldr	r1, [pc, #32]	; (80c0c <UART_Handler+0x5c>)
   80bea:	440a      	add	r2, r1
   80bec:	7090      	strb	r0, [r2, #2]
   80bee:	704b      	strb	r3, [r1, #1]
   80bf0:	bd08      	pop	{r3, pc}
   80bf2:	4807      	ldr	r0, [pc, #28]	; (80c10 <UART_Handler+0x60>)
   80bf4:	4b07      	ldr	r3, [pc, #28]	; (80c14 <UART_Handler+0x64>)
   80bf6:	4798      	blx	r3
   80bf8:	4b03      	ldr	r3, [pc, #12]	; (80c08 <UART_Handler+0x58>)
   80bfa:	699a      	ldr	r2, [r3, #24]
   80bfc:	4b03      	ldr	r3, [pc, #12]	; (80c0c <UART_Handler+0x5c>)
   80bfe:	7859      	ldrb	r1, [r3, #1]
   80c00:	440b      	add	r3, r1
   80c02:	709a      	strb	r2, [r3, #2]
   80c04:	bd08      	pop	{r3, pc}
   80c06:	bf00      	nop
   80c08:	400e0800 	.word	0x400e0800
   80c0c:	20000468 	.word	0x20000468
   80c10:	00080de4 	.word	0x00080de4
   80c14:	00080a6d 	.word	0x00080a6d

00080c18 <__libc_init_array>:
   80c18:	b570      	push	{r4, r5, r6, lr}
   80c1a:	4e0f      	ldr	r6, [pc, #60]	; (80c58 <__libc_init_array+0x40>)
   80c1c:	4d0f      	ldr	r5, [pc, #60]	; (80c5c <__libc_init_array+0x44>)
   80c1e:	1b76      	subs	r6, r6, r5
   80c20:	10b6      	asrs	r6, r6, #2
   80c22:	bf18      	it	ne
   80c24:	2400      	movne	r4, #0
   80c26:	d005      	beq.n	80c34 <__libc_init_array+0x1c>
   80c28:	3401      	adds	r4, #1
   80c2a:	f855 3b04 	ldr.w	r3, [r5], #4
   80c2e:	4798      	blx	r3
   80c30:	42a6      	cmp	r6, r4
   80c32:	d1f9      	bne.n	80c28 <__libc_init_array+0x10>
   80c34:	4e0a      	ldr	r6, [pc, #40]	; (80c60 <__libc_init_array+0x48>)
   80c36:	4d0b      	ldr	r5, [pc, #44]	; (80c64 <__libc_init_array+0x4c>)
   80c38:	f000 f8e6 	bl	80e08 <_init>
   80c3c:	1b76      	subs	r6, r6, r5
   80c3e:	10b6      	asrs	r6, r6, #2
   80c40:	bf18      	it	ne
   80c42:	2400      	movne	r4, #0
   80c44:	d006      	beq.n	80c54 <__libc_init_array+0x3c>
   80c46:	3401      	adds	r4, #1
   80c48:	f855 3b04 	ldr.w	r3, [r5], #4
   80c4c:	4798      	blx	r3
   80c4e:	42a6      	cmp	r6, r4
   80c50:	d1f9      	bne.n	80c46 <__libc_init_array+0x2e>
   80c52:	bd70      	pop	{r4, r5, r6, pc}
   80c54:	bd70      	pop	{r4, r5, r6, pc}
   80c56:	bf00      	nop
   80c58:	00080e14 	.word	0x00080e14
   80c5c:	00080e14 	.word	0x00080e14
   80c60:	00080e1c 	.word	0x00080e1c
   80c64:	00080e14 	.word	0x00080e14

00080c68 <register_fini>:
   80c68:	4b02      	ldr	r3, [pc, #8]	; (80c74 <register_fini+0xc>)
   80c6a:	b113      	cbz	r3, 80c72 <register_fini+0xa>
   80c6c:	4802      	ldr	r0, [pc, #8]	; (80c78 <register_fini+0x10>)
   80c6e:	f000 b805 	b.w	80c7c <atexit>
   80c72:	4770      	bx	lr
   80c74:	00000000 	.word	0x00000000
   80c78:	00080c89 	.word	0x00080c89

00080c7c <atexit>:
   80c7c:	2300      	movs	r3, #0
   80c7e:	4601      	mov	r1, r0
   80c80:	461a      	mov	r2, r3
   80c82:	4618      	mov	r0, r3
   80c84:	f000 b81e 	b.w	80cc4 <__register_exitproc>

00080c88 <__libc_fini_array>:
   80c88:	b538      	push	{r3, r4, r5, lr}
   80c8a:	4c0a      	ldr	r4, [pc, #40]	; (80cb4 <__libc_fini_array+0x2c>)
   80c8c:	4d0a      	ldr	r5, [pc, #40]	; (80cb8 <__libc_fini_array+0x30>)
   80c8e:	1b64      	subs	r4, r4, r5
   80c90:	10a4      	asrs	r4, r4, #2
   80c92:	d00a      	beq.n	80caa <__libc_fini_array+0x22>
   80c94:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80c98:	3b01      	subs	r3, #1
   80c9a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80c9e:	3c01      	subs	r4, #1
   80ca0:	f855 3904 	ldr.w	r3, [r5], #-4
   80ca4:	4798      	blx	r3
   80ca6:	2c00      	cmp	r4, #0
   80ca8:	d1f9      	bne.n	80c9e <__libc_fini_array+0x16>
   80caa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80cae:	f000 b8b5 	b.w	80e1c <_fini>
   80cb2:	bf00      	nop
   80cb4:	00080e2c 	.word	0x00080e2c
   80cb8:	00080e28 	.word	0x00080e28

00080cbc <__retarget_lock_acquire_recursive>:
   80cbc:	4770      	bx	lr
   80cbe:	bf00      	nop

00080cc0 <__retarget_lock_release_recursive>:
   80cc0:	4770      	bx	lr
   80cc2:	bf00      	nop

00080cc4 <__register_exitproc>:
   80cc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80cc8:	4d2c      	ldr	r5, [pc, #176]	; (80d7c <__register_exitproc+0xb8>)
   80cca:	4606      	mov	r6, r0
   80ccc:	6828      	ldr	r0, [r5, #0]
   80cce:	4698      	mov	r8, r3
   80cd0:	460f      	mov	r7, r1
   80cd2:	4691      	mov	r9, r2
   80cd4:	f7ff fff2 	bl	80cbc <__retarget_lock_acquire_recursive>
   80cd8:	4b29      	ldr	r3, [pc, #164]	; (80d80 <__register_exitproc+0xbc>)
   80cda:	681c      	ldr	r4, [r3, #0]
   80cdc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80ce0:	2b00      	cmp	r3, #0
   80ce2:	d03e      	beq.n	80d62 <__register_exitproc+0x9e>
   80ce4:	685a      	ldr	r2, [r3, #4]
   80ce6:	2a1f      	cmp	r2, #31
   80ce8:	dc1c      	bgt.n	80d24 <__register_exitproc+0x60>
   80cea:	f102 0e01 	add.w	lr, r2, #1
   80cee:	b176      	cbz	r6, 80d0e <__register_exitproc+0x4a>
   80cf0:	2101      	movs	r1, #1
   80cf2:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80cf6:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80cfa:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80cfe:	4091      	lsls	r1, r2
   80d00:	4308      	orrs	r0, r1
   80d02:	2e02      	cmp	r6, #2
   80d04:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80d08:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80d0c:	d023      	beq.n	80d56 <__register_exitproc+0x92>
   80d0e:	3202      	adds	r2, #2
   80d10:	f8c3 e004 	str.w	lr, [r3, #4]
   80d14:	6828      	ldr	r0, [r5, #0]
   80d16:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80d1a:	f7ff ffd1 	bl	80cc0 <__retarget_lock_release_recursive>
   80d1e:	2000      	movs	r0, #0
   80d20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d24:	4b17      	ldr	r3, [pc, #92]	; (80d84 <__register_exitproc+0xc0>)
   80d26:	b30b      	cbz	r3, 80d6c <__register_exitproc+0xa8>
   80d28:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80d2c:	f3af 8000 	nop.w
   80d30:	4603      	mov	r3, r0
   80d32:	b1d8      	cbz	r0, 80d6c <__register_exitproc+0xa8>
   80d34:	2000      	movs	r0, #0
   80d36:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80d3a:	f04f 0e01 	mov.w	lr, #1
   80d3e:	6058      	str	r0, [r3, #4]
   80d40:	6019      	str	r1, [r3, #0]
   80d42:	4602      	mov	r2, r0
   80d44:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80d48:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80d4c:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80d50:	2e00      	cmp	r6, #0
   80d52:	d0dc      	beq.n	80d0e <__register_exitproc+0x4a>
   80d54:	e7cc      	b.n	80cf0 <__register_exitproc+0x2c>
   80d56:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80d5a:	4301      	orrs	r1, r0
   80d5c:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80d60:	e7d5      	b.n	80d0e <__register_exitproc+0x4a>
   80d62:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80d66:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80d6a:	e7bb      	b.n	80ce4 <__register_exitproc+0x20>
   80d6c:	6828      	ldr	r0, [r5, #0]
   80d6e:	f7ff ffa7 	bl	80cc0 <__retarget_lock_release_recursive>
   80d72:	f04f 30ff 	mov.w	r0, #4294967295
   80d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80d7a:	bf00      	nop
   80d7c:	20000430 	.word	0x20000430
   80d80:	00080e04 	.word	0x00080e04
   80d84:	00000000 	.word	0x00000000
   80d88:	304e4143 	.word	0x304e4143
   80d8c:	73656d20 	.word	0x73656d20
   80d90:	65676173 	.word	0x65676173
   80d94:	72726120 	.word	0x72726120
   80d98:	64657669 	.word	0x64657669
   80d9c:	206e6920 	.word	0x206e6920
   80da0:	2d6e6f6e 	.word	0x2d6e6f6e
   80da4:	64657375 	.word	0x64657375
   80da8:	69616d20 	.word	0x69616d20
   80dac:	786f626c 	.word	0x786f626c
   80db0:	00000d0a 	.word	0x00000d0a
   80db4:	3a636461 	.word	0x3a636461
   80db8:	0a642520 	.word	0x0a642520
   80dbc:	0000000d 	.word	0x0000000d
   80dc0:	65646f4e 	.word	0x65646f4e
   80dc4:	0d0a3220 	.word	0x0d0a3220
   80dc8:	00000000 	.word	0x00000000
   80dcc:	726f6373 	.word	0x726f6373
   80dd0:	25203a65 	.word	0x25203a65
   80dd4:	0d0a2064 	.word	0x0d0a2064
   80dd8:	00000000 	.word	0x00000000
   80ddc:	6c756e28 	.word	0x6c756e28
   80de0:	0000296c 	.word	0x0000296c
   80de4:	3a525245 	.word	0x3a525245
   80de8:	52415520 	.word	0x52415520
   80dec:	58522054 	.word	0x58522054
   80df0:	66756220 	.word	0x66756220
   80df4:	20726566 	.word	0x20726566
   80df8:	66207369 	.word	0x66207369
   80dfc:	0a6c6c75 	.word	0x0a6c6c75
   80e00:	0000000d 	.word	0x0000000d

00080e04 <_global_impure_ptr>:
   80e04:	20000008                                ... 

00080e08 <_init>:
   80e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e0a:	bf00      	nop
   80e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80e0e:	bc08      	pop	{r3}
   80e10:	469e      	mov	lr, r3
   80e12:	4770      	bx	lr

00080e14 <__init_array_start>:
   80e14:	00080c69 	.word	0x00080c69

00080e18 <__frame_dummy_init_array_entry>:
   80e18:	00080119                                ....

00080e1c <_fini>:
   80e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80e1e:	bf00      	nop
   80e20:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80e22:	bc08      	pop	{r3}
   80e24:	469e      	mov	lr, r3
   80e26:	4770      	bx	lr

00080e28 <__fini_array_start>:
   80e28:	000800f5 	.word	0x000800f5
