0.7
2020.2
Oct 19 2021
03:16:22
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1719571437,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.srcs/sim_1/new/tb_Zynq.v,,design_1_wrapper,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v,1719497940,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v,,pmod_concat,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v,1719497150,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/sim/design_1_PmodOLEDrgb_0_1.v,,PmodOLEDrgb_v1_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd,1719497151,vhdl,,,,pmodoledrgb_axi_gpio_0_1,,,,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd,1719497151,vhdl,,,,pmodoledrgb_axi_quad_spi_0_0,,,,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v,1719497151,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v,,PmodOLEDrgb_pmod_bridge_0_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/sim/design_1_PmodOLEDrgb_0_1.v,1719497150,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_quadrature_encoder_0_0/sim/design_1_quadrature_encoder_0_0.v,,design_1_PmodOLEDrgb_0_1,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,1719571440,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/sim/design_1.v,,design_1_auto_pc_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,1719497149,vhdl,,,,design_1_axi_gpio_0_0,,,,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,1719497149,vhdl,,,,design_1_axi_gpio_0_1,,,,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,1719571438,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,,design_1_processing_system7_0_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_quadrature_encoder_0_0/sim/design_1_quadrature_encoder_0_0.v,1719572317,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,,design_1_quadrature_encoder_0_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,1719571439,vhdl,,,,design_1_rst_ps7_0_50m_0,,,,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1719571439,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v,,design_1_xbar_0,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/sim/design_1.v,1719571437,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1;design_1_ps7_0_axi_periph_0;m00_couplers_imp_15SPJYW;m01_couplers_imp_XU9C55;m02_couplers_imp_14WQB4R;m03_couplers_imp_YFYJ3U;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.srcs/sim_1/new/tb_Zynq.v,1719497564,verilog,,,,tb_Zynq,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
C:/consegna/vivado/quadrature_encoder/quadrature_encoder.srcs/sources_1/new/quadrature_encoder.v,1719572141,verilog,,C:/consegna/vivado/quadrature_encoder/quadrature_encoder.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,,quadrature_encoder,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;uvm;xilinx_vip,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
