
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102807                       # Number of seconds simulated
sim_ticks                                102806960241                       # Number of ticks simulated
final_tick                               632444677551                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 126870                       # Simulator instruction rate (inst/s)
host_op_rate                                   160187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5902136                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902764                       # Number of bytes of host memory used
host_seconds                                 17418.60                       # Real time elapsed on the host
sim_insts                                  2209904804                       # Number of instructions simulated
sim_ops                                    2790225910                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       781184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       243968                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1028352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       790144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            790144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1906                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8034                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6173                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6173                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7598552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2373069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10002747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7685705                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7685705                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7685705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7598552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2373069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               17688452                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               246539474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21387142                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17423919                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906906                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8434927                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8104425                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230905                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86416                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192945464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120295324                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21387142                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10335330                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25419326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5675271                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7394971                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11799446                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904401                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    229500055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.634039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.005004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204080729     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2721863      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133006      0.93%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2292375      1.00%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1956306      0.85%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1089928      0.47%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746516      0.33%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1941744      0.85%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12537588      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    229500055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086749                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.487935                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190687576                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9691811                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25269928                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116982                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3733754                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642285                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6540                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145230542                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51784                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3733754                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190946681                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6507153                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2064361                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25134769                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1113325                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145016944                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          227                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        430097                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       556234                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2498                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202905597                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675831753                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675831753                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34454891                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32531                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16450                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3590733                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13957653                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293803                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1728804                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144498327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32529                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137150093                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79175                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20042130                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41471104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    229500055                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597604                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302642                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171651259     74.79%     74.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24377504     10.62%     85.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12306062      5.36%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7990398      3.48%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6581534      2.87%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582990      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3177162      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779955      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53191      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    229500055                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962693     75.24%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        147332     11.52%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169452     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113719939     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006823      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13605584      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7801667      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137150093                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556301                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1279477                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009329                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    505158893                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164573692                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133345797                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138429570                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       147300                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1806053                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          709                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131465                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3733754                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5778627                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       303299                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144530856                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13957653                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841031                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16449                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        238627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12489                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          709                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1136928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063187                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2200115                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134568701                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477344                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581392                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21278691                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209025                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801347                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545830                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133349026                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133345797                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79194816                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213472045                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540870                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.370984                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22073483                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927879                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    225766301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.542447                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.396258                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    175995923     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23321730     10.33%     88.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10819343      4.79%     93.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820283      2.14%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657454      1.62%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543434      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534259      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1098442      0.49%     98.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2975433      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    225766301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2975433                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367330714                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292813510                       # The number of ROB writes
system.switch_cpus0.timesIdled                2837253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17039419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.465395                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.465395                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405615                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405615                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608349766                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183743820                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137898569                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               246539474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22114784                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18148348                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2068592                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9278783                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8700907                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2206579                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96841                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    198223656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121294816                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22114784                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10907486                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26157126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5738196                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5053127                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11990856                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2059318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233085632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.638538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.001062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206928506     88.78%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1947969      0.84%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3525689      1.51%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2085157      0.89%     92.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1709722      0.73%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1527597      0.66%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          843592      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2098402      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12418998      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233085632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089701                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491989                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       196593273                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6696647                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26079560                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        64703                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3651446                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3633594                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     148766288                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3651446                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       196885593                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         680517                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5124944                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25835049                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       908080                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     148717055                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         99138                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       524052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    209518951                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    690178071                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    690178071                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177967396                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31551527                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35404                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17725                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2628911                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13833283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7442165                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        72398                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1683538                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147584051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35403                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        140715502                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        65860                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17494006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36173960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233085632                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603707                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.290609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174493548     74.86%     74.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23314473     10.00%     84.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12201568      5.23%     90.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8597494      3.69%     93.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8603624      3.69%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3078825      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2349068      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       273874      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       173158      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233085632                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51585     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167959     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       157038     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118737779     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1924617      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17679      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12612209      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7423218      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     140715502                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570763                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             376582                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    514959073                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    165113700                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138314013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     141092084                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       285970                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2269316                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        88685                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3651446                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         476098                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55709                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147619454                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15817                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13833283                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7442165                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17725                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1190649                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082755                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2273404                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139110798                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12516104                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1604699                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19939317                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19713683                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7423213                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564254                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138314077                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138314013                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80947806                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220472090                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.561022                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367157                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103474742                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127547033                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20072626                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2086040                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229434186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177362230     77.30%     77.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25401743     11.07%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9743627      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5128905      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4356580      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2066037      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       977460      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1530776      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2866828      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229434186                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103474742                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127547033                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18917447                       # Number of memory references committed
system.switch_cpus1.commit.loads             11563967                       # Number of loads committed
system.switch_cpus1.commit.membars              17678                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18505752                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114825090                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2638000                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2866828                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374187017                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298890781                       # The number of ROB writes
system.switch_cpus1.timesIdled                2926329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13453842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103474742                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127547033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103474742                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.382605                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.382605                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419709                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419709                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       625496674                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      193208262                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137728139                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35356                       # number of misc regfile writes
system.l20.replacements                          6113                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1081029                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38881                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.803529                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11966.219915                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.631307                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3109.788482                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             8.284312                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17674.075985                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.365180                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000294                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094903                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000253                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.539370                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        89077                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  89077                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37288                       # number of Writeback hits
system.l20.Writeback_hits::total                37288                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        89077                       # number of demand (read+write) hits
system.l20.demand_hits::total                   89077                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        89077                       # number of overall hits
system.l20.overall_hits::total                  89077                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6103                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6113                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6103                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6113                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6103                       # number of overall misses
system.l20.overall_misses::total                 6113                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1934386                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1248186593                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1250120979                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1934386                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1248186593                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1250120979                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1934386                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1248186593                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1250120979                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95180                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95190                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37288                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37288                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95180                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95190                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95180                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95190                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064121                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.064219                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064121                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.064219                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064121                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.064219                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204520.169261                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204502.041387                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204520.169261                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204502.041387                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 193438.600000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204520.169261                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204502.041387                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4397                       # number of writebacks
system.l20.writebacks::total                     4397                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6103                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6113                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6103                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6113                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6103                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6113                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    882200502                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    883535221                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    882200502                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    883535221                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1334719                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    882200502                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    883535221                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064121                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.064219                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064121                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.064219                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064121                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.064219                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144551.941996                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144533.816620                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144551.941996                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144533.816620                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 133471.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144551.941996                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144533.816620                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1921                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          391825                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34689                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.295367                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         9394.270993                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.035903                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   975.604517                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           155.535746                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         22228.552841                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.286690                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000428                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029773                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.004747                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.678362                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        31975                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31976                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10656                       # number of Writeback hits
system.l21.Writeback_hits::total                10656                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        31975                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31976                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        31975                       # number of overall hits
system.l21.overall_hits::total                  31976                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1906                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1921                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1906                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1921                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1906                       # number of overall misses
system.l21.overall_misses::total                 1921                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2874643                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    390049886                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      392924529                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2874643                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    390049886                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       392924529                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2874643                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    390049886                       # number of overall miss cycles
system.l21.overall_miss_latency::total      392924529                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33881                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33897                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10656                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10656                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33881                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33897                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33881                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33897                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.056256                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.056672                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.056256                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.056672                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.056256                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.056672                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 191642.866667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204643.172088                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204541.660073                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 191642.866667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204643.172088                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204541.660073                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 191642.866667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204643.172088                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204541.660073                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1776                       # number of writebacks
system.l21.writebacks::total                     1776                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1906                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1921                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1906                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1921                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1906                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1921                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1972828                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    275404495                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    277377323                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1972828                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    275404495                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    277377323                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1972828                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    275404495                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    277377323                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.056256                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.056672                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.056256                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.056672                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.056256                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.056672                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131521.866667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144493.439140                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144392.151484                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131521.866667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144493.439140                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144392.151484                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131521.866667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144493.439140                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144392.151484                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.631301                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011807086                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849738.731261                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.631301                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015435                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876012                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11799436                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11799436                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11799436                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11799436                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11799436                       # number of overall hits
system.cpu0.icache.overall_hits::total       11799436                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2122386                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2122386                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2122386                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2122386                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11799446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11799446                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11799446                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11799446                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11799446                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11799446                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 212238.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 212238.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 212238.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2017386                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2017386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2017386                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 201738.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 201738.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95180                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966142                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95436                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2000.986441                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.585238                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.414762                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916349                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083651                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382018                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382018                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677242                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677242                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16309                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059260                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059260                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       396582                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       396582                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           70                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       396652                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        396652                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       396652                       # number of overall misses
system.cpu0.dcache.overall_misses::total       396652                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34097650297                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34097650297                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7858689                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7858689                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34105508986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34105508986                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34105508986                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34105508986                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10778600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10778600                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18455912                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18455912                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18455912                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18455912                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036793                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036793                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021492                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021492                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021492                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021492                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 85978.814714                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 85978.814714                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 112266.985714                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 112266.985714                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 85983.453975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85983.453975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 85983.453975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85983.453975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37288                       # number of writebacks
system.cpu0.dcache.writebacks::total            37288                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301402                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301472                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301472                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301472                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301472                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95180                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95180                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95180                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95180                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95180                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7341940066                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7341940066                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7341940066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7341940066                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7341940066                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7341940066                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008830                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005157                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005157                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005157                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005157                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77137.424522                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77137.424522                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77137.424522                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77137.424522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77137.424522                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77137.424522                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.035509                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018428553                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204390.807359                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.035509                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024095                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738839                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11990840                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11990840                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11990840                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11990840                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11990840                       # number of overall hits
system.cpu1.icache.overall_hits::total       11990840                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3231183                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3231183                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3231183                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3231183                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3231183                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3231183                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11990856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11990856                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11990856                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11990856                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11990856                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11990856                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 201948.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 201948.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 201948.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 201948.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 201948.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 201948.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3063243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3063243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3063243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3063243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3063243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3063243                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191452.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191452.687500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191452.687500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191452.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191452.687500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191452.687500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33881                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163910475                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34137                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4801.548906                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.442249                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.557751                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904071                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095929                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9327619                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9327619                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7318123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7318123                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17708                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17708                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17678                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17678                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16645742                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16645742                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16645742                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16645742                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87129                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87129                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87129                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87129                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87129                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87129                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7416130738                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7416130738                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7416130738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7416130738                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7416130738                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7416130738                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9414748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9414748                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7318123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7318123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17678                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16732871                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16732871                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16732871                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16732871                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009255                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009255                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005207                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005207                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005207                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005207                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85116.674563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85116.674563                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 85116.674563                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85116.674563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 85116.674563                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85116.674563                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10656                       # number of writebacks
system.cpu1.dcache.writebacks::total            10656                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53248                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53248                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53248                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53248                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53248                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53248                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33881                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33881                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33881                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33881                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33881                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2493875356                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2493875356                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2493875356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2493875356                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2493875356                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2493875356                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73606.899324                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73606.899324                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73606.899324                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73606.899324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73606.899324                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73606.899324                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
