example-0: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out



================================================================
example-1: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
 always @(a, b)
 case({a,b})
 2'b00: out = 1'b0;
 2'b01: out = 1'b0;
 2'b10: out = 1'b0;
 2'b11: out = 1'b1;
 default: out = 1'b0;
 endcase


================================================================
example-2: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
always@(a, b, out)
begin
out <= a & b;
end


================================================================
example-3: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
assign out = a & b;


================================================================
example-4: 
// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

reg out;
always @(a or b)
	begin
	if (a&b)
	out = 1;
	else
	out = 0;
	end

================================================================
