   1              	 .cpu cortex-m3
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "pio.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .section .text.pio_pull_up,"ax",%progbits
  27              	 .align 1
  28              	 .global pio_pull_up
  29              	 .syntax unified
  30              	 .thumb
  31              	 .thumb_func
  32              	 .fpu softvfp
  34              	pio_pull_up:
  35              	.LFB69:
  36              	 .file 1 ".././hal/sam3u1c/pio.c"
   1:.././hal/sam3u1c/pio.c **** /**
   2:.././hal/sam3u1c/pio.c ****  * \file
   3:.././hal/sam3u1c/pio.c ****  *
   4:.././hal/sam3u1c/pio.c ****  * \brief Parallel Input/Output (PIO) Controller driver for SAM.
   5:.././hal/sam3u1c/pio.c ****  *
   6:.././hal/sam3u1c/pio.c ****  * Copyright (c) 2011 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/pio.c ****  *
   8:.././hal/sam3u1c/pio.c ****  * \asf_license_start
   9:.././hal/sam3u1c/pio.c ****  *
  10:.././hal/sam3u1c/pio.c ****  * \page License
  11:.././hal/sam3u1c/pio.c ****  *
  12:.././hal/sam3u1c/pio.c ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/pio.c ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/pio.c ****  *
  15:.././hal/sam3u1c/pio.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/pio.c ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/pio.c ****  *
  18:.././hal/sam3u1c/pio.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/pio.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/pio.c ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/pio.c ****  *
  22:.././hal/sam3u1c/pio.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/pio.c ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/pio.c ****  *
  25:.././hal/sam3u1c/pio.c ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/pio.c ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/pio.c ****  *
  28:.././hal/sam3u1c/pio.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/pio.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/pio.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/pio.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/pio.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/pio.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/pio.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/pio.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/pio.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/pio.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/pio.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/pio.c ****  *
  40:.././hal/sam3u1c/pio.c ****  * \asf_license_stop
  41:.././hal/sam3u1c/pio.c ****  *
  42:.././hal/sam3u1c/pio.c ****  */
  43:.././hal/sam3u1c/pio.c **** 
  44:.././hal/sam3u1c/pio.c **** #include "pio.h"
  45:.././hal/sam3u1c/pio.c **** 
  46:.././hal/sam3u1c/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
  47:.././hal/sam3u1c/pio.c **** #  define PIO_WPMR_WPKEY_PASSWD PIO_WPMR_WPKEY(0x50494Fu)
  48:.././hal/sam3u1c/pio.c **** #endif
  49:.././hal/sam3u1c/pio.c **** 
  50:.././hal/sam3u1c/pio.c **** /**
  51:.././hal/sam3u1c/pio.c ****  * \defgroup sam_drivers_pio_group Peripheral Parallel Input/Output (PIO) Controller
  52:.././hal/sam3u1c/pio.c ****  *
  53:.././hal/sam3u1c/pio.c ****  * \par Purpose
  54:.././hal/sam3u1c/pio.c ****  *
  55:.././hal/sam3u1c/pio.c ****  * The Parallel Input/Output Controller (PIO) manages up to 32 fully
  56:.././hal/sam3u1c/pio.c ****  * programmable input/output lines. Each I/O line may be dedicated as a
  57:.././hal/sam3u1c/pio.c ****  * general-purpose I/O or be assigned to a function of an embedded peripheral.
  58:.././hal/sam3u1c/pio.c ****  * This assures effective optimization of the pins of a product.
  59:.././hal/sam3u1c/pio.c ****  *
  60:.././hal/sam3u1c/pio.c ****  * @{
  61:.././hal/sam3u1c/pio.c ****  */
  62:.././hal/sam3u1c/pio.c **** 
  63:.././hal/sam3u1c/pio.c **** #ifndef FREQ_SLOW_CLOCK_EXT
  64:.././hal/sam3u1c/pio.c **** /* External slow clock frequency (hz) */
  65:.././hal/sam3u1c/pio.c **** #define FREQ_SLOW_CLOCK_EXT 32768
  66:.././hal/sam3u1c/pio.c **** #endif
  67:.././hal/sam3u1c/pio.c **** 
  68:.././hal/sam3u1c/pio.c **** /**
  69:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO internal pull-up.
  70:.././hal/sam3u1c/pio.c ****  *
  71:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
  72:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  73:.././hal/sam3u1c/pio.c ****  * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
  74:.././hal/sam3u1c/pio.c ****  * configured.
  75:.././hal/sam3u1c/pio.c ****  */
  76:.././hal/sam3u1c/pio.c **** void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
  77:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_up_enable)
  78:.././hal/sam3u1c/pio.c **** {
  37              	 .loc 1 78 0
  38              	 .cfi_startproc
  39              	 
  40              	 
  41              	 
  42 0000 80B4     	 push {r7}
  43              	.LCFI0:
  44              	 .cfi_def_cfa_offset 4
  45              	 .cfi_offset 7,-4
  46 0002 85B0     	 sub sp,sp,#20
  47              	.LCFI1:
  48              	 .cfi_def_cfa_offset 24
  49 0004 00AF     	 add r7,sp,#0
  50              	.LCFI2:
  51              	 .cfi_def_cfa_register 7
  52 0006 F860     	 str r0,[r7,#12]
  53 0008 B960     	 str r1,[r7,#8]
  54 000a 7A60     	 str r2,[r7,#4]
  79:.././hal/sam3u1c/pio.c **** 	/* Enable the pull-up(s) if necessary */
  80:.././hal/sam3u1c/pio.c **** 	if (ul_pull_up_enable) {
  55              	 .loc 1 80 0
  56 000c 7B68     	 ldr r3,[r7,#4]
  57 000e 002B     	 cmp r3,#0
  58 0010 03D0     	 beq .L2
  81:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PUER = ul_mask;
  59              	 .loc 1 81 0
  60 0012 FB68     	 ldr r3,[r7,#12]
  61 0014 BA68     	 ldr r2,[r7,#8]
  62 0016 5A66     	 str r2,[r3,#100]
  82:.././hal/sam3u1c/pio.c **** 	} else {
  83:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PUDR = ul_mask;
  84:.././hal/sam3u1c/pio.c **** 	}
  85:.././hal/sam3u1c/pio.c **** }
  63              	 .loc 1 85 0
  64 0018 02E0     	 b .L4
  65              	.L2:
  83:.././hal/sam3u1c/pio.c **** 	}
  66              	 .loc 1 83 0
  67 001a FB68     	 ldr r3,[r7,#12]
  68 001c BA68     	 ldr r2,[r7,#8]
  69 001e 1A66     	 str r2,[r3,#96]
  70              	.L4:
  71              	 .loc 1 85 0
  72 0020 00BF     	 nop
  73 0022 1437     	 adds r7,r7,#20
  74              	.LCFI3:
  75              	 .cfi_def_cfa_offset 4
  76 0024 BD46     	 mov sp,r7
  77              	.LCFI4:
  78              	 .cfi_def_cfa_register 13
  79              	 
  80 0026 80BC     	 pop {r7}
  81              	.LCFI5:
  82              	 .cfi_restore 7
  83              	 .cfi_def_cfa_offset 0
  84 0028 7047     	 bx lr
  85              	 .cfi_endproc
  86              	.LFE69:
  88              	 .section .text.pio_set_debounce_filter,"ax",%progbits
  89              	 .align 1
  90              	 .global pio_set_debounce_filter
  91              	 .syntax unified
  92              	 .thumb
  93              	 .thumb_func
  94              	 .fpu softvfp
  96              	pio_set_debounce_filter:
  97              	.LFB70:
  86:.././hal/sam3u1c/pio.c **** 
  87:.././hal/sam3u1c/pio.c **** /**
  88:.././hal/sam3u1c/pio.c ****  * \brief Configure Glitch or Debouncing filter for the specified input(s).
  89:.././hal/sam3u1c/pio.c ****  *
  90:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
  91:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  92:.././hal/sam3u1c/pio.c ****  * \param ul_cut_off Cuts off frequency for debouncing filter.
  93:.././hal/sam3u1c/pio.c ****  */
  94:.././hal/sam3u1c/pio.c **** void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
  95:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_cut_off)
  96:.././hal/sam3u1c/pio.c **** {
  98              	 .loc 1 96 0
  99              	 .cfi_startproc
 100              	 
 101              	 
 102              	 
 103 0000 80B4     	 push {r7}
 104              	.LCFI6:
 105              	 .cfi_def_cfa_offset 4
 106              	 .cfi_offset 7,-4
 107 0002 85B0     	 sub sp,sp,#20
 108              	.LCFI7:
 109              	 .cfi_def_cfa_offset 24
 110 0004 00AF     	 add r7,sp,#0
 111              	.LCFI8:
 112              	 .cfi_def_cfa_register 7
 113 0006 F860     	 str r0,[r7,#12]
 114 0008 B960     	 str r1,[r7,#8]
 115 000a 7A60     	 str r2,[r7,#4]
  97:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
  98:.././hal/sam3u1c/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
  99:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IFSCER = ul_mask;
 100:.././hal/sam3u1c/pio.c **** #elif (SAM3XA || SAM3U)
 101:.././hal/sam3u1c/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
 102:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_DIFSR = ul_mask;
 116              	 .loc 1 102 0
 117 000c FB68     	 ldr r3,[r7,#12]
 118 000e BA68     	 ldr r2,[r7,#8]
 119 0010 C3F88420 	 str r2,[r3,#132]
 103:.././hal/sam3u1c/pio.c **** #else
 104:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 105:.././hal/sam3u1c/pio.c **** #endif
 106:.././hal/sam3u1c/pio.c **** 
 107:.././hal/sam3u1c/pio.c **** 	/*
 108:.././hal/sam3u1c/pio.c **** 	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
 109:.././hal/sam3u1c/pio.c **** 	 * programmable Divided Slow Clock:
 110:.././hal/sam3u1c/pio.c **** 	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
 111:.././hal/sam3u1c/pio.c **** 	 */
 112:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
 120              	 .loc 1 112 0
 121 0014 7B68     	 ldr r3,[r7,#4]
 122 0016 5B00     	 lsls r3,r3,#1
 123 0018 4FF40042 	 mov r2,#32768
 124 001c B2FBF3F3 	 udiv r3,r2,r3
 125 0020 013B     	 subs r3,r3,#1
 126 0022 C3F30D02 	 ubfx r2,r3,#0,#14
 127 0026 FB68     	 ldr r3,[r7,#12]
 128 0028 C3F88C20 	 str r2,[r3,#140]
 113:.././hal/sam3u1c/pio.c **** 			(2 * (ul_cut_off))) - 1);
 114:.././hal/sam3u1c/pio.c **** }
 129              	 .loc 1 114 0
 130 002c 00BF     	 nop
 131 002e 1437     	 adds r7,r7,#20
 132              	.LCFI9:
 133              	 .cfi_def_cfa_offset 4
 134 0030 BD46     	 mov sp,r7
 135              	.LCFI10:
 136              	 .cfi_def_cfa_register 13
 137              	 
 138 0032 80BC     	 pop {r7}
 139              	.LCFI11:
 140              	 .cfi_restore 7
 141              	 .cfi_def_cfa_offset 0
 142 0034 7047     	 bx lr
 143              	 .cfi_endproc
 144              	.LFE70:
 146              	 .section .text.pio_set,"ax",%progbits
 147              	 .align 1
 148              	 .global pio_set
 149              	 .syntax unified
 150              	 .thumb
 151              	 .thumb_func
 152              	 .fpu softvfp
 154              	pio_set:
 155              	.LFB71:
 115:.././hal/sam3u1c/pio.c **** 
 116:.././hal/sam3u1c/pio.c **** /**
 117:.././hal/sam3u1c/pio.c ****  * \brief Set a high output level on all the PIOs defined in ul_mask.
 118:.././hal/sam3u1c/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 119:.././hal/sam3u1c/pio.c ****  * controller will save the value if they are changed to outputs.
 120:.././hal/sam3u1c/pio.c ****  *
 121:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 122:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 123:.././hal/sam3u1c/pio.c ****  */
 124:.././hal/sam3u1c/pio.c **** void pio_set(Pio *p_pio, const uint32_t ul_mask)
 125:.././hal/sam3u1c/pio.c **** {
 156              	 .loc 1 125 0
 157              	 .cfi_startproc
 158              	 
 159              	 
 160              	 
 161 0000 80B4     	 push {r7}
 162              	.LCFI12:
 163              	 .cfi_def_cfa_offset 4
 164              	 .cfi_offset 7,-4
 165 0002 83B0     	 sub sp,sp,#12
 166              	.LCFI13:
 167              	 .cfi_def_cfa_offset 16
 168 0004 00AF     	 add r7,sp,#0
 169              	.LCFI14:
 170              	 .cfi_def_cfa_register 7
 171 0006 7860     	 str r0,[r7,#4]
 172 0008 3960     	 str r1,[r7]
 126:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 173              	 .loc 1 126 0
 174 000a 7B68     	 ldr r3,[r7,#4]
 175 000c 3A68     	 ldr r2,[r7]
 176 000e 1A63     	 str r2,[r3,#48]
 127:.././hal/sam3u1c/pio.c **** }
 177              	 .loc 1 127 0
 178 0010 00BF     	 nop
 179 0012 0C37     	 adds r7,r7,#12
 180              	.LCFI15:
 181              	 .cfi_def_cfa_offset 4
 182 0014 BD46     	 mov sp,r7
 183              	.LCFI16:
 184              	 .cfi_def_cfa_register 13
 185              	 
 186 0016 80BC     	 pop {r7}
 187              	.LCFI17:
 188              	 .cfi_restore 7
 189              	 .cfi_def_cfa_offset 0
 190 0018 7047     	 bx lr
 191              	 .cfi_endproc
 192              	.LFE71:
 194              	 .section .text.pio_clear,"ax",%progbits
 195              	 .align 1
 196              	 .global pio_clear
 197              	 .syntax unified
 198              	 .thumb
 199              	 .thumb_func
 200              	 .fpu softvfp
 202              	pio_clear:
 203              	.LFB72:
 128:.././hal/sam3u1c/pio.c **** 
 129:.././hal/sam3u1c/pio.c **** /**
 130:.././hal/sam3u1c/pio.c ****  * \brief Set a low output level on all the PIOs defined in ul_mask.
 131:.././hal/sam3u1c/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 132:.././hal/sam3u1c/pio.c ****  * controller will save the value if they are changed to outputs.
 133:.././hal/sam3u1c/pio.c ****  *
 134:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 135:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 136:.././hal/sam3u1c/pio.c ****  */
 137:.././hal/sam3u1c/pio.c **** void pio_clear(Pio *p_pio, const uint32_t ul_mask)
 138:.././hal/sam3u1c/pio.c **** {
 204              	 .loc 1 138 0
 205              	 .cfi_startproc
 206              	 
 207              	 
 208              	 
 209 0000 80B4     	 push {r7}
 210              	.LCFI18:
 211              	 .cfi_def_cfa_offset 4
 212              	 .cfi_offset 7,-4
 213 0002 83B0     	 sub sp,sp,#12
 214              	.LCFI19:
 215              	 .cfi_def_cfa_offset 16
 216 0004 00AF     	 add r7,sp,#0
 217              	.LCFI20:
 218              	 .cfi_def_cfa_register 7
 219 0006 7860     	 str r0,[r7,#4]
 220 0008 3960     	 str r1,[r7]
 139:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 221              	 .loc 1 139 0
 222 000a 7B68     	 ldr r3,[r7,#4]
 223 000c 3A68     	 ldr r2,[r7]
 224 000e 5A63     	 str r2,[r3,#52]
 140:.././hal/sam3u1c/pio.c **** }
 225              	 .loc 1 140 0
 226 0010 00BF     	 nop
 227 0012 0C37     	 adds r7,r7,#12
 228              	.LCFI21:
 229              	 .cfi_def_cfa_offset 4
 230 0014 BD46     	 mov sp,r7
 231              	.LCFI22:
 232              	 .cfi_def_cfa_register 13
 233              	 
 234 0016 80BC     	 pop {r7}
 235              	.LCFI23:
 236              	 .cfi_restore 7
 237              	 .cfi_def_cfa_offset 0
 238 0018 7047     	 bx lr
 239              	 .cfi_endproc
 240              	.LFE72:
 242              	 .section .text.pio_get,"ax",%progbits
 243              	 .align 1
 244              	 .global pio_get
 245              	 .syntax unified
 246              	 .thumb
 247              	 .thumb_func
 248              	 .fpu softvfp
 250              	pio_get:
 251              	.LFB73:
 141:.././hal/sam3u1c/pio.c **** 
 142:.././hal/sam3u1c/pio.c **** /**
 143:.././hal/sam3u1c/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin instance currently have
 144:.././hal/sam3u1c/pio.c ****  * a high level; otherwise returns 0. This method returns the actual value that
 145:.././hal/sam3u1c/pio.c ****  * is being read on the pin. To return the supposed output value of a pin, use
 146:.././hal/sam3u1c/pio.c ****  * pio_get_output_data_status() instead.
 147:.././hal/sam3u1c/pio.c ****  *
 148:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 149:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 150:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 151:.././hal/sam3u1c/pio.c ****  *
 152:.././hal/sam3u1c/pio.c ****  * \retval 1 at least one PIO currently has a high level.
 153:.././hal/sam3u1c/pio.c ****  * \retval 0 all PIOs have a low level.
 154:.././hal/sam3u1c/pio.c ****  */
 155:.././hal/sam3u1c/pio.c **** uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
 156:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 157:.././hal/sam3u1c/pio.c **** {
 252              	 .loc 1 157 0
 253              	 .cfi_startproc
 254              	 
 255              	 
 256              	 
 257 0000 80B4     	 push {r7}
 258              	.LCFI24:
 259              	 .cfi_def_cfa_offset 4
 260              	 .cfi_offset 7,-4
 261 0002 87B0     	 sub sp,sp,#28
 262              	.LCFI25:
 263              	 .cfi_def_cfa_offset 32
 264 0004 00AF     	 add r7,sp,#0
 265              	.LCFI26:
 266              	 .cfi_def_cfa_register 7
 267 0006 F860     	 str r0,[r7,#12]
 268 0008 B960     	 str r1,[r7,#8]
 269 000a 7A60     	 str r2,[r7,#4]
 158:.././hal/sam3u1c/pio.c **** 	uint32_t ul_reg;
 159:.././hal/sam3u1c/pio.c **** 
 160:.././hal/sam3u1c/pio.c **** 	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
 270              	 .loc 1 160 0
 271 000c BB68     	 ldr r3,[r7,#8]
 272 000e B3F1405F 	 cmp r3,#805306368
 273 0012 03D0     	 beq .L9
 274              	 .loc 1 160 0 is_stmt 0 discriminator 1
 275 0014 BB68     	 ldr r3,[r7,#8]
 276 0016 B3F1605F 	 cmp r3,#939524096
 277 001a 03D1     	 bne .L10
 278              	.L9:
 161:.././hal/sam3u1c/pio.c **** 		ul_reg = p_pio->PIO_ODSR;
 279              	 .loc 1 161 0 is_stmt 1
 280 001c FB68     	 ldr r3,[r7,#12]
 281 001e 9B6B     	 ldr r3,[r3,#56]
 282 0020 7B61     	 str r3,[r7,#20]
 283 0022 02E0     	 b .L11
 284              	.L10:
 162:.././hal/sam3u1c/pio.c **** 	} else {
 163:.././hal/sam3u1c/pio.c **** 		ul_reg = p_pio->PIO_PDSR;
 285              	 .loc 1 163 0
 286 0024 FB68     	 ldr r3,[r7,#12]
 287 0026 DB6B     	 ldr r3,[r3,#60]
 288 0028 7B61     	 str r3,[r7,#20]
 289              	.L11:
 164:.././hal/sam3u1c/pio.c **** 	}
 165:.././hal/sam3u1c/pio.c **** 
 166:.././hal/sam3u1c/pio.c **** 	if ((ul_reg & ul_mask) == 0) {
 290              	 .loc 1 166 0
 291 002a 7A69     	 ldr r2,[r7,#20]
 292 002c 7B68     	 ldr r3,[r7,#4]
 293 002e 1340     	 ands r3,r3,r2
 294 0030 002B     	 cmp r3,#0
 295 0032 01D1     	 bne .L12
 167:.././hal/sam3u1c/pio.c **** 		return 0;
 296              	 .loc 1 167 0
 297 0034 0023     	 movs r3,#0
 298 0036 00E0     	 b .L13
 299              	.L12:
 168:.././hal/sam3u1c/pio.c **** 	} else {
 169:.././hal/sam3u1c/pio.c **** 		return 1;
 300              	 .loc 1 169 0
 301 0038 0123     	 movs r3,#1
 302              	.L13:
 170:.././hal/sam3u1c/pio.c **** 	}
 171:.././hal/sam3u1c/pio.c **** }
 303              	 .loc 1 171 0
 304 003a 1846     	 mov r0,r3
 305 003c 1C37     	 adds r7,r7,#28
 306              	.LCFI27:
 307              	 .cfi_def_cfa_offset 4
 308 003e BD46     	 mov sp,r7
 309              	.LCFI28:
 310              	 .cfi_def_cfa_register 13
 311              	 
 312 0040 80BC     	 pop {r7}
 313              	.LCFI29:
 314              	 .cfi_restore 7
 315              	 .cfi_def_cfa_offset 0
 316 0042 7047     	 bx lr
 317              	 .cfi_endproc
 318              	.LFE73:
 320              	 .section .text.pio_set_peripheral,"ax",%progbits
 321              	 .align 1
 322              	 .global pio_set_peripheral
 323              	 .syntax unified
 324              	 .thumb
 325              	 .thumb_func
 326              	 .fpu softvfp
 328              	pio_set_peripheral:
 329              	.LFB74:
 172:.././hal/sam3u1c/pio.c **** 
 173:.././hal/sam3u1c/pio.c **** /**
 174:.././hal/sam3u1c/pio.c ****  * \brief Configure IO of a PIO controller as being controlled by a specific
 175:.././hal/sam3u1c/pio.c ****  * peripheral.
 176:.././hal/sam3u1c/pio.c ****  *
 177:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 178:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 179:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 180:.././hal/sam3u1c/pio.c ****  */
 181:.././hal/sam3u1c/pio.c **** void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
 182:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 183:.././hal/sam3u1c/pio.c **** {
 330              	 .loc 1 183 0
 331              	 .cfi_startproc
 332              	 
 333              	 
 334              	 
 335 0000 80B4     	 push {r7}
 336              	.LCFI30:
 337              	 .cfi_def_cfa_offset 4
 338              	 .cfi_offset 7,-4
 339 0002 87B0     	 sub sp,sp,#28
 340              	.LCFI31:
 341              	 .cfi_def_cfa_offset 32
 342 0004 00AF     	 add r7,sp,#0
 343              	.LCFI32:
 344              	 .cfi_def_cfa_register 7
 345 0006 F860     	 str r0,[r7,#12]
 346 0008 B960     	 str r1,[r7,#8]
 347 000a 7A60     	 str r2,[r7,#4]
 184:.././hal/sam3u1c/pio.c **** 	uint32_t ul_sr;
 185:.././hal/sam3u1c/pio.c **** 
 186:.././hal/sam3u1c/pio.c **** 	/* Disable interrupts on the pin(s) */
 187:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 348              	 .loc 1 187 0
 349 000c FB68     	 ldr r3,[r7,#12]
 350 000e 7A68     	 ldr r2,[r7,#4]
 351 0010 5A64     	 str r2,[r3,#68]
 188:.././hal/sam3u1c/pio.c **** 
 189:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 190:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 191:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 192:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 193:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 194:.././hal/sam3u1c/pio.c **** 
 195:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 196:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 197:.././hal/sam3u1c/pio.c **** 		break;
 198:.././hal/sam3u1c/pio.c **** 
 199:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 200:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 201:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 202:.././hal/sam3u1c/pio.c **** 
 203:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 204:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 205:.././hal/sam3u1c/pio.c **** 		break;
 206:.././hal/sam3u1c/pio.c **** #if (!SAMG)
 207:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_C:
 208:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 209:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 210:.././hal/sam3u1c/pio.c **** 
 211:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 212:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 213:.././hal/sam3u1c/pio.c **** 		break;
 214:.././hal/sam3u1c/pio.c **** 
 215:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_D:
 216:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 217:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 218:.././hal/sam3u1c/pio.c **** 
 219:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 220:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 221:.././hal/sam3u1c/pio.c **** 		break;
 222:.././hal/sam3u1c/pio.c **** #endif
 223:.././hal/sam3u1c/pio.c **** 		/* Other types are invalid in this function */
 224:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 225:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 226:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 227:.././hal/sam3u1c/pio.c **** 	case PIO_NOT_A_PIN:
 228:.././hal/sam3u1c/pio.c **** 		return;
 229:.././hal/sam3u1c/pio.c **** 	}
 230:.././hal/sam3u1c/pio.c **** #elif (SAM3XA|| SAM3U)
 231:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 352              	 .loc 1 231 0
 353 0012 BB68     	 ldr r3,[r7,#8]
 354 0014 B3F1805F 	 cmp r3,#268435456
 355 0018 1FD0     	 beq .L16
 356 001a B3F1805F 	 cmp r3,#268435456
 357 001e 05D8     	 bhi .L17
 358 0020 002B     	 cmp r3,#0
 359 0022 27D0     	 beq .L21
 360 0024 B3F1006F 	 cmp r3,#134217728
 361 0028 0AD0     	 beq .L19
 362 002a 1FE0     	 b .L15
 363              	.L17:
 364 002c B3F1405F 	 cmp r3,#805306368
 365 0030 20D0     	 beq .L21
 366 0032 B3F1605F 	 cmp r3,#939524096
 367 0036 1DD0     	 beq .L21
 368 0038 B3F1205F 	 cmp r3,#671088640
 369 003c 1AD0     	 beq .L21
 370 003e 15E0     	 b .L15
 371              	.L19:
 232:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 233:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 372              	 .loc 1 233 0
 373 0040 FB68     	 ldr r3,[r7,#12]
 374 0042 1B6F     	 ldr r3,[r3,#112]
 375 0044 7B61     	 str r3,[r7,#20]
 234:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
 376              	 .loc 1 234 0
 377 0046 FB68     	 ldr r3,[r7,#12]
 378 0048 1A6F     	 ldr r2,[r3,#112]
 379 004a 7B68     	 ldr r3,[r7,#4]
 380 004c D943     	 mvns r1,r3
 381 004e 7B69     	 ldr r3,[r7,#20]
 382 0050 0B40     	 ands r3,r3,r1
 383 0052 1A40     	 ands r2,r2,r3
 384 0054 FB68     	 ldr r3,[r7,#12]
 385 0056 1A67     	 str r2,[r3,#112]
 235:.././hal/sam3u1c/pio.c **** 		break;
 386              	 .loc 1 235 0
 387 0058 08E0     	 b .L15
 388              	.L16:
 236:.././hal/sam3u1c/pio.c **** 
 237:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 238:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 389              	 .loc 1 238 0
 390 005a FB68     	 ldr r3,[r7,#12]
 391 005c 1B6F     	 ldr r3,[r3,#112]
 392 005e 7B61     	 str r3,[r7,#20]
 239:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABSR = (ul_mask | ul_sr);
 393              	 .loc 1 239 0
 394 0060 7A68     	 ldr r2,[r7,#4]
 395 0062 7B69     	 ldr r3,[r7,#20]
 396 0064 1A43     	 orrs r2,r2,r3
 397 0066 FB68     	 ldr r3,[r7,#12]
 398 0068 1A67     	 str r2,[r3,#112]
 240:.././hal/sam3u1c/pio.c **** 		break;
 399              	 .loc 1 240 0
 400 006a 00BF     	 nop
 401              	.L15:
 241:.././hal/sam3u1c/pio.c **** 
 242:.././hal/sam3u1c/pio.c **** 		// other types are invalid in this function
 243:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 244:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 245:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 246:.././hal/sam3u1c/pio.c **** 	case PIO_NOT_A_PIN:
 247:.././hal/sam3u1c/pio.c **** 		return;
 248:.././hal/sam3u1c/pio.c **** 	}
 249:.././hal/sam3u1c/pio.c **** #else
 250:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 251:.././hal/sam3u1c/pio.c **** #endif
 252:.././hal/sam3u1c/pio.c **** 
 253:.././hal/sam3u1c/pio.c **** 	/* Remove the pins from under the control of PIO */
 254:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PDR = ul_mask;
 402              	 .loc 1 254 0
 403 006c FB68     	 ldr r3,[r7,#12]
 404 006e 7A68     	 ldr r2,[r7,#4]
 405 0070 5A60     	 str r2,[r3,#4]
 406 0072 00E0     	 b .L14
 407              	.L21:
 247:.././hal/sam3u1c/pio.c **** 	}
 408              	 .loc 1 247 0
 409 0074 00BF     	 nop
 410              	.L14:
 255:.././hal/sam3u1c/pio.c **** }
 411              	 .loc 1 255 0
 412 0076 1C37     	 adds r7,r7,#28
 413              	.LCFI33:
 414              	 .cfi_def_cfa_offset 4
 415 0078 BD46     	 mov sp,r7
 416              	.LCFI34:
 417              	 .cfi_def_cfa_register 13
 418              	 
 419 007a 80BC     	 pop {r7}
 420              	.LCFI35:
 421              	 .cfi_restore 7
 422              	 .cfi_def_cfa_offset 0
 423 007c 7047     	 bx lr
 424              	 .cfi_endproc
 425              	.LFE74:
 427              	 .section .text.pio_set_input,"ax",%progbits
 428              	 .align 1
 429              	 .global pio_set_input
 430              	 .syntax unified
 431              	 .thumb
 432              	 .thumb_func
 433              	 .fpu softvfp
 435              	pio_set_input:
 436              	.LFB75:
 256:.././hal/sam3u1c/pio.c **** 
 257:.././hal/sam3u1c/pio.c **** /**
 258:.././hal/sam3u1c/pio.c ****  * \brief Configure one or more pin(s) or a PIO controller as inputs.
 259:.././hal/sam3u1c/pio.c ****  * Optionally, the corresponding internal pull-up(s) and glitch filter(s) can
 260:.././hal/sam3u1c/pio.c ****  * be enabled.
 261:.././hal/sam3u1c/pio.c ****  *
 262:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 263:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 264:.././hal/sam3u1c/pio.c ****  * \param ul_attribute PIO attribute(s).
 265:.././hal/sam3u1c/pio.c ****  */
 266:.././hal/sam3u1c/pio.c **** void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
 267:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_attribute)
 268:.././hal/sam3u1c/pio.c **** {
 437              	 .loc 1 268 0
 438              	 .cfi_startproc
 439              	 
 440              	 
 441 0000 80B5     	 push {r7,lr}
 442              	.LCFI36:
 443              	 .cfi_def_cfa_offset 8
 444              	 .cfi_offset 7,-8
 445              	 .cfi_offset 14,-4
 446 0002 84B0     	 sub sp,sp,#16
 447              	.LCFI37:
 448              	 .cfi_def_cfa_offset 24
 449 0004 00AF     	 add r7,sp,#0
 450              	.LCFI38:
 451              	 .cfi_def_cfa_register 7
 452 0006 F860     	 str r0,[r7,#12]
 453 0008 B960     	 str r1,[r7,#8]
 454 000a 7A60     	 str r2,[r7,#4]
 269:.././hal/sam3u1c/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 455              	 .loc 1 269 0
 456 000c B968     	 ldr r1,[r7,#8]
 457 000e F868     	 ldr r0,[r7,#12]
 458 0010 194B     	 ldr r3,.L27
 459 0012 9847     	 blx r3
 460              	.LVL0:
 270:.././hal/sam3u1c/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
 461              	 .loc 1 270 0
 462 0014 7B68     	 ldr r3,[r7,#4]
 463 0016 03F00103 	 and r3,r3,#1
 464 001a 1A46     	 mov r2,r3
 465 001c B968     	 ldr r1,[r7,#8]
 466 001e F868     	 ldr r0,[r7,#12]
 467 0020 164B     	 ldr r3,.L27+4
 468 0022 9847     	 blx r3
 469              	.LVL1:
 271:.././hal/sam3u1c/pio.c **** 
 272:.././hal/sam3u1c/pio.c **** 	/* Enable Input Filter if necessary */
 273:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
 470              	 .loc 1 273 0
 471 0024 7B68     	 ldr r3,[r7,#4]
 472 0026 03F00A03 	 and r3,r3,#10
 473 002a 002B     	 cmp r3,#0
 474 002c 03D0     	 beq .L23
 274:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFER = ul_mask;
 475              	 .loc 1 274 0
 476 002e FB68     	 ldr r3,[r7,#12]
 477 0030 BA68     	 ldr r2,[r7,#8]
 478 0032 1A62     	 str r2,[r3,#32]
 479 0034 02E0     	 b .L24
 480              	.L23:
 275:.././hal/sam3u1c/pio.c **** 	} else {
 276:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFDR = ul_mask;
 481              	 .loc 1 276 0
 482 0036 FB68     	 ldr r3,[r7,#12]
 483 0038 BA68     	 ldr r2,[r7,#8]
 484 003a 5A62     	 str r2,[r3,#36]
 485              	.L24:
 277:.././hal/sam3u1c/pio.c **** 	}
 278:.././hal/sam3u1c/pio.c **** 
 279:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 280:.././hal/sam3u1c/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 281:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 282:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFSCDR = ul_mask;
 283:.././hal/sam3u1c/pio.c **** 	} else {
 284:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 285:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_IFSCER = ul_mask;
 286:.././hal/sam3u1c/pio.c **** 		}
 287:.././hal/sam3u1c/pio.c **** 	}
 288:.././hal/sam3u1c/pio.c **** #elif (SAM3XA|| SAM3U)
 289:.././hal/sam3u1c/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 290:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 486              	 .loc 1 290 0
 487 003c 7B68     	 ldr r3,[r7,#4]
 488 003e 03F00203 	 and r3,r3,#2
 489 0042 002B     	 cmp r3,#0
 490 0044 04D0     	 beq .L25
 291:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SCIFSR = ul_mask;
 491              	 .loc 1 291 0
 492 0046 FB68     	 ldr r3,[r7,#12]
 493 0048 BA68     	 ldr r2,[r7,#8]
 494 004a C3F88020 	 str r2,[r3,#128]
 495 004e 08E0     	 b .L26
 496              	.L25:
 292:.././hal/sam3u1c/pio.c **** 	} else {
 293:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 497              	 .loc 1 293 0
 498 0050 7B68     	 ldr r3,[r7,#4]
 499 0052 03F00803 	 and r3,r3,#8
 500 0056 002B     	 cmp r3,#0
 501 0058 03D0     	 beq .L26
 294:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_DIFSR = ul_mask;
 502              	 .loc 1 294 0
 503 005a FB68     	 ldr r3,[r7,#12]
 504 005c BA68     	 ldr r2,[r7,#8]
 505 005e C3F88420 	 str r2,[r3,#132]
 506              	.L26:
 295:.././hal/sam3u1c/pio.c **** 		}
 296:.././hal/sam3u1c/pio.c **** 	}
 297:.././hal/sam3u1c/pio.c **** #else
 298:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 299:.././hal/sam3u1c/pio.c **** #endif
 300:.././hal/sam3u1c/pio.c **** 
 301:.././hal/sam3u1c/pio.c **** 	/* Configure pin as input */
 302:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ODR = ul_mask;
 507              	 .loc 1 302 0
 508 0062 FB68     	 ldr r3,[r7,#12]
 509 0064 BA68     	 ldr r2,[r7,#8]
 510 0066 5A61     	 str r2,[r3,#20]
 303:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PER = ul_mask;
 511              	 .loc 1 303 0
 512 0068 FB68     	 ldr r3,[r7,#12]
 513 006a BA68     	 ldr r2,[r7,#8]
 514 006c 1A60     	 str r2,[r3]
 304:.././hal/sam3u1c/pio.c **** }
 515              	 .loc 1 304 0
 516 006e 00BF     	 nop
 517 0070 1037     	 adds r7,r7,#16
 518              	.LCFI39:
 519              	 .cfi_def_cfa_offset 8
 520 0072 BD46     	 mov sp,r7
 521              	.LCFI40:
 522              	 .cfi_def_cfa_register 13
 523              	 
 524 0074 80BD     	 pop {r7,pc}
 525              	.L28:
 526 0076 00BF     	 .align 2
 527              	.L27:
 528 0078 00000000 	 .word pio_disable_interrupt
 529 007c 00000000 	 .word pio_pull_up
 530              	 .cfi_endproc
 531              	.LFE75:
 533              	 .section .text.pio_set_output,"ax",%progbits
 534              	 .align 1
 535              	 .global pio_set_output
 536              	 .syntax unified
 537              	 .thumb
 538              	 .thumb_func
 539              	 .fpu softvfp
 541              	pio_set_output:
 542              	.LFB76:
 305:.././hal/sam3u1c/pio.c **** 
 306:.././hal/sam3u1c/pio.c **** /**
 307:.././hal/sam3u1c/pio.c ****  * \brief Configure one or more pin(s) of a PIO controller as outputs, with
 308:.././hal/sam3u1c/pio.c ****  * the given default value. Optionally, the multi-drive feature can be enabled
 309:.././hal/sam3u1c/pio.c ****  * on the pin(s).
 310:.././hal/sam3u1c/pio.c ****  *
 311:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 312:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure.
 313:.././hal/sam3u1c/pio.c ****  * \param ul_default_level Default level on the pin(s).
 314:.././hal/sam3u1c/pio.c ****  * \param ul_multidrive_enable Indicates if the pin(s) shall be configured as
 315:.././hal/sam3u1c/pio.c ****  * open-drain.
 316:.././hal/sam3u1c/pio.c ****  * \param ul_pull_up_enable Indicates if the pin shall have its pull-up
 317:.././hal/sam3u1c/pio.c ****  * activated.
 318:.././hal/sam3u1c/pio.c ****  */
 319:.././hal/sam3u1c/pio.c **** void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
 320:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_default_level,
 321:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_multidrive_enable,
 322:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_up_enable)
 323:.././hal/sam3u1c/pio.c **** {
 543              	 .loc 1 323 0
 544              	 .cfi_startproc
 545              	 
 546              	 
 547 0000 80B5     	 push {r7,lr}
 548              	.LCFI41:
 549              	 .cfi_def_cfa_offset 8
 550              	 .cfi_offset 7,-8
 551              	 .cfi_offset 14,-4
 552 0002 84B0     	 sub sp,sp,#16
 553              	.LCFI42:
 554              	 .cfi_def_cfa_offset 24
 555 0004 00AF     	 add r7,sp,#0
 556              	.LCFI43:
 557              	 .cfi_def_cfa_register 7
 558 0006 F860     	 str r0,[r7,#12]
 559 0008 B960     	 str r1,[r7,#8]
 560 000a 7A60     	 str r2,[r7,#4]
 561 000c 3B60     	 str r3,[r7]
 324:.././hal/sam3u1c/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 562              	 .loc 1 324 0
 563 000e B968     	 ldr r1,[r7,#8]
 564 0010 F868     	 ldr r0,[r7,#12]
 565 0012 124B     	 ldr r3,.L34
 566 0014 9847     	 blx r3
 567              	.LVL2:
 325:.././hal/sam3u1c/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
 568              	 .loc 1 325 0
 569 0016 BA69     	 ldr r2,[r7,#24]
 570 0018 B968     	 ldr r1,[r7,#8]
 571 001a F868     	 ldr r0,[r7,#12]
 572 001c 104B     	 ldr r3,.L34+4
 573 001e 9847     	 blx r3
 574              	.LVL3:
 326:.././hal/sam3u1c/pio.c **** 
 327:.././hal/sam3u1c/pio.c **** 	/* Enable multi-drive if necessary */
 328:.././hal/sam3u1c/pio.c **** 	if (ul_multidrive_enable) {
 575              	 .loc 1 328 0
 576 0020 3B68     	 ldr r3,[r7]
 577 0022 002B     	 cmp r3,#0
 578 0024 03D0     	 beq .L30
 329:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 579              	 .loc 1 329 0
 580 0026 FB68     	 ldr r3,[r7,#12]
 581 0028 BA68     	 ldr r2,[r7,#8]
 582 002a 1A65     	 str r2,[r3,#80]
 583 002c 02E0     	 b .L31
 584              	.L30:
 330:.././hal/sam3u1c/pio.c **** 	} else {
 331:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 585              	 .loc 1 331 0
 586 002e FB68     	 ldr r3,[r7,#12]
 587 0030 BA68     	 ldr r2,[r7,#8]
 588 0032 5A65     	 str r2,[r3,#84]
 589              	.L31:
 332:.././hal/sam3u1c/pio.c **** 	}
 333:.././hal/sam3u1c/pio.c **** 
 334:.././hal/sam3u1c/pio.c **** 	/* Set default value */
 335:.././hal/sam3u1c/pio.c **** 	if (ul_default_level) {
 590              	 .loc 1 335 0
 591 0034 7B68     	 ldr r3,[r7,#4]
 592 0036 002B     	 cmp r3,#0
 593 0038 03D0     	 beq .L32
 336:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 594              	 .loc 1 336 0
 595 003a FB68     	 ldr r3,[r7,#12]
 596 003c BA68     	 ldr r2,[r7,#8]
 597 003e 1A63     	 str r2,[r3,#48]
 598 0040 02E0     	 b .L33
 599              	.L32:
 337:.././hal/sam3u1c/pio.c **** 	} else {
 338:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 600              	 .loc 1 338 0
 601 0042 FB68     	 ldr r3,[r7,#12]
 602 0044 BA68     	 ldr r2,[r7,#8]
 603 0046 5A63     	 str r2,[r3,#52]
 604              	.L33:
 339:.././hal/sam3u1c/pio.c **** 	}
 340:.././hal/sam3u1c/pio.c **** 
 341:.././hal/sam3u1c/pio.c **** 	/* Configure pin(s) as output(s) */
 342:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OER = ul_mask;
 605              	 .loc 1 342 0
 606 0048 FB68     	 ldr r3,[r7,#12]
 607 004a BA68     	 ldr r2,[r7,#8]
 608 004c 1A61     	 str r2,[r3,#16]
 343:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PER = ul_mask;
 609              	 .loc 1 343 0
 610 004e FB68     	 ldr r3,[r7,#12]
 611 0050 BA68     	 ldr r2,[r7,#8]
 612 0052 1A60     	 str r2,[r3]
 344:.././hal/sam3u1c/pio.c **** }
 613              	 .loc 1 344 0
 614 0054 00BF     	 nop
 615 0056 1037     	 adds r7,r7,#16
 616              	.LCFI44:
 617              	 .cfi_def_cfa_offset 8
 618 0058 BD46     	 mov sp,r7
 619              	.LCFI45:
 620              	 .cfi_def_cfa_register 13
 621              	 
 622 005a 80BD     	 pop {r7,pc}
 623              	.L35:
 624              	 .align 2
 625              	.L34:
 626 005c 00000000 	 .word pio_disable_interrupt
 627 0060 00000000 	 .word pio_pull_up
 628              	 .cfi_endproc
 629              	.LFE76:
 631              	 .section .text.pio_configure,"ax",%progbits
 632              	 .align 1
 633              	 .global pio_configure
 634              	 .syntax unified
 635              	 .thumb
 636              	 .thumb_func
 637              	 .fpu softvfp
 639              	pio_configure:
 640              	.LFB77:
 345:.././hal/sam3u1c/pio.c **** 
 346:.././hal/sam3u1c/pio.c **** /**
 347:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 348:.././hal/sam3u1c/pio.c ****  * if necessary.
 349:.././hal/sam3u1c/pio.c ****  *
 350:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 351:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 352:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 353:.././hal/sam3u1c/pio.c ****  * \param ul_attribute Pins attributes.
 354:.././hal/sam3u1c/pio.c ****  *
 355:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 356:.././hal/sam3u1c/pio.c ****  */
 357:.././hal/sam3u1c/pio.c **** uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
 358:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 359:.././hal/sam3u1c/pio.c **** {
 641              	 .loc 1 359 0
 642              	 .cfi_startproc
 643              	 
 644              	 
 645 0000 90B5     	 push {r4,r7,lr}
 646              	.LCFI46:
 647              	 .cfi_def_cfa_offset 12
 648              	 .cfi_offset 4,-12
 649              	 .cfi_offset 7,-8
 650              	 .cfi_offset 14,-4
 651 0002 87B0     	 sub sp,sp,#28
 652              	.LCFI47:
 653              	 .cfi_def_cfa_offset 40
 654 0004 02AF     	 add r7,sp,#8
 655              	.LCFI48:
 656              	 .cfi_def_cfa 7,32
 657 0006 F860     	 str r0,[r7,#12]
 658 0008 B960     	 str r1,[r7,#8]
 659 000a 7A60     	 str r2,[r7,#4]
 660 000c 3B60     	 str r3,[r7]
 360:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 361:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 661              	 .loc 1 361 0
 662 000e BB68     	 ldr r3,[r7,#8]
 663 0010 B3F1205F 	 cmp r3,#671088640
 664 0014 1ED0     	 beq .L38
 665 0016 B3F1205F 	 cmp r3,#671088640
 666 001a 06D8     	 bhi .L39
 667 001c B3F1006F 	 cmp r3,#134217728
 668 0020 0AD0     	 beq .L40
 669 0022 B3F1805F 	 cmp r3,#268435456
 670 0026 07D0     	 beq .L40
 671 0028 31E0     	 b .L37
 672              	.L39:
 673 002a B3F1405F 	 cmp r3,#805306368
 674 002e 17D0     	 beq .L41
 675 0030 B3F1605F 	 cmp r3,#939524096
 676 0034 14D0     	 beq .L41
 677 0036 2AE0     	 b .L37
 678              	.L40:
 362:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 363:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 364:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 365:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_C:
 366:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_D:
 367:.././hal/sam3u1c/pio.c **** #endif
 368:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, ul_type, ul_mask);
 679              	 .loc 1 368 0
 680 0038 7A68     	 ldr r2,[r7,#4]
 681 003a B968     	 ldr r1,[r7,#8]
 682 003c F868     	 ldr r0,[r7,#12]
 683 003e 174B     	 ldr r3,.L44
 684 0040 9847     	 blx r3
 685              	.LVL4:
 369:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 686              	 .loc 1 369 0
 687 0042 3B68     	 ldr r3,[r7]
 688 0044 03F00103 	 and r3,r3,#1
 689 0048 1A46     	 mov r2,r3
 690 004a 7968     	 ldr r1,[r7,#4]
 691 004c F868     	 ldr r0,[r7,#12]
 692 004e 144B     	 ldr r3,.L44+4
 693 0050 9847     	 blx r3
 694              	.LVL5:
 370:.././hal/sam3u1c/pio.c **** 		break;
 695              	 .loc 1 370 0
 696 0052 1EE0     	 b .L42
 697              	.L38:
 371:.././hal/sam3u1c/pio.c **** 
 372:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 373:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_attribute);
 698              	 .loc 1 373 0
 699 0054 3A68     	 ldr r2,[r7]
 700 0056 7968     	 ldr r1,[r7,#4]
 701 0058 F868     	 ldr r0,[r7,#12]
 702 005a 124B     	 ldr r3,.L44+8
 703 005c 9847     	 blx r3
 704              	.LVL6:
 374:.././hal/sam3u1c/pio.c **** 		break;
 705              	 .loc 1 374 0
 706 005e 18E0     	 b .L42
 707              	.L41:
 375:.././hal/sam3u1c/pio.c **** 
 376:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 377:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 378:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
 708              	 .loc 1 378 0
 709 0060 BB68     	 ldr r3,[r7,#8]
 710 0062 B3F1605F 	 cmp r3,#939524096
 711 0066 0CBF     	 ite eq
 712 0068 0123     	 moveq r3,#1
 713 006a 0023     	 movne r3,#0
 714 006c DBB2     	 uxtb r3,r3
 715 006e 1946     	 mov r1,r3
 379:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 716              	 .loc 1 379 0
 717 0070 3B68     	 ldr r3,[r7]
 718 0072 9B08     	 lsrs r3,r3,#2
 378:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 719              	 .loc 1 378 0
 720 0074 03F00102 	 and r2,r3,#1
 721 0078 3B68     	 ldr r3,[r7]
 722 007a 03F00103 	 and r3,r3,#1
 723 007e 0093     	 str r3,[sp]
 724 0080 1346     	 mov r3,r2
 725 0082 0A46     	 mov r2,r1
 726 0084 7968     	 ldr r1,[r7,#4]
 727 0086 F868     	 ldr r0,[r7,#12]
 728 0088 074C     	 ldr r4,.L44+12
 729 008a A047     	 blx r4
 730              	.LVL7:
 380:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_PULLUP) ? 1 : 0);
 381:.././hal/sam3u1c/pio.c **** 		break;
 731              	 .loc 1 381 0
 732 008c 01E0     	 b .L42
 733              	.L37:
 382:.././hal/sam3u1c/pio.c **** 
 383:.././hal/sam3u1c/pio.c **** 	default:
 384:.././hal/sam3u1c/pio.c **** 		return 0;
 734              	 .loc 1 384 0
 735 008e 0023     	 movs r3,#0
 736 0090 00E0     	 b .L43
 737              	.L42:
 385:.././hal/sam3u1c/pio.c **** 	}
 386:.././hal/sam3u1c/pio.c **** 
 387:.././hal/sam3u1c/pio.c **** 	return 1;
 738              	 .loc 1 387 0
 739 0092 0123     	 movs r3,#1
 740              	.L43:
 388:.././hal/sam3u1c/pio.c **** }
 741              	 .loc 1 388 0
 742 0094 1846     	 mov r0,r3
 743 0096 1437     	 adds r7,r7,#20
 744              	.LCFI49:
 745              	 .cfi_def_cfa_offset 12
 746 0098 BD46     	 mov sp,r7
 747              	.LCFI50:
 748              	 .cfi_def_cfa_register 13
 749              	 
 750 009a 90BD     	 pop {r4,r7,pc}
 751              	.L45:
 752              	 .align 2
 753              	.L44:
 754 009c 00000000 	 .word pio_set_peripheral
 755 00a0 00000000 	 .word pio_pull_up
 756 00a4 00000000 	 .word pio_set_input
 757 00a8 00000000 	 .word pio_set_output
 758              	 .cfi_endproc
 759              	.LFE77:
 761              	 .section .text.pio_get_output_data_status,"ax",%progbits
 762              	 .align 1
 763              	 .global pio_get_output_data_status
 764              	 .syntax unified
 765              	 .thumb
 766              	 .thumb_func
 767              	 .fpu softvfp
 769              	pio_get_output_data_status:
 770              	.LFB78:
 389:.././hal/sam3u1c/pio.c **** 
 390:.././hal/sam3u1c/pio.c **** /**
 391:.././hal/sam3u1c/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin are configured to
 392:.././hal/sam3u1c/pio.c ****  * output a high level (even if they are not output).
 393:.././hal/sam3u1c/pio.c ****  * To get the actual value of the pin, use PIO_Get() instead.
 394:.././hal/sam3u1c/pio.c ****  *
 395:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 396:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s).
 397:.././hal/sam3u1c/pio.c ****  *
 398:.././hal/sam3u1c/pio.c ****  * \retval 1 At least one PIO is configured to output a high level.
 399:.././hal/sam3u1c/pio.c ****  * \retval 0 All PIOs are configured to output a low level.
 400:.././hal/sam3u1c/pio.c ****  */
 401:.././hal/sam3u1c/pio.c **** uint32_t pio_get_output_data_status(const Pio *p_pio,
 402:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 403:.././hal/sam3u1c/pio.c **** {
 771              	 .loc 1 403 0
 772              	 .cfi_startproc
 773              	 
 774              	 
 775              	 
 776 0000 80B4     	 push {r7}
 777              	.LCFI51:
 778              	 .cfi_def_cfa_offset 4
 779              	 .cfi_offset 7,-4
 780 0002 83B0     	 sub sp,sp,#12
 781              	.LCFI52:
 782              	 .cfi_def_cfa_offset 16
 783 0004 00AF     	 add r7,sp,#0
 784              	.LCFI53:
 785              	 .cfi_def_cfa_register 7
 786 0006 7860     	 str r0,[r7,#4]
 787 0008 3960     	 str r1,[r7]
 404:.././hal/sam3u1c/pio.c **** 	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
 788              	 .loc 1 404 0
 789 000a 7B68     	 ldr r3,[r7,#4]
 790 000c 9A6B     	 ldr r2,[r3,#56]
 791 000e 3B68     	 ldr r3,[r7]
 792 0010 1340     	 ands r3,r3,r2
 793 0012 002B     	 cmp r3,#0
 794 0014 01D1     	 bne .L47
 405:.././hal/sam3u1c/pio.c **** 		return 0;
 795              	 .loc 1 405 0
 796 0016 0023     	 movs r3,#0
 797 0018 00E0     	 b .L48
 798              	.L47:
 406:.././hal/sam3u1c/pio.c **** 	} else {
 407:.././hal/sam3u1c/pio.c **** 		return 1;
 799              	 .loc 1 407 0
 800 001a 0123     	 movs r3,#1
 801              	.L48:
 408:.././hal/sam3u1c/pio.c **** 	}
 409:.././hal/sam3u1c/pio.c **** }
 802              	 .loc 1 409 0
 803 001c 1846     	 mov r0,r3
 804 001e 0C37     	 adds r7,r7,#12
 805              	.LCFI54:
 806              	 .cfi_def_cfa_offset 4
 807 0020 BD46     	 mov sp,r7
 808              	.LCFI55:
 809              	 .cfi_def_cfa_register 13
 810              	 
 811 0022 80BC     	 pop {r7}
 812              	.LCFI56:
 813              	 .cfi_restore 7
 814              	 .cfi_def_cfa_offset 0
 815 0024 7047     	 bx lr
 816              	 .cfi_endproc
 817              	.LFE78:
 819              	 .section .text.pio_set_multi_driver,"ax",%progbits
 820              	 .align 1
 821              	 .global pio_set_multi_driver
 822              	 .syntax unified
 823              	 .thumb
 824              	 .thumb_func
 825              	 .fpu softvfp
 827              	pio_set_multi_driver:
 828              	.LFB79:
 410:.././hal/sam3u1c/pio.c **** 
 411:.././hal/sam3u1c/pio.c **** /**
 412:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin multi-driver.
 413:.././hal/sam3u1c/pio.c ****  *
 414:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 415:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 416:.././hal/sam3u1c/pio.c ****  * \param ul_multi_driver_enable Indicates if the pin(s) multi-driver shall be
 417:.././hal/sam3u1c/pio.c ****  * configured.
 418:.././hal/sam3u1c/pio.c ****  */
 419:.././hal/sam3u1c/pio.c **** void pio_set_multi_driver(Pio *p_pio, const uint32_t ul_mask,
 420:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_multi_driver_enable)
 421:.././hal/sam3u1c/pio.c **** {
 829              	 .loc 1 421 0
 830              	 .cfi_startproc
 831              	 
 832              	 
 833              	 
 834 0000 80B4     	 push {r7}
 835              	.LCFI57:
 836              	 .cfi_def_cfa_offset 4
 837              	 .cfi_offset 7,-4
 838 0002 85B0     	 sub sp,sp,#20
 839              	.LCFI58:
 840              	 .cfi_def_cfa_offset 24
 841 0004 00AF     	 add r7,sp,#0
 842              	.LCFI59:
 843              	 .cfi_def_cfa_register 7
 844 0006 F860     	 str r0,[r7,#12]
 845 0008 B960     	 str r1,[r7,#8]
 846 000a 7A60     	 str r2,[r7,#4]
 422:.././hal/sam3u1c/pio.c **** 	/* Enable the multi-driver if necessary */
 423:.././hal/sam3u1c/pio.c **** 	if (ul_multi_driver_enable) {
 847              	 .loc 1 423 0
 848 000c 7B68     	 ldr r3,[r7,#4]
 849 000e 002B     	 cmp r3,#0
 850 0010 03D0     	 beq .L50
 424:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 851              	 .loc 1 424 0
 852 0012 FB68     	 ldr r3,[r7,#12]
 853 0014 BA68     	 ldr r2,[r7,#8]
 854 0016 1A65     	 str r2,[r3,#80]
 425:.././hal/sam3u1c/pio.c **** 	} else {
 426:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 427:.././hal/sam3u1c/pio.c **** 	}
 428:.././hal/sam3u1c/pio.c **** }
 855              	 .loc 1 428 0
 856 0018 02E0     	 b .L52
 857              	.L50:
 426:.././hal/sam3u1c/pio.c **** 	}
 858              	 .loc 1 426 0
 859 001a FB68     	 ldr r3,[r7,#12]
 860 001c BA68     	 ldr r2,[r7,#8]
 861 001e 5A65     	 str r2,[r3,#84]
 862              	.L52:
 863              	 .loc 1 428 0
 864 0020 00BF     	 nop
 865 0022 1437     	 adds r7,r7,#20
 866              	.LCFI60:
 867              	 .cfi_def_cfa_offset 4
 868 0024 BD46     	 mov sp,r7
 869              	.LCFI61:
 870              	 .cfi_def_cfa_register 13
 871              	 
 872 0026 80BC     	 pop {r7}
 873              	.LCFI62:
 874              	 .cfi_restore 7
 875              	 .cfi_def_cfa_offset 0
 876 0028 7047     	 bx lr
 877              	 .cfi_endproc
 878              	.LFE79:
 880              	 .section .text.pio_get_multi_driver_status,"ax",%progbits
 881              	 .align 1
 882              	 .global pio_get_multi_driver_status
 883              	 .syntax unified
 884              	 .thumb
 885              	 .thumb_func
 886              	 .fpu softvfp
 888              	pio_get_multi_driver_status:
 889              	.LFB80:
 429:.././hal/sam3u1c/pio.c **** 
 430:.././hal/sam3u1c/pio.c **** /**
 431:.././hal/sam3u1c/pio.c ****  * \brief Get multi-driver status.
 432:.././hal/sam3u1c/pio.c ****  *
 433:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 434:.././hal/sam3u1c/pio.c ****  *
 435:.././hal/sam3u1c/pio.c ****  * \return The multi-driver mask value.
 436:.././hal/sam3u1c/pio.c ****  */
 437:.././hal/sam3u1c/pio.c **** uint32_t pio_get_multi_driver_status(const Pio *p_pio)
 438:.././hal/sam3u1c/pio.c **** {
 890              	 .loc 1 438 0
 891              	 .cfi_startproc
 892              	 
 893              	 
 894              	 
 895 0000 80B4     	 push {r7}
 896              	.LCFI63:
 897              	 .cfi_def_cfa_offset 4
 898              	 .cfi_offset 7,-4
 899 0002 83B0     	 sub sp,sp,#12
 900              	.LCFI64:
 901              	 .cfi_def_cfa_offset 16
 902 0004 00AF     	 add r7,sp,#0
 903              	.LCFI65:
 904              	 .cfi_def_cfa_register 7
 905 0006 7860     	 str r0,[r7,#4]
 439:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_MDSR;
 906              	 .loc 1 439 0
 907 0008 7B68     	 ldr r3,[r7,#4]
 908 000a 9B6D     	 ldr r3,[r3,#88]
 440:.././hal/sam3u1c/pio.c **** }
 909              	 .loc 1 440 0
 910 000c 1846     	 mov r0,r3
 911 000e 0C37     	 adds r7,r7,#12
 912              	.LCFI66:
 913              	 .cfi_def_cfa_offset 4
 914 0010 BD46     	 mov sp,r7
 915              	.LCFI67:
 916              	 .cfi_def_cfa_register 13
 917              	 
 918 0012 80BC     	 pop {r7}
 919              	.LCFI68:
 920              	 .cfi_restore 7
 921              	 .cfi_def_cfa_offset 0
 922 0014 7047     	 bx lr
 923              	 .cfi_endproc
 924              	.LFE80:
 926              	 .section .text.pio_enable_output_write,"ax",%progbits
 927              	 .align 1
 928              	 .global pio_enable_output_write
 929              	 .syntax unified
 930              	 .thumb
 931              	 .thumb_func
 932              	 .fpu softvfp
 934              	pio_enable_output_write:
 935              	.LFB81:
 441:.././hal/sam3u1c/pio.c **** 
 442:.././hal/sam3u1c/pio.c **** 
 443:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 444:.././hal/sam3u1c/pio.c **** /**
 445:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin internal pull-down.
 446:.././hal/sam3u1c/pio.c ****  *
 447:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 448:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 449:.././hal/sam3u1c/pio.c ****  * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 450:.././hal/sam3u1c/pio.c ****  * be configured.
 451:.././hal/sam3u1c/pio.c ****  */
 452:.././hal/sam3u1c/pio.c **** void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
 453:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_down_enable)
 454:.././hal/sam3u1c/pio.c **** {
 455:.././hal/sam3u1c/pio.c **** 	/* Enable the pull-down if necessary */
 456:.././hal/sam3u1c/pio.c **** 	if (ul_pull_down_enable) {
 457:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PPDER = ul_mask;
 458:.././hal/sam3u1c/pio.c **** 	} else {
 459:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PPDDR = ul_mask;
 460:.././hal/sam3u1c/pio.c **** 	}
 461:.././hal/sam3u1c/pio.c **** }
 462:.././hal/sam3u1c/pio.c **** #endif
 463:.././hal/sam3u1c/pio.c **** 
 464:.././hal/sam3u1c/pio.c **** /**
 465:.././hal/sam3u1c/pio.c ****  * \brief Enable PIO output write for synchronous data output.
 466:.././hal/sam3u1c/pio.c ****  *
 467:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 468:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 469:.././hal/sam3u1c/pio.c ****  */
 470:.././hal/sam3u1c/pio.c **** void pio_enable_output_write(Pio *p_pio, const uint32_t ul_mask)
 471:.././hal/sam3u1c/pio.c **** {
 936              	 .loc 1 471 0
 937              	 .cfi_startproc
 938              	 
 939              	 
 940              	 
 941 0000 80B4     	 push {r7}
 942              	.LCFI69:
 943              	 .cfi_def_cfa_offset 4
 944              	 .cfi_offset 7,-4
 945 0002 83B0     	 sub sp,sp,#12
 946              	.LCFI70:
 947              	 .cfi_def_cfa_offset 16
 948 0004 00AF     	 add r7,sp,#0
 949              	.LCFI71:
 950              	 .cfi_def_cfa_register 7
 951 0006 7860     	 str r0,[r7,#4]
 952 0008 3960     	 str r1,[r7]
 472:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OWER = ul_mask;
 953              	 .loc 1 472 0
 954 000a 7B68     	 ldr r3,[r7,#4]
 955 000c 3A68     	 ldr r2,[r7]
 956 000e C3F8A020 	 str r2,[r3,#160]
 473:.././hal/sam3u1c/pio.c **** }
 957              	 .loc 1 473 0
 958 0012 00BF     	 nop
 959 0014 0C37     	 adds r7,r7,#12
 960              	.LCFI72:
 961              	 .cfi_def_cfa_offset 4
 962 0016 BD46     	 mov sp,r7
 963              	.LCFI73:
 964              	 .cfi_def_cfa_register 13
 965              	 
 966 0018 80BC     	 pop {r7}
 967              	.LCFI74:
 968              	 .cfi_restore 7
 969              	 .cfi_def_cfa_offset 0
 970 001a 7047     	 bx lr
 971              	 .cfi_endproc
 972              	.LFE81:
 974              	 .section .text.pio_disable_output_write,"ax",%progbits
 975              	 .align 1
 976              	 .global pio_disable_output_write
 977              	 .syntax unified
 978              	 .thumb
 979              	 .thumb_func
 980              	 .fpu softvfp
 982              	pio_disable_output_write:
 983              	.LFB82:
 474:.././hal/sam3u1c/pio.c **** 
 475:.././hal/sam3u1c/pio.c **** /**
 476:.././hal/sam3u1c/pio.c ****  * \brief Disable PIO output write.
 477:.././hal/sam3u1c/pio.c ****  *
 478:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 479:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 480:.././hal/sam3u1c/pio.c ****  */
 481:.././hal/sam3u1c/pio.c **** void pio_disable_output_write(Pio *p_pio, const uint32_t ul_mask)
 482:.././hal/sam3u1c/pio.c **** {
 984              	 .loc 1 482 0
 985              	 .cfi_startproc
 986              	 
 987              	 
 988              	 
 989 0000 80B4     	 push {r7}
 990              	.LCFI75:
 991              	 .cfi_def_cfa_offset 4
 992              	 .cfi_offset 7,-4
 993 0002 83B0     	 sub sp,sp,#12
 994              	.LCFI76:
 995              	 .cfi_def_cfa_offset 16
 996 0004 00AF     	 add r7,sp,#0
 997              	.LCFI77:
 998              	 .cfi_def_cfa_register 7
 999 0006 7860     	 str r0,[r7,#4]
 1000 0008 3960     	 str r1,[r7]
 483:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OWDR = ul_mask;
 1001              	 .loc 1 483 0
 1002 000a 7B68     	 ldr r3,[r7,#4]
 1003 000c 3A68     	 ldr r2,[r7]
 1004 000e C3F8A420 	 str r2,[r3,#164]
 484:.././hal/sam3u1c/pio.c **** }
 1005              	 .loc 1 484 0
 1006 0012 00BF     	 nop
 1007 0014 0C37     	 adds r7,r7,#12
 1008              	.LCFI78:
 1009              	 .cfi_def_cfa_offset 4
 1010 0016 BD46     	 mov sp,r7
 1011              	.LCFI79:
 1012              	 .cfi_def_cfa_register 13
 1013              	 
 1014 0018 80BC     	 pop {r7}
 1015              	.LCFI80:
 1016              	 .cfi_restore 7
 1017              	 .cfi_def_cfa_offset 0
 1018 001a 7047     	 bx lr
 1019              	 .cfi_endproc
 1020              	.LFE82:
 1022              	 .section .text.pio_get_output_write_status,"ax",%progbits
 1023              	 .align 1
 1024              	 .global pio_get_output_write_status
 1025              	 .syntax unified
 1026              	 .thumb
 1027              	 .thumb_func
 1028              	 .fpu softvfp
 1030              	pio_get_output_write_status:
 1031              	.LFB83:
 485:.././hal/sam3u1c/pio.c **** 
 486:.././hal/sam3u1c/pio.c **** /**
 487:.././hal/sam3u1c/pio.c ****  * \brief Read PIO output write status.
 488:.././hal/sam3u1c/pio.c ****  *
 489:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 490:.././hal/sam3u1c/pio.c ****  *
 491:.././hal/sam3u1c/pio.c ****  * \return The output write mask value.
 492:.././hal/sam3u1c/pio.c ****  */
 493:.././hal/sam3u1c/pio.c **** uint32_t pio_get_output_write_status(const Pio *p_pio)
 494:.././hal/sam3u1c/pio.c **** {
 1032              	 .loc 1 494 0
 1033              	 .cfi_startproc
 1034              	 
 1035              	 
 1036              	 
 1037 0000 80B4     	 push {r7}
 1038              	.LCFI81:
 1039              	 .cfi_def_cfa_offset 4
 1040              	 .cfi_offset 7,-4
 1041 0002 83B0     	 sub sp,sp,#12
 1042              	.LCFI82:
 1043              	 .cfi_def_cfa_offset 16
 1044 0004 00AF     	 add r7,sp,#0
 1045              	.LCFI83:
 1046              	 .cfi_def_cfa_register 7
 1047 0006 7860     	 str r0,[r7,#4]
 495:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_OWSR;
 1048              	 .loc 1 495 0
 1049 0008 7B68     	 ldr r3,[r7,#4]
 1050 000a D3F8A830 	 ldr r3,[r3,#168]
 496:.././hal/sam3u1c/pio.c **** }
 1051              	 .loc 1 496 0
 1052 000e 1846     	 mov r0,r3
 1053 0010 0C37     	 adds r7,r7,#12
 1054              	.LCFI84:
 1055              	 .cfi_def_cfa_offset 4
 1056 0012 BD46     	 mov sp,r7
 1057              	.LCFI85:
 1058              	 .cfi_def_cfa_register 13
 1059              	 
 1060 0014 80BC     	 pop {r7}
 1061              	.LCFI86:
 1062              	 .cfi_restore 7
 1063              	 .cfi_def_cfa_offset 0
 1064 0016 7047     	 bx lr
 1065              	 .cfi_endproc
 1066              	.LFE83:
 1068              	 .section .text.pio_sync_output_write,"ax",%progbits
 1069              	 .align 1
 1070              	 .global pio_sync_output_write
 1071              	 .syntax unified
 1072              	 .thumb
 1073              	 .thumb_func
 1074              	 .fpu softvfp
 1076              	pio_sync_output_write:
 1077              	.LFB84:
 497:.././hal/sam3u1c/pio.c **** 
 498:.././hal/sam3u1c/pio.c **** /**
 499:.././hal/sam3u1c/pio.c ****  * \brief Synchronously write on output pins.
 500:.././hal/sam3u1c/pio.c ****  * \note Only bits unmasked by PIO_OWSR (Output Write Status Register) are
 501:.././hal/sam3u1c/pio.c ****  * written.
 502:.././hal/sam3u1c/pio.c ****  *
 503:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 504:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 505:.././hal/sam3u1c/pio.c ****  */
 506:.././hal/sam3u1c/pio.c **** void pio_sync_output_write(Pio *p_pio, const uint32_t ul_mask)
 507:.././hal/sam3u1c/pio.c **** {
 1078              	 .loc 1 507 0
 1079              	 .cfi_startproc
 1080              	 
 1081              	 
 1082              	 
 1083 0000 80B4     	 push {r7}
 1084              	.LCFI87:
 1085              	 .cfi_def_cfa_offset 4
 1086              	 .cfi_offset 7,-4
 1087 0002 83B0     	 sub sp,sp,#12
 1088              	.LCFI88:
 1089              	 .cfi_def_cfa_offset 16
 1090 0004 00AF     	 add r7,sp,#0
 1091              	.LCFI89:
 1092              	 .cfi_def_cfa_register 7
 1093 0006 7860     	 str r0,[r7,#4]
 1094 0008 3960     	 str r1,[r7]
 508:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ODSR = ul_mask;
 1095              	 .loc 1 508 0
 1096 000a 7B68     	 ldr r3,[r7,#4]
 1097 000c 3A68     	 ldr r2,[r7]
 1098 000e 9A63     	 str r2,[r3,#56]
 509:.././hal/sam3u1c/pio.c **** }
 1099              	 .loc 1 509 0
 1100 0010 00BF     	 nop
 1101 0012 0C37     	 adds r7,r7,#12
 1102              	.LCFI90:
 1103              	 .cfi_def_cfa_offset 4
 1104 0014 BD46     	 mov sp,r7
 1105              	.LCFI91:
 1106              	 .cfi_def_cfa_register 13
 1107              	 
 1108 0016 80BC     	 pop {r7}
 1109              	.LCFI92:
 1110              	 .cfi_restore 7
 1111              	 .cfi_def_cfa_offset 0
 1112 0018 7047     	 bx lr
 1113              	 .cfi_endproc
 1114              	.LFE84:
 1116              	 .section .text.pio_configure_interrupt,"ax",%progbits
 1117              	 .align 1
 1118              	 .global pio_configure_interrupt
 1119              	 .syntax unified
 1120              	 .thumb
 1121              	 .thumb_func
 1122              	 .fpu softvfp
 1124              	pio_configure_interrupt:
 1125              	.LFB85:
 510:.././hal/sam3u1c/pio.c **** 
 511:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 512:.././hal/sam3u1c/pio.c **** /**
 513:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin schmitt trigger. By default the Schmitt trigger is
 514:.././hal/sam3u1c/pio.c ****  * active.
 515:.././hal/sam3u1c/pio.c ****  * Disabling the Schmitt Trigger is requested when using the QTouch Library.
 516:.././hal/sam3u1c/pio.c ****  *
 517:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 518:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 519:.././hal/sam3u1c/pio.c ****  */
 520:.././hal/sam3u1c/pio.c **** void pio_set_schmitt_trigger(Pio *p_pio, const uint32_t ul_mask)
 521:.././hal/sam3u1c/pio.c **** {
 522:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SCHMITT = ul_mask;
 523:.././hal/sam3u1c/pio.c **** }
 524:.././hal/sam3u1c/pio.c **** 
 525:.././hal/sam3u1c/pio.c **** /**
 526:.././hal/sam3u1c/pio.c ****  * \brief Get PIO pin schmitt trigger status.
 527:.././hal/sam3u1c/pio.c ****  *
 528:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 529:.././hal/sam3u1c/pio.c ****  *
 530:.././hal/sam3u1c/pio.c ****  * \return The schmitt trigger mask value.
 531:.././hal/sam3u1c/pio.c ****  */
 532:.././hal/sam3u1c/pio.c **** uint32_t pio_get_schmitt_trigger(const Pio *p_pio)
 533:.././hal/sam3u1c/pio.c **** {
 534:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_SCHMITT;
 535:.././hal/sam3u1c/pio.c **** }
 536:.././hal/sam3u1c/pio.c **** #endif
 537:.././hal/sam3u1c/pio.c **** 
 538:.././hal/sam3u1c/pio.c **** /**
 539:.././hal/sam3u1c/pio.c ****  * \brief Configure the given interrupt source.
 540:.././hal/sam3u1c/pio.c ****  * Interrupt can be configured to trigger on rising edge, falling edge,
 541:.././hal/sam3u1c/pio.c ****  * high level, low level or simply on level change.
 542:.././hal/sam3u1c/pio.c ****  *
 543:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 544:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt source bit map.
 545:.././hal/sam3u1c/pio.c ****  * \param ul_attr Interrupt source attributes.
 546:.././hal/sam3u1c/pio.c ****  */
 547:.././hal/sam3u1c/pio.c **** void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
 548:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_attr)
 549:.././hal/sam3u1c/pio.c **** {
 1126              	 .loc 1 549 0
 1127              	 .cfi_startproc
 1128              	 
 1129              	 
 1130              	 
 1131 0000 80B4     	 push {r7}
 1132              	.LCFI93:
 1133              	 .cfi_def_cfa_offset 4
 1134              	 .cfi_offset 7,-4
 1135 0002 85B0     	 sub sp,sp,#20
 1136              	.LCFI94:
 1137              	 .cfi_def_cfa_offset 24
 1138 0004 00AF     	 add r7,sp,#0
 1139              	.LCFI95:
 1140              	 .cfi_def_cfa_register 7
 1141 0006 F860     	 str r0,[r7,#12]
 1142 0008 B960     	 str r1,[r7,#8]
 1143 000a 7A60     	 str r2,[r7,#4]
 550:.././hal/sam3u1c/pio.c **** 	/* Configure additional interrupt mode registers. */
 551:.././hal/sam3u1c/pio.c **** 	if (ul_attr & PIO_IT_AIME) {
 1144              	 .loc 1 551 0
 1145 000c 7B68     	 ldr r3,[r7,#4]
 1146 000e 03F01003 	 and r3,r3,#16
 1147 0012 002B     	 cmp r3,#0
 1148 0014 20D0     	 beq .L61
 552:.././hal/sam3u1c/pio.c **** 		/* Enable additional interrupt mode. */
 553:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 1149              	 .loc 1 553 0
 1150 0016 FB68     	 ldr r3,[r7,#12]
 1151 0018 BA68     	 ldr r2,[r7,#8]
 1152 001a C3F8B020 	 str r2,[r3,#176]
 554:.././hal/sam3u1c/pio.c **** 
 555:.././hal/sam3u1c/pio.c **** 		/* If bit field of the selected pin is 1, set as
 556:.././hal/sam3u1c/pio.c **** 		   Rising Edge/High level detection event. */
 557:.././hal/sam3u1c/pio.c **** 		if (ul_attr & PIO_IT_RE_OR_HL) {
 1153              	 .loc 1 557 0
 1154 001e 7B68     	 ldr r3,[r7,#4]
 1155 0020 03F02003 	 and r3,r3,#32
 1156 0024 002B     	 cmp r3,#0
 1157 0026 04D0     	 beq .L62
 558:.././hal/sam3u1c/pio.c **** 			/* Rising Edge or High Level */
 559:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 1158              	 .loc 1 559 0
 1159 0028 FB68     	 ldr r3,[r7,#12]
 1160 002a BA68     	 ldr r2,[r7,#8]
 1161 002c C3F8D420 	 str r2,[r3,#212]
 1162 0030 03E0     	 b .L63
 1163              	.L62:
 560:.././hal/sam3u1c/pio.c **** 		} else {
 561:.././hal/sam3u1c/pio.c **** 			/* Falling Edge or Low Level */
 562:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 1164              	 .loc 1 562 0
 1165 0032 FB68     	 ldr r3,[r7,#12]
 1166 0034 BA68     	 ldr r2,[r7,#8]
 1167 0036 C3F8D020 	 str r2,[r3,#208]
 1168              	.L63:
 563:.././hal/sam3u1c/pio.c **** 		}
 564:.././hal/sam3u1c/pio.c **** 
 565:.././hal/sam3u1c/pio.c **** 		/* If bit field of the selected pin is 1, set as
 566:.././hal/sam3u1c/pio.c **** 		   edge detection source. */
 567:.././hal/sam3u1c/pio.c **** 		if (ul_attr & PIO_IT_EDGE) {
 1169              	 .loc 1 567 0
 1170 003a 7B68     	 ldr r3,[r7,#4]
 1171 003c 03F04003 	 and r3,r3,#64
 1172 0040 002B     	 cmp r3,#0
 1173 0042 04D0     	 beq .L64
 568:.././hal/sam3u1c/pio.c **** 			/* Edge select */
 569:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 1174              	 .loc 1 569 0
 1175 0044 FB68     	 ldr r3,[r7,#12]
 1176 0046 BA68     	 ldr r2,[r7,#8]
 1177 0048 C3F8C020 	 str r2,[r3,#192]
 570:.././hal/sam3u1c/pio.c **** 		} else {
 571:.././hal/sam3u1c/pio.c **** 			/* Level select */
 572:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 573:.././hal/sam3u1c/pio.c **** 		}
 574:.././hal/sam3u1c/pio.c **** 	} else {
 575:.././hal/sam3u1c/pio.c **** 		/* Disable additional interrupt mode. */
 576:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 577:.././hal/sam3u1c/pio.c **** 	}
 578:.././hal/sam3u1c/pio.c **** }
 1178              	 .loc 1 578 0
 1179 004c 08E0     	 b .L67
 1180              	.L64:
 572:.././hal/sam3u1c/pio.c **** 		}
 1181              	 .loc 1 572 0
 1182 004e FB68     	 ldr r3,[r7,#12]
 1183 0050 BA68     	 ldr r2,[r7,#8]
 1184 0052 C3F8C420 	 str r2,[r3,#196]
 1185              	 .loc 1 578 0
 1186 0056 03E0     	 b .L67
 1187              	.L61:
 576:.././hal/sam3u1c/pio.c **** 	}
 1188              	 .loc 1 576 0
 1189 0058 FB68     	 ldr r3,[r7,#12]
 1190 005a BA68     	 ldr r2,[r7,#8]
 1191 005c C3F8B420 	 str r2,[r3,#180]
 1192              	.L67:
 1193              	 .loc 1 578 0
 1194 0060 00BF     	 nop
 1195 0062 1437     	 adds r7,r7,#20
 1196              	.LCFI96:
 1197              	 .cfi_def_cfa_offset 4
 1198 0064 BD46     	 mov sp,r7
 1199              	.LCFI97:
 1200              	 .cfi_def_cfa_register 13
 1201              	 
 1202 0066 80BC     	 pop {r7}
 1203              	.LCFI98:
 1204              	 .cfi_restore 7
 1205              	 .cfi_def_cfa_offset 0
 1206 0068 7047     	 bx lr
 1207              	 .cfi_endproc
 1208              	.LFE85:
 1210              	 .section .text.pio_enable_interrupt,"ax",%progbits
 1211              	 .align 1
 1212              	 .global pio_enable_interrupt
 1213              	 .syntax unified
 1214              	 .thumb
 1215              	 .thumb_func
 1216              	 .fpu softvfp
 1218              	pio_enable_interrupt:
 1219              	.LFB86:
 579:.././hal/sam3u1c/pio.c **** 
 580:.././hal/sam3u1c/pio.c **** /**
 581:.././hal/sam3u1c/pio.c ****  * \brief Enable the given interrupt source.
 582:.././hal/sam3u1c/pio.c ****  * The PIO must be configured as an NVIC interrupt source as well.
 583:.././hal/sam3u1c/pio.c ****  * The status register of the corresponding PIO controller is cleared
 584:.././hal/sam3u1c/pio.c ****  * prior to enabling the interrupt.
 585:.././hal/sam3u1c/pio.c ****  *
 586:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 587:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 588:.././hal/sam3u1c/pio.c ****  */
 589:.././hal/sam3u1c/pio.c **** void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 590:.././hal/sam3u1c/pio.c **** {
 1220              	 .loc 1 590 0
 1221              	 .cfi_startproc
 1222              	 
 1223              	 
 1224              	 
 1225 0000 80B4     	 push {r7}
 1226              	.LCFI99:
 1227              	 .cfi_def_cfa_offset 4
 1228              	 .cfi_offset 7,-4
 1229 0002 83B0     	 sub sp,sp,#12
 1230              	.LCFI100:
 1231              	 .cfi_def_cfa_offset 16
 1232 0004 00AF     	 add r7,sp,#0
 1233              	.LCFI101:
 1234              	 .cfi_def_cfa_register 7
 1235 0006 7860     	 str r0,[r7,#4]
 1236 0008 3960     	 str r1,[r7]
 591:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ISR;
 1237              	 .loc 1 591 0
 1238 000a 7B68     	 ldr r3,[r7,#4]
 1239 000c DB6C     	 ldr r3,[r3,#76]
 592:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IER = ul_mask;
 1240              	 .loc 1 592 0
 1241 000e 7B68     	 ldr r3,[r7,#4]
 1242 0010 3A68     	 ldr r2,[r7]
 1243 0012 1A64     	 str r2,[r3,#64]
 593:.././hal/sam3u1c/pio.c **** }
 1244              	 .loc 1 593 0
 1245 0014 00BF     	 nop
 1246 0016 0C37     	 adds r7,r7,#12
 1247              	.LCFI102:
 1248              	 .cfi_def_cfa_offset 4
 1249 0018 BD46     	 mov sp,r7
 1250              	.LCFI103:
 1251              	 .cfi_def_cfa_register 13
 1252              	 
 1253 001a 80BC     	 pop {r7}
 1254              	.LCFI104:
 1255              	 .cfi_restore 7
 1256              	 .cfi_def_cfa_offset 0
 1257 001c 7047     	 bx lr
 1258              	 .cfi_endproc
 1259              	.LFE86:
 1261              	 .section .text.pio_disable_interrupt,"ax",%progbits
 1262              	 .align 1
 1263              	 .global pio_disable_interrupt
 1264              	 .syntax unified
 1265              	 .thumb
 1266              	 .thumb_func
 1267              	 .fpu softvfp
 1269              	pio_disable_interrupt:
 1270              	.LFB87:
 594:.././hal/sam3u1c/pio.c **** 
 595:.././hal/sam3u1c/pio.c **** /**
 596:.././hal/sam3u1c/pio.c ****  * \brief Disable a given interrupt source, with no added side effects.
 597:.././hal/sam3u1c/pio.c ****  *
 598:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 599:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 600:.././hal/sam3u1c/pio.c ****  */
 601:.././hal/sam3u1c/pio.c **** void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 602:.././hal/sam3u1c/pio.c **** {
 1271              	 .loc 1 602 0
 1272              	 .cfi_startproc
 1273              	 
 1274              	 
 1275              	 
 1276 0000 80B4     	 push {r7}
 1277              	.LCFI105:
 1278              	 .cfi_def_cfa_offset 4
 1279              	 .cfi_offset 7,-4
 1280 0002 83B0     	 sub sp,sp,#12
 1281              	.LCFI106:
 1282              	 .cfi_def_cfa_offset 16
 1283 0004 00AF     	 add r7,sp,#0
 1284              	.LCFI107:
 1285              	 .cfi_def_cfa_register 7
 1286 0006 7860     	 str r0,[r7,#4]
 1287 0008 3960     	 str r1,[r7]
 603:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 1288              	 .loc 1 603 0
 1289 000a 7B68     	 ldr r3,[r7,#4]
 1290 000c 3A68     	 ldr r2,[r7]
 1291 000e 5A64     	 str r2,[r3,#68]
 604:.././hal/sam3u1c/pio.c **** }
 1292              	 .loc 1 604 0
 1293 0010 00BF     	 nop
 1294 0012 0C37     	 adds r7,r7,#12
 1295              	.LCFI108:
 1296              	 .cfi_def_cfa_offset 4
 1297 0014 BD46     	 mov sp,r7
 1298              	.LCFI109:
 1299              	 .cfi_def_cfa_register 13
 1300              	 
 1301 0016 80BC     	 pop {r7}
 1302              	.LCFI110:
 1303              	 .cfi_restore 7
 1304              	 .cfi_def_cfa_offset 0
 1305 0018 7047     	 bx lr
 1306              	 .cfi_endproc
 1307              	.LFE87:
 1309              	 .section .text.pio_get_interrupt_status,"ax",%progbits
 1310              	 .align 1
 1311              	 .global pio_get_interrupt_status
 1312              	 .syntax unified
 1313              	 .thumb
 1314              	 .thumb_func
 1315              	 .fpu softvfp
 1317              	pio_get_interrupt_status:
 1318              	.LFB88:
 605:.././hal/sam3u1c/pio.c **** 
 606:.././hal/sam3u1c/pio.c **** /**
 607:.././hal/sam3u1c/pio.c ****  * \brief Read PIO interrupt status.
 608:.././hal/sam3u1c/pio.c ****  *
 609:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 610:.././hal/sam3u1c/pio.c ****  *
 611:.././hal/sam3u1c/pio.c ****  * \return The interrupt status mask value.
 612:.././hal/sam3u1c/pio.c ****  */
 613:.././hal/sam3u1c/pio.c **** uint32_t pio_get_interrupt_status(const Pio *p_pio)
 614:.././hal/sam3u1c/pio.c **** {
 1319              	 .loc 1 614 0
 1320              	 .cfi_startproc
 1321              	 
 1322              	 
 1323              	 
 1324 0000 80B4     	 push {r7}
 1325              	.LCFI111:
 1326              	 .cfi_def_cfa_offset 4
 1327              	 .cfi_offset 7,-4
 1328 0002 83B0     	 sub sp,sp,#12
 1329              	.LCFI112:
 1330              	 .cfi_def_cfa_offset 16
 1331 0004 00AF     	 add r7,sp,#0
 1332              	.LCFI113:
 1333              	 .cfi_def_cfa_register 7
 1334 0006 7860     	 str r0,[r7,#4]
 615:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_ISR;
 1335              	 .loc 1 615 0
 1336 0008 7B68     	 ldr r3,[r7,#4]
 1337 000a DB6C     	 ldr r3,[r3,#76]
 616:.././hal/sam3u1c/pio.c **** }
 1338              	 .loc 1 616 0
 1339 000c 1846     	 mov r0,r3
 1340 000e 0C37     	 adds r7,r7,#12
 1341              	.LCFI114:
 1342              	 .cfi_def_cfa_offset 4
 1343 0010 BD46     	 mov sp,r7
 1344              	.LCFI115:
 1345              	 .cfi_def_cfa_register 13
 1346              	 
 1347 0012 80BC     	 pop {r7}
 1348              	.LCFI116:
 1349              	 .cfi_restore 7
 1350              	 .cfi_def_cfa_offset 0
 1351 0014 7047     	 bx lr
 1352              	 .cfi_endproc
 1353              	.LFE88:
 1355              	 .section .text.pio_get_interrupt_mask,"ax",%progbits
 1356              	 .align 1
 1357              	 .global pio_get_interrupt_mask
 1358              	 .syntax unified
 1359              	 .thumb
 1360              	 .thumb_func
 1361              	 .fpu softvfp
 1363              	pio_get_interrupt_mask:
 1364              	.LFB89:
 617:.././hal/sam3u1c/pio.c **** 
 618:.././hal/sam3u1c/pio.c **** /**
 619:.././hal/sam3u1c/pio.c ****  * \brief Read PIO interrupt mask.
 620:.././hal/sam3u1c/pio.c ****  *
 621:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 622:.././hal/sam3u1c/pio.c ****  *
 623:.././hal/sam3u1c/pio.c ****  * \return The interrupt mask value.
 624:.././hal/sam3u1c/pio.c ****  */
 625:.././hal/sam3u1c/pio.c **** uint32_t pio_get_interrupt_mask(const Pio *p_pio)
 626:.././hal/sam3u1c/pio.c **** {
 1365              	 .loc 1 626 0
 1366              	 .cfi_startproc
 1367              	 
 1368              	 
 1369              	 
 1370 0000 80B4     	 push {r7}
 1371              	.LCFI117:
 1372              	 .cfi_def_cfa_offset 4
 1373              	 .cfi_offset 7,-4
 1374 0002 83B0     	 sub sp,sp,#12
 1375              	.LCFI118:
 1376              	 .cfi_def_cfa_offset 16
 1377 0004 00AF     	 add r7,sp,#0
 1378              	.LCFI119:
 1379              	 .cfi_def_cfa_register 7
 1380 0006 7860     	 str r0,[r7,#4]
 627:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_IMR;
 1381              	 .loc 1 627 0
 1382 0008 7B68     	 ldr r3,[r7,#4]
 1383 000a 9B6C     	 ldr r3,[r3,#72]
 628:.././hal/sam3u1c/pio.c **** }
 1384              	 .loc 1 628 0
 1385 000c 1846     	 mov r0,r3
 1386 000e 0C37     	 adds r7,r7,#12
 1387              	.LCFI120:
 1388              	 .cfi_def_cfa_offset 4
 1389 0010 BD46     	 mov sp,r7
 1390              	.LCFI121:
 1391              	 .cfi_def_cfa_register 13
 1392              	 
 1393 0012 80BC     	 pop {r7}
 1394              	.LCFI122:
 1395              	 .cfi_restore 7
 1396              	 .cfi_def_cfa_offset 0
 1397 0014 7047     	 bx lr
 1398              	 .cfi_endproc
 1399              	.LFE89:
 1401              	 .section .text.pio_set_additional_interrupt_mode,"ax",%progbits
 1402              	 .align 1
 1403              	 .global pio_set_additional_interrupt_mode
 1404              	 .syntax unified
 1405              	 .thumb
 1406              	 .thumb_func
 1407              	 .fpu softvfp
 1409              	pio_set_additional_interrupt_mode:
 1410              	.LFB90:
 629:.././hal/sam3u1c/pio.c **** 
 630:.././hal/sam3u1c/pio.c **** /**
 631:.././hal/sam3u1c/pio.c ****  * \brief Set additional interrupt mode.
 632:.././hal/sam3u1c/pio.c ****  *
 633:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 634:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 635:.././hal/sam3u1c/pio.c ****  * \param ul_attribute Pin(s) attributes.
 636:.././hal/sam3u1c/pio.c ****  */
 637:.././hal/sam3u1c/pio.c **** void pio_set_additional_interrupt_mode(Pio *p_pio,
 638:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 639:.././hal/sam3u1c/pio.c **** {
 1411              	 .loc 1 639 0
 1412              	 .cfi_startproc
 1413              	 
 1414              	 
 1415              	 
 1416 0000 80B4     	 push {r7}
 1417              	.LCFI123:
 1418              	 .cfi_def_cfa_offset 4
 1419              	 .cfi_offset 7,-4
 1420 0002 85B0     	 sub sp,sp,#20
 1421              	.LCFI124:
 1422              	 .cfi_def_cfa_offset 24
 1423 0004 00AF     	 add r7,sp,#0
 1424              	.LCFI125:
 1425              	 .cfi_def_cfa_register 7
 1426 0006 F860     	 str r0,[r7,#12]
 1427 0008 B960     	 str r1,[r7,#8]
 1428 000a 7A60     	 str r2,[r7,#4]
 640:.././hal/sam3u1c/pio.c **** 	/* Enables additional interrupt mode if needed */
 641:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_IT_AIME) {
 1429              	 .loc 1 641 0
 1430 000c 7B68     	 ldr r3,[r7,#4]
 1431 000e 03F01003 	 and r3,r3,#16
 1432 0012 002B     	 cmp r3,#0
 1433 0014 20D0     	 beq .L75
 642:.././hal/sam3u1c/pio.c **** 		/* Enables additional interrupt mode */
 643:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 1434              	 .loc 1 643 0
 1435 0016 FB68     	 ldr r3,[r7,#12]
 1436 0018 BA68     	 ldr r2,[r7,#8]
 1437 001a C3F8B020 	 str r2,[r3,#176]
 644:.././hal/sam3u1c/pio.c **** 
 645:.././hal/sam3u1c/pio.c **** 		/* Configures the Polarity of the event detection */
 646:.././hal/sam3u1c/pio.c **** 		/* (Rising/Falling Edge or High/Low Level) */
 647:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_IT_RE_OR_HL) {
 1438              	 .loc 1 647 0
 1439 001e 7B68     	 ldr r3,[r7,#4]
 1440 0020 03F02003 	 and r3,r3,#32
 1441 0024 002B     	 cmp r3,#0
 1442 0026 04D0     	 beq .L76
 648:.././hal/sam3u1c/pio.c **** 			/* Rising Edge or High Level */
 649:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 1443              	 .loc 1 649 0
 1444 0028 FB68     	 ldr r3,[r7,#12]
 1445 002a BA68     	 ldr r2,[r7,#8]
 1446 002c C3F8D420 	 str r2,[r3,#212]
 1447 0030 03E0     	 b .L77
 1448              	.L76:
 650:.././hal/sam3u1c/pio.c **** 		} else {
 651:.././hal/sam3u1c/pio.c **** 			/* Falling Edge or Low Level */
 652:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 1449              	 .loc 1 652 0
 1450 0032 FB68     	 ldr r3,[r7,#12]
 1451 0034 BA68     	 ldr r2,[r7,#8]
 1452 0036 C3F8D020 	 str r2,[r3,#208]
 1453              	.L77:
 653:.././hal/sam3u1c/pio.c **** 		}
 654:.././hal/sam3u1c/pio.c **** 
 655:.././hal/sam3u1c/pio.c **** 		/* Configures the type of event detection (Edge or Level) */
 656:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_IT_EDGE) {
 1454              	 .loc 1 656 0
 1455 003a 7B68     	 ldr r3,[r7,#4]
 1456 003c 03F04003 	 and r3,r3,#64
 1457 0040 002B     	 cmp r3,#0
 1458 0042 04D0     	 beq .L78
 657:.././hal/sam3u1c/pio.c **** 			/* Edge select */
 658:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 1459              	 .loc 1 658 0
 1460 0044 FB68     	 ldr r3,[r7,#12]
 1461 0046 BA68     	 ldr r2,[r7,#8]
 1462 0048 C3F8C020 	 str r2,[r3,#192]
 659:.././hal/sam3u1c/pio.c **** 		} else {
 660:.././hal/sam3u1c/pio.c **** 			/* Level select */
 661:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 662:.././hal/sam3u1c/pio.c **** 		}
 663:.././hal/sam3u1c/pio.c **** 	} else {
 664:.././hal/sam3u1c/pio.c **** 		/* Disable additional interrupt mode */
 665:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 666:.././hal/sam3u1c/pio.c **** 	}
 667:.././hal/sam3u1c/pio.c **** }
 1463              	 .loc 1 667 0
 1464 004c 08E0     	 b .L81
 1465              	.L78:
 661:.././hal/sam3u1c/pio.c **** 		}
 1466              	 .loc 1 661 0
 1467 004e FB68     	 ldr r3,[r7,#12]
 1468 0050 BA68     	 ldr r2,[r7,#8]
 1469 0052 C3F8C420 	 str r2,[r3,#196]
 1470              	 .loc 1 667 0
 1471 0056 03E0     	 b .L81
 1472              	.L75:
 665:.././hal/sam3u1c/pio.c **** 	}
 1473              	 .loc 1 665 0
 1474 0058 FB68     	 ldr r3,[r7,#12]
 1475 005a BA68     	 ldr r2,[r7,#8]
 1476 005c C3F8B420 	 str r2,[r3,#180]
 1477              	.L81:
 1478              	 .loc 1 667 0
 1479 0060 00BF     	 nop
 1480 0062 1437     	 adds r7,r7,#20
 1481              	.LCFI126:
 1482              	 .cfi_def_cfa_offset 4
 1483 0064 BD46     	 mov sp,r7
 1484              	.LCFI127:
 1485              	 .cfi_def_cfa_register 13
 1486              	 
 1487 0066 80BC     	 pop {r7}
 1488              	.LCFI128:
 1489              	 .cfi_restore 7
 1490              	 .cfi_def_cfa_offset 0
 1491 0068 7047     	 bx lr
 1492              	 .cfi_endproc
 1493              	.LFE90:
 1495              	 .section .text.pio_set_writeprotect,"ax",%progbits
 1496              	 .align 1
 1497              	 .global pio_set_writeprotect
 1498              	 .syntax unified
 1499              	 .thumb
 1500              	 .thumb_func
 1501              	 .fpu softvfp
 1503              	pio_set_writeprotect:
 1504              	.LFB91:
 668:.././hal/sam3u1c/pio.c **** 
 669:.././hal/sam3u1c/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
 670:.././hal/sam3u1c/pio.c **** #define PIO_WPMR_WPKEY_PASSWD    PIO_WPMR_WPKEY(0x50494FU)
 671:.././hal/sam3u1c/pio.c **** #endif
 672:.././hal/sam3u1c/pio.c **** 
 673:.././hal/sam3u1c/pio.c **** /**
 674:.././hal/sam3u1c/pio.c ****  * \brief Enable or disable write protect of PIO registers.
 675:.././hal/sam3u1c/pio.c ****  *
 676:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 677:.././hal/sam3u1c/pio.c ****  * \param ul_enable 1 to enable, 0 to disable.
 678:.././hal/sam3u1c/pio.c ****  */
 679:.././hal/sam3u1c/pio.c **** void pio_set_writeprotect(Pio *p_pio, const uint32_t ul_enable)
 680:.././hal/sam3u1c/pio.c **** {
 1505              	 .loc 1 680 0
 1506              	 .cfi_startproc
 1507              	 
 1508              	 
 1509              	 
 1510 0000 80B4     	 push {r7}
 1511              	.LCFI129:
 1512              	 .cfi_def_cfa_offset 4
 1513              	 .cfi_offset 7,-4
 1514 0002 83B0     	 sub sp,sp,#12
 1515              	.LCFI130:
 1516              	 .cfi_def_cfa_offset 16
 1517 0004 00AF     	 add r7,sp,#0
 1518              	.LCFI131:
 1519              	 .cfi_def_cfa_register 7
 1520 0006 7860     	 str r0,[r7,#4]
 1521 0008 3960     	 str r1,[r7]
 681:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_WPMR = PIO_WPMR_WPKEY_PASSWD | ul_enable;
 1522              	 .loc 1 681 0
 1523 000a 3A68     	 ldr r2,[r7]
 1524 000c 044B     	 ldr r3,.L83
 1525 000e 1343     	 orrs r3,r3,r2
 1526 0010 7A68     	 ldr r2,[r7,#4]
 1527 0012 C2F8E430 	 str r3,[r2,#228]
 682:.././hal/sam3u1c/pio.c **** }
 1528              	 .loc 1 682 0
 1529 0016 00BF     	 nop
 1530 0018 0C37     	 adds r7,r7,#12
 1531              	.LCFI132:
 1532              	 .cfi_def_cfa_offset 4
 1533 001a BD46     	 mov sp,r7
 1534              	.LCFI133:
 1535              	 .cfi_def_cfa_register 13
 1536              	 
 1537 001c 80BC     	 pop {r7}
 1538              	.LCFI134:
 1539              	 .cfi_restore 7
 1540              	 .cfi_def_cfa_offset 0
 1541 001e 7047     	 bx lr
 1542              	.L84:
 1543              	 .align 2
 1544              	.L83:
 1545 0020 004F4950 	 .word 1346981632
 1546              	 .cfi_endproc
 1547              	.LFE91:
 1549              	 .section .text.pio_get_writeprotect_status,"ax",%progbits
 1550              	 .align 1
 1551              	 .global pio_get_writeprotect_status
 1552              	 .syntax unified
 1553              	 .thumb
 1554              	 .thumb_func
 1555              	 .fpu softvfp
 1557              	pio_get_writeprotect_status:
 1558              	.LFB92:
 683:.././hal/sam3u1c/pio.c **** 
 684:.././hal/sam3u1c/pio.c **** /**
 685:.././hal/sam3u1c/pio.c ****  * \brief Read write protect status.
 686:.././hal/sam3u1c/pio.c ****  *
 687:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 688:.././hal/sam3u1c/pio.c ****  *
 689:.././hal/sam3u1c/pio.c ****  * \return Return write protect status.
 690:.././hal/sam3u1c/pio.c ****  */
 691:.././hal/sam3u1c/pio.c **** uint32_t pio_get_writeprotect_status(const Pio *p_pio)
 692:.././hal/sam3u1c/pio.c **** {
 1559              	 .loc 1 692 0
 1560              	 .cfi_startproc
 1561              	 
 1562              	 
 1563              	 
 1564 0000 80B4     	 push {r7}
 1565              	.LCFI135:
 1566              	 .cfi_def_cfa_offset 4
 1567              	 .cfi_offset 7,-4
 1568 0002 83B0     	 sub sp,sp,#12
 1569              	.LCFI136:
 1570              	 .cfi_def_cfa_offset 16
 1571 0004 00AF     	 add r7,sp,#0
 1572              	.LCFI137:
 1573              	 .cfi_def_cfa_register 7
 1574 0006 7860     	 str r0,[r7,#4]
 693:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_WPSR;
 1575              	 .loc 1 693 0
 1576 0008 7B68     	 ldr r3,[r7,#4]
 1577 000a D3F8E830 	 ldr r3,[r3,#232]
 694:.././hal/sam3u1c/pio.c **** }
 1578              	 .loc 1 694 0
 1579 000e 1846     	 mov r0,r3
 1580 0010 0C37     	 adds r7,r7,#12
 1581              	.LCFI138:
 1582              	 .cfi_def_cfa_offset 4
 1583 0012 BD46     	 mov sp,r7
 1584              	.LCFI139:
 1585              	 .cfi_def_cfa_register 13
 1586              	 
 1587 0014 80BC     	 pop {r7}
 1588              	.LCFI140:
 1589              	 .cfi_restore 7
 1590              	 .cfi_def_cfa_offset 0
 1591 0016 7047     	 bx lr
 1592              	 .cfi_endproc
 1593              	.LFE92:
 1595              	 .section .text.pio_get_pin_value,"ax",%progbits
 1596              	 .align 1
 1597              	 .global pio_get_pin_value
 1598              	 .syntax unified
 1599              	 .thumb
 1600              	 .thumb_func
 1601              	 .fpu softvfp
 1603              	pio_get_pin_value:
 1604              	.LFB93:
 695:.././hal/sam3u1c/pio.c **** 
 696:.././hal/sam3u1c/pio.c **** /**
 697:.././hal/sam3u1c/pio.c ****  * \brief Return the value of a pin.
 698:.././hal/sam3u1c/pio.c ****  *
 699:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin number.
 700:.././hal/sam3u1c/pio.c ****  *
 701:.././hal/sam3u1c/pio.c ****  * \return The pin value.
 702:.././hal/sam3u1c/pio.c ****  *
 703:.././hal/sam3u1c/pio.c ****  * \note If pin is output: a pull-up or pull-down could hide the actual value.
 704:.././hal/sam3u1c/pio.c ****  *       The function \ref pio_get can be called to get the actual pin output
 705:.././hal/sam3u1c/pio.c ****  *       level.
 706:.././hal/sam3u1c/pio.c ****  * \note If pin is input: PIOx must be clocked to sample the signal.
 707:.././hal/sam3u1c/pio.c ****  *       See PMC driver.
 708:.././hal/sam3u1c/pio.c ****  */
 709:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_value(uint32_t ul_pin)
 710:.././hal/sam3u1c/pio.c **** {
 1605              	 .loc 1 710 0
 1606              	 .cfi_startproc
 1607              	 
 1608              	 
 1609 0000 80B5     	 push {r7,lr}
 1610              	.LCFI141:
 1611              	 .cfi_def_cfa_offset 8
 1612              	 .cfi_offset 7,-8
 1613              	 .cfi_offset 14,-4
 1614 0002 84B0     	 sub sp,sp,#16
 1615              	.LCFI142:
 1616              	 .cfi_def_cfa_offset 24
 1617 0004 00AF     	 add r7,sp,#0
 1618              	.LCFI143:
 1619              	 .cfi_def_cfa_register 7
 1620 0006 7860     	 str r0,[r7,#4]
 711:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1621              	 .loc 1 711 0
 1622 0008 7868     	 ldr r0,[r7,#4]
 1623 000a 084B     	 ldr r3,.L89
 1624 000c 9847     	 blx r3
 1625              	.LVL8:
 1626 000e F860     	 str r0,[r7,#12]
 712:.././hal/sam3u1c/pio.c **** 
 713:.././hal/sam3u1c/pio.c **** 	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
 1627              	 .loc 1 713 0
 1628 0010 FB68     	 ldr r3,[r7,#12]
 1629 0012 DA6B     	 ldr r2,[r3,#60]
 1630 0014 7B68     	 ldr r3,[r7,#4]
 1631 0016 03F01F03 	 and r3,r3,#31
 1632 001a 22FA03F3 	 lsr r3,r2,r3
 1633 001e 03F00103 	 and r3,r3,#1
 714:.././hal/sam3u1c/pio.c **** }
 1634              	 .loc 1 714 0
 1635 0022 1846     	 mov r0,r3
 1636 0024 1037     	 adds r7,r7,#16
 1637              	.LCFI144:
 1638              	 .cfi_def_cfa_offset 8
 1639 0026 BD46     	 mov sp,r7
 1640              	.LCFI145:
 1641              	 .cfi_def_cfa_register 13
 1642              	 
 1643 0028 80BD     	 pop {r7,pc}
 1644              	.L90:
 1645 002a 00BF     	 .align 2
 1646              	.L89:
 1647 002c 00000000 	 .word pio_get_pin_group
 1648              	 .cfi_endproc
 1649              	.LFE93:
 1651              	 .section .text.pio_set_pin_high,"ax",%progbits
 1652              	 .align 1
 1653              	 .global pio_set_pin_high
 1654              	 .syntax unified
 1655              	 .thumb
 1656              	 .thumb_func
 1657              	 .fpu softvfp
 1659              	pio_set_pin_high:
 1660              	.LFB94:
 715:.././hal/sam3u1c/pio.c **** 
 716:.././hal/sam3u1c/pio.c **** /**
 717:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO pin to 1.
 718:.././hal/sam3u1c/pio.c ****  *
 719:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 720:.././hal/sam3u1c/pio.c ****  *
 721:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called beforehand.
 722:.././hal/sam3u1c/pio.c ****  */
 723:.././hal/sam3u1c/pio.c **** void pio_set_pin_high(uint32_t ul_pin)
 724:.././hal/sam3u1c/pio.c **** {
 1661              	 .loc 1 724 0
 1662              	 .cfi_startproc
 1663              	 
 1664              	 
 1665 0000 80B5     	 push {r7,lr}
 1666              	.LCFI146:
 1667              	 .cfi_def_cfa_offset 8
 1668              	 .cfi_offset 7,-8
 1669              	 .cfi_offset 14,-4
 1670 0002 84B0     	 sub sp,sp,#16
 1671              	.LCFI147:
 1672              	 .cfi_def_cfa_offset 24
 1673 0004 00AF     	 add r7,sp,#0
 1674              	.LCFI148:
 1675              	 .cfi_def_cfa_register 7
 1676 0006 7860     	 str r0,[r7,#4]
 725:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1677              	 .loc 1 725 0
 1678 0008 7868     	 ldr r0,[r7,#4]
 1679 000a 084B     	 ldr r3,.L92
 1680 000c 9847     	 blx r3
 1681              	.LVL9:
 1682 000e F860     	 str r0,[r7,#12]
 726:.././hal/sam3u1c/pio.c **** 
 727:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 728:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 1683              	 .loc 1 728 0
 1684 0010 7B68     	 ldr r3,[r7,#4]
 1685 0012 03F01F03 	 and r3,r3,#31
 1686 0016 0122     	 movs r2,#1
 1687 0018 02FA03F3 	 lsl r3,r2,r3
 1688 001c 1A46     	 mov r2,r3
 1689 001e FB68     	 ldr r3,[r7,#12]
 1690 0020 1A63     	 str r2,[r3,#48]
 729:.././hal/sam3u1c/pio.c **** }
 1691              	 .loc 1 729 0
 1692 0022 00BF     	 nop
 1693 0024 1037     	 adds r7,r7,#16
 1694              	.LCFI149:
 1695              	 .cfi_def_cfa_offset 8
 1696 0026 BD46     	 mov sp,r7
 1697              	.LCFI150:
 1698              	 .cfi_def_cfa_register 13
 1699              	 
 1700 0028 80BD     	 pop {r7,pc}
 1701              	.L93:
 1702 002a 00BF     	 .align 2
 1703              	.L92:
 1704 002c 00000000 	 .word pio_get_pin_group
 1705              	 .cfi_endproc
 1706              	.LFE94:
 1708              	 .section .text.pio_set_pin_low,"ax",%progbits
 1709              	 .align 1
 1710              	 .global pio_set_pin_low
 1711              	 .syntax unified
 1712              	 .thumb
 1713              	 .thumb_func
 1714              	 .fpu softvfp
 1716              	pio_set_pin_low:
 1717              	.LFB95:
 730:.././hal/sam3u1c/pio.c **** 
 731:.././hal/sam3u1c/pio.c **** /**
 732:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO pin to 0.
 733:.././hal/sam3u1c/pio.c ****  *
 734:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 735:.././hal/sam3u1c/pio.c ****  *
 736:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 737:.././hal/sam3u1c/pio.c ****  */
 738:.././hal/sam3u1c/pio.c **** void pio_set_pin_low(uint32_t ul_pin)
 739:.././hal/sam3u1c/pio.c **** {
 1718              	 .loc 1 739 0
 1719              	 .cfi_startproc
 1720              	 
 1721              	 
 1722 0000 80B5     	 push {r7,lr}
 1723              	.LCFI151:
 1724              	 .cfi_def_cfa_offset 8
 1725              	 .cfi_offset 7,-8
 1726              	 .cfi_offset 14,-4
 1727 0002 84B0     	 sub sp,sp,#16
 1728              	.LCFI152:
 1729              	 .cfi_def_cfa_offset 24
 1730 0004 00AF     	 add r7,sp,#0
 1731              	.LCFI153:
 1732              	 .cfi_def_cfa_register 7
 1733 0006 7860     	 str r0,[r7,#4]
 740:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1734              	 .loc 1 740 0
 1735 0008 7868     	 ldr r0,[r7,#4]
 1736 000a 084B     	 ldr r3,.L95
 1737 000c 9847     	 blx r3
 1738              	.LVL10:
 1739 000e F860     	 str r0,[r7,#12]
 741:.././hal/sam3u1c/pio.c **** 
 742:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 743:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 1740              	 .loc 1 743 0
 1741 0010 7B68     	 ldr r3,[r7,#4]
 1742 0012 03F01F03 	 and r3,r3,#31
 1743 0016 0122     	 movs r2,#1
 1744 0018 02FA03F3 	 lsl r3,r2,r3
 1745 001c 1A46     	 mov r2,r3
 1746 001e FB68     	 ldr r3,[r7,#12]
 1747 0020 5A63     	 str r2,[r3,#52]
 744:.././hal/sam3u1c/pio.c **** }
 1748              	 .loc 1 744 0
 1749 0022 00BF     	 nop
 1750 0024 1037     	 adds r7,r7,#16
 1751              	.LCFI154:
 1752              	 .cfi_def_cfa_offset 8
 1753 0026 BD46     	 mov sp,r7
 1754              	.LCFI155:
 1755              	 .cfi_def_cfa_register 13
 1756              	 
 1757 0028 80BD     	 pop {r7,pc}
 1758              	.L96:
 1759 002a 00BF     	 .align 2
 1760              	.L95:
 1761 002c 00000000 	 .word pio_get_pin_group
 1762              	 .cfi_endproc
 1763              	.LFE95:
 1765              	 .section .text.pio_toggle_pin,"ax",%progbits
 1766              	 .align 1
 1767              	 .global pio_toggle_pin
 1768              	 .syntax unified
 1769              	 .thumb
 1770              	 .thumb_func
 1771              	 .fpu softvfp
 1773              	pio_toggle_pin:
 1774              	.LFB96:
 745:.././hal/sam3u1c/pio.c **** 
 746:.././hal/sam3u1c/pio.c **** /**
 747:.././hal/sam3u1c/pio.c ****  * \brief Toggle a GPIO pin.
 748:.././hal/sam3u1c/pio.c ****  *
 749:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 750:.././hal/sam3u1c/pio.c ****  *
 751:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 752:.././hal/sam3u1c/pio.c ****  */
 753:.././hal/sam3u1c/pio.c **** void pio_toggle_pin(uint32_t ul_pin)
 754:.././hal/sam3u1c/pio.c **** {
 1775              	 .loc 1 754 0
 1776              	 .cfi_startproc
 1777              	 
 1778              	 
 1779 0000 80B5     	 push {r7,lr}
 1780              	.LCFI156:
 1781              	 .cfi_def_cfa_offset 8
 1782              	 .cfi_offset 7,-8
 1783              	 .cfi_offset 14,-4
 1784 0002 84B0     	 sub sp,sp,#16
 1785              	.LCFI157:
 1786              	 .cfi_def_cfa_offset 24
 1787 0004 00AF     	 add r7,sp,#0
 1788              	.LCFI158:
 1789              	 .cfi_def_cfa_register 7
 1790 0006 7860     	 str r0,[r7,#4]
 755:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1791              	 .loc 1 755 0
 1792 0008 7868     	 ldr r0,[r7,#4]
 1793 000a 124B     	 ldr r3,.L101
 1794 000c 9847     	 blx r3
 1795              	.LVL11:
 1796 000e F860     	 str r0,[r7,#12]
 756:.././hal/sam3u1c/pio.c **** 
 757:.././hal/sam3u1c/pio.c **** 	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
 1797              	 .loc 1 757 0
 1798 0010 FB68     	 ldr r3,[r7,#12]
 1799 0012 9B6B     	 ldr r3,[r3,#56]
 1800 0014 7A68     	 ldr r2,[r7,#4]
 1801 0016 02F01F02 	 and r2,r2,#31
 1802 001a 0121     	 movs r1,#1
 1803 001c 01FA02F2 	 lsl r2,r1,r2
 1804 0020 1340     	 ands r3,r3,r2
 1805 0022 002B     	 cmp r3,#0
 1806 0024 09D0     	 beq .L98
 758:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 759:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 1807              	 .loc 1 759 0
 1808 0026 7B68     	 ldr r3,[r7,#4]
 1809 0028 03F01F03 	 and r3,r3,#31
 1810 002c 0122     	 movs r2,#1
 1811 002e 02FA03F3 	 lsl r3,r2,r3
 1812 0032 1A46     	 mov r2,r3
 1813 0034 FB68     	 ldr r3,[r7,#12]
 1814 0036 5A63     	 str r2,[r3,#52]
 760:.././hal/sam3u1c/pio.c **** 	} else {
 761:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 762:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 763:.././hal/sam3u1c/pio.c **** 	}
 764:.././hal/sam3u1c/pio.c **** }
 1815              	 .loc 1 764 0
 1816 0038 08E0     	 b .L100
 1817              	.L98:
 762:.././hal/sam3u1c/pio.c **** 	}
 1818              	 .loc 1 762 0
 1819 003a 7B68     	 ldr r3,[r7,#4]
 1820 003c 03F01F03 	 and r3,r3,#31
 1821 0040 0122     	 movs r2,#1
 1822 0042 02FA03F3 	 lsl r3,r2,r3
 1823 0046 1A46     	 mov r2,r3
 1824 0048 FB68     	 ldr r3,[r7,#12]
 1825 004a 1A63     	 str r2,[r3,#48]
 1826              	.L100:
 1827              	 .loc 1 764 0
 1828 004c 00BF     	 nop
 1829 004e 1037     	 adds r7,r7,#16
 1830              	.LCFI159:
 1831              	 .cfi_def_cfa_offset 8
 1832 0050 BD46     	 mov sp,r7
 1833              	.LCFI160:
 1834              	 .cfi_def_cfa_register 13
 1835              	 
 1836 0052 80BD     	 pop {r7,pc}
 1837              	.L102:
 1838              	 .align 2
 1839              	.L101:
 1840 0054 00000000 	 .word pio_get_pin_group
 1841              	 .cfi_endproc
 1842              	.LFE96:
 1844              	 .section .text.pio_configure_pin,"ax",%progbits
 1845              	 .align 1
 1846              	 .global pio_configure_pin
 1847              	 .syntax unified
 1848              	 .thumb
 1849              	 .thumb_func
 1850              	 .fpu softvfp
 1852              	pio_configure_pin:
 1853              	.LFB97:
 765:.././hal/sam3u1c/pio.c **** 
 766:.././hal/sam3u1c/pio.c **** /**
 767:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 768:.././hal/sam3u1c/pio.c ****  * if necessary.
 769:.././hal/sam3u1c/pio.c ****  *
 770:.././hal/sam3u1c/pio.c ****  * \param ul_pin Bitmask of one or more pin(s) to configure.
 771:.././hal/sam3u1c/pio.c ****  * \param ul_flags Pins attributes.
 772:.././hal/sam3u1c/pio.c ****  *
 773:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 774:.././hal/sam3u1c/pio.c ****  */
 775:.././hal/sam3u1c/pio.c **** uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
 776:.././hal/sam3u1c/pio.c **** {
 1854              	 .loc 1 776 0
 1855              	 .cfi_startproc
 1856              	 
 1857              	 
 1858 0000 90B5     	 push {r4,r7,lr}
 1859              	.LCFI161:
 1860              	 .cfi_def_cfa_offset 12
 1861              	 .cfi_offset 4,-12
 1862              	 .cfi_offset 7,-8
 1863              	 .cfi_offset 14,-4
 1864 0002 87B0     	 sub sp,sp,#28
 1865              	.LCFI162:
 1866              	 .cfi_def_cfa_offset 40
 1867 0004 02AF     	 add r7,sp,#8
 1868              	.LCFI163:
 1869              	 .cfi_def_cfa 7,32
 1870 0006 7860     	 str r0,[r7,#4]
 1871 0008 3960     	 str r1,[r7]
 777:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1872              	 .loc 1 777 0
 1873 000a 7868     	 ldr r0,[r7,#4]
 1874 000c 404B     	 ldr r3,.L112
 1875 000e 9847     	 blx r3
 1876              	.LVL12:
 1877 0010 F860     	 str r0,[r7,#12]
 778:.././hal/sam3u1c/pio.c **** 
 779:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 780:.././hal/sam3u1c/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 1878              	 .loc 1 780 0
 1879 0012 3B68     	 ldr r3,[r7]
 1880 0014 03F0F043 	 and r3,r3,#2013265920
 1881 0018 B3F1205F 	 cmp r3,#671088640
 1882 001c 46D0     	 beq .L105
 1883 001e B3F1205F 	 cmp r3,#671088640
 1884 0022 06D8     	 bhi .L106
 1885 0024 B3F1006F 	 cmp r3,#134217728
 1886 0028 0AD0     	 beq .L107
 1887 002a B3F1805F 	 cmp r3,#268435456
 1888 002e 22D0     	 beq .L108
 1889 0030 67E0     	 b .L104
 1890              	.L106:
 1891 0032 B3F1405F 	 cmp r3,#805306368
 1892 0036 45D0     	 beq .L109
 1893 0038 B3F1605F 	 cmp r3,#939524096
 1894 003c 42D0     	 beq .L109
 1895 003e 60E0     	 b .L104
 1896              	.L107:
 781:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 782:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
 1897              	 .loc 1 782 0
 1898 0040 7B68     	 ldr r3,[r7,#4]
 1899 0042 03F01F03 	 and r3,r3,#31
 1900 0046 0122     	 movs r2,#1
 1901 0048 02FA03F3 	 lsl r3,r2,r3
 1902 004c 1A46     	 mov r2,r3
 1903 004e 4FF00061 	 mov r1,#134217728
 1904 0052 F868     	 ldr r0,[r7,#12]
 1905 0054 2F4B     	 ldr r3,.L112+4
 1906 0056 9847     	 blx r3
 1907              	.LVL13:
 783:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1908              	 .loc 1 783 0
 1909 0058 7B68     	 ldr r3,[r7,#4]
 1910 005a 03F01F03 	 and r3,r3,#31
 1911 005e 0122     	 movs r2,#1
 1912 0060 02FA03F3 	 lsl r3,r2,r3
 1913 0064 1946     	 mov r1,r3
 1914 0066 3B68     	 ldr r3,[r7]
 1915 0068 03F00103 	 and r3,r3,#1
 1916 006c 1A46     	 mov r2,r3
 1917 006e F868     	 ldr r0,[r7,#12]
 1918 0070 294B     	 ldr r3,.L112+8
 1919 0072 9847     	 blx r3
 1920              	.LVL14:
 784:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 785:.././hal/sam3u1c/pio.c **** 		break;
 1921              	 .loc 1 785 0
 1922 0074 47E0     	 b .L110
 1923              	.L108:
 786:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 787:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
 1924              	 .loc 1 787 0
 1925 0076 7B68     	 ldr r3,[r7,#4]
 1926 0078 03F01F03 	 and r3,r3,#31
 1927 007c 0122     	 movs r2,#1
 1928 007e 02FA03F3 	 lsl r3,r2,r3
 1929 0082 1A46     	 mov r2,r3
 1930 0084 4FF08051 	 mov r1,#268435456
 1931 0088 F868     	 ldr r0,[r7,#12]
 1932 008a 224B     	 ldr r3,.L112+4
 1933 008c 9847     	 blx r3
 1934              	.LVL15:
 788:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1935              	 .loc 1 788 0
 1936 008e 7B68     	 ldr r3,[r7,#4]
 1937 0090 03F01F03 	 and r3,r3,#31
 1938 0094 0122     	 movs r2,#1
 1939 0096 02FA03F3 	 lsl r3,r2,r3
 1940 009a 1946     	 mov r1,r3
 1941 009c 3B68     	 ldr r3,[r7]
 1942 009e 03F00103 	 and r3,r3,#1
 1943 00a2 1A46     	 mov r2,r3
 1944 00a4 F868     	 ldr r0,[r7,#12]
 1945 00a6 1C4B     	 ldr r3,.L112+8
 1946 00a8 9847     	 blx r3
 1947              	.LVL16:
 789:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 790:.././hal/sam3u1c/pio.c **** 		break;
 1948              	 .loc 1 790 0
 1949 00aa 2CE0     	 b .L110
 1950              	.L105:
 791:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 792:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 793:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
 794:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 795:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 796:.././hal/sam3u1c/pio.c **** 		break;
 797:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 798:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
 799:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 800:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 801:.././hal/sam3u1c/pio.c **** 		break;
 802:.././hal/sam3u1c/pio.c **** #endif
 803:.././hal/sam3u1c/pio.c **** 
 804:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 805:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
 1951              	 .loc 1 805 0
 1952 00ac 7B68     	 ldr r3,[r7,#4]
 1953 00ae 03F01F03 	 and r3,r3,#31
 1954 00b2 0122     	 movs r2,#1
 1955 00b4 02FA03F3 	 lsl r3,r2,r3
 1956 00b8 3A68     	 ldr r2,[r7]
 1957 00ba 1946     	 mov r1,r3
 1958 00bc F868     	 ldr r0,[r7,#12]
 1959 00be 174B     	 ldr r3,.L112+12
 1960 00c0 9847     	 blx r3
 1961              	.LVL17:
 806:.././hal/sam3u1c/pio.c **** 		break;
 1962              	 .loc 1 806 0
 1963 00c2 20E0     	 b .L110
 1964              	.L109:
 807:.././hal/sam3u1c/pio.c **** 
 808:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 809:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 810:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
 1965              	 .loc 1 810 0
 1966 00c4 7B68     	 ldr r3,[r7,#4]
 1967 00c6 03F01F03 	 and r3,r3,#31
 1968 00ca 0122     	 movs r2,#1
 1969 00cc 02FA03F3 	 lsl r3,r2,r3
 1970 00d0 1946     	 mov r1,r3
 811:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1971              	 .loc 1 811 0
 1972 00d2 3B68     	 ldr r3,[r7]
 1973 00d4 03F06053 	 and r3,r3,#939524096
 810:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1974              	 .loc 1 810 0
 1975 00d8 B3F1605F 	 cmp r3,#939524096
 1976 00dc 0CBF     	 ite eq
 1977 00de 0123     	 moveq r3,#1
 1978 00e0 0023     	 movne r3,#0
 1979 00e2 DBB2     	 uxtb r3,r3
 1980 00e4 1846     	 mov r0,r3
 812:.././hal/sam3u1c/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 813:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 1981              	 .loc 1 813 0
 1982 00e6 3B68     	 ldr r3,[r7]
 1983 00e8 9B08     	 lsrs r3,r3,#2
 810:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 1984              	 .loc 1 810 0
 1985 00ea 03F00102 	 and r2,r3,#1
 1986 00ee 3B68     	 ldr r3,[r7]
 1987 00f0 03F00103 	 and r3,r3,#1
 1988 00f4 0093     	 str r3,[sp]
 1989 00f6 1346     	 mov r3,r2
 1990 00f8 0246     	 mov r2,r0
 1991 00fa F868     	 ldr r0,[r7,#12]
 1992 00fc 084C     	 ldr r4,.L112+16
 1993 00fe A047     	 blx r4
 1994              	.LVL18:
 814:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 815:.././hal/sam3u1c/pio.c **** 		break;
 1995              	 .loc 1 815 0
 1996 0100 01E0     	 b .L110
 1997              	.L104:
 816:.././hal/sam3u1c/pio.c **** 
 817:.././hal/sam3u1c/pio.c **** 	default:
 818:.././hal/sam3u1c/pio.c **** 		return 0;
 1998              	 .loc 1 818 0
 1999 0102 0023     	 movs r3,#0
 2000 0104 00E0     	 b .L111
 2001              	.L110:
 819:.././hal/sam3u1c/pio.c **** 	}
 820:.././hal/sam3u1c/pio.c **** 
 821:.././hal/sam3u1c/pio.c **** 	return 1;
 2002              	 .loc 1 821 0
 2003 0106 0123     	 movs r3,#1
 2004              	.L111:
 822:.././hal/sam3u1c/pio.c **** }
 2005              	 .loc 1 822 0
 2006 0108 1846     	 mov r0,r3
 2007 010a 1437     	 adds r7,r7,#20
 2008              	.LCFI164:
 2009              	 .cfi_def_cfa_offset 12
 2010 010c BD46     	 mov sp,r7
 2011              	.LCFI165:
 2012              	 .cfi_def_cfa_register 13
 2013              	 
 2014 010e 90BD     	 pop {r4,r7,pc}
 2015              	.L113:
 2016              	 .align 2
 2017              	.L112:
 2018 0110 00000000 	 .word pio_get_pin_group
 2019 0114 00000000 	 .word pio_set_peripheral
 2020 0118 00000000 	 .word pio_pull_up
 2021 011c 00000000 	 .word pio_set_input
 2022 0120 00000000 	 .word pio_set_output
 2023              	 .cfi_endproc
 2024              	.LFE97:
 2026              	 .section .text.pio_set_pin_group_high,"ax",%progbits
 2027              	 .align 1
 2028              	 .global pio_set_pin_group_high
 2029              	 .syntax unified
 2030              	 .thumb
 2031              	 .thumb_func
 2032              	 .fpu softvfp
 2034              	pio_set_pin_group_high:
 2035              	.LFB98:
 823:.././hal/sam3u1c/pio.c **** 
 824:.././hal/sam3u1c/pio.c **** /**
 825:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO port to 1.
 826:.././hal/sam3u1c/pio.c ****  *
 827:.././hal/sam3u1c/pio.c ****  * \param p_pio Base address of the PIO port.
 828:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 829:.././hal/sam3u1c/pio.c ****  */
 830:.././hal/sam3u1c/pio.c **** void pio_set_pin_group_high(Pio *p_pio, uint32_t ul_mask)
 831:.././hal/sam3u1c/pio.c **** {
 2036              	 .loc 1 831 0
 2037              	 .cfi_startproc
 2038              	 
 2039              	 
 2040              	 
 2041 0000 80B4     	 push {r7}
 2042              	.LCFI166:
 2043              	 .cfi_def_cfa_offset 4
 2044              	 .cfi_offset 7,-4
 2045 0002 83B0     	 sub sp,sp,#12
 2046              	.LCFI167:
 2047              	 .cfi_def_cfa_offset 16
 2048 0004 00AF     	 add r7,sp,#0
 2049              	.LCFI168:
 2050              	 .cfi_def_cfa_register 7
 2051 0006 7860     	 str r0,[r7,#4]
 2052 0008 3960     	 str r1,[r7]
 832:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 833:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 2053              	 .loc 1 833 0
 2054 000a 7B68     	 ldr r3,[r7,#4]
 2055 000c 3A68     	 ldr r2,[r7]
 2056 000e 1A63     	 str r2,[r3,#48]
 834:.././hal/sam3u1c/pio.c **** }
 2057              	 .loc 1 834 0
 2058 0010 00BF     	 nop
 2059 0012 0C37     	 adds r7,r7,#12
 2060              	.LCFI169:
 2061              	 .cfi_def_cfa_offset 4
 2062 0014 BD46     	 mov sp,r7
 2063              	.LCFI170:
 2064              	 .cfi_def_cfa_register 13
 2065              	 
 2066 0016 80BC     	 pop {r7}
 2067              	.LCFI171:
 2068              	 .cfi_restore 7
 2069              	 .cfi_def_cfa_offset 0
 2070 0018 7047     	 bx lr
 2071              	 .cfi_endproc
 2072              	.LFE98:
 2074              	 .section .text.pio_set_pin_group_low,"ax",%progbits
 2075              	 .align 1
 2076              	 .global pio_set_pin_group_low
 2077              	 .syntax unified
 2078              	 .thumb
 2079              	 .thumb_func
 2080              	 .fpu softvfp
 2082              	pio_set_pin_group_low:
 2083              	.LFB99:
 835:.././hal/sam3u1c/pio.c **** 
 836:.././hal/sam3u1c/pio.c **** /**
 837:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO port to 0.
 838:.././hal/sam3u1c/pio.c ****  *
 839:.././hal/sam3u1c/pio.c ****  * \param p_pio Base address of the PIO port.
 840:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 841:.././hal/sam3u1c/pio.c ****  */
 842:.././hal/sam3u1c/pio.c **** void pio_set_pin_group_low(Pio *p_pio, uint32_t ul_mask)
 843:.././hal/sam3u1c/pio.c **** {
 2084              	 .loc 1 843 0
 2085              	 .cfi_startproc
 2086              	 
 2087              	 
 2088              	 
 2089 0000 80B4     	 push {r7}
 2090              	.LCFI172:
 2091              	 .cfi_def_cfa_offset 4
 2092              	 .cfi_offset 7,-4
 2093 0002 83B0     	 sub sp,sp,#12
 2094              	.LCFI173:
 2095              	 .cfi_def_cfa_offset 16
 2096 0004 00AF     	 add r7,sp,#0
 2097              	.LCFI174:
 2098              	 .cfi_def_cfa_register 7
 2099 0006 7860     	 str r0,[r7,#4]
 2100 0008 3960     	 str r1,[r7]
 844:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 845:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 2101              	 .loc 1 845 0
 2102 000a 7B68     	 ldr r3,[r7,#4]
 2103 000c 3A68     	 ldr r2,[r7]
 2104 000e 5A63     	 str r2,[r3,#52]
 846:.././hal/sam3u1c/pio.c **** }
 2105              	 .loc 1 846 0
 2106 0010 00BF     	 nop
 2107 0012 0C37     	 adds r7,r7,#12
 2108              	.LCFI175:
 2109              	 .cfi_def_cfa_offset 4
 2110 0014 BD46     	 mov sp,r7
 2111              	.LCFI176:
 2112              	 .cfi_def_cfa_register 13
 2113              	 
 2114 0016 80BC     	 pop {r7}
 2115              	.LCFI177:
 2116              	 .cfi_restore 7
 2117              	 .cfi_def_cfa_offset 0
 2118 0018 7047     	 bx lr
 2119              	 .cfi_endproc
 2120              	.LFE99:
 2122              	 .section .text.pio_toggle_pin_group,"ax",%progbits
 2123              	 .align 1
 2124              	 .global pio_toggle_pin_group
 2125              	 .syntax unified
 2126              	 .thumb
 2127              	 .thumb_func
 2128              	 .fpu softvfp
 2130              	pio_toggle_pin_group:
 2131              	.LFB100:
 847:.././hal/sam3u1c/pio.c **** 
 848:.././hal/sam3u1c/pio.c **** /**
 849:.././hal/sam3u1c/pio.c ****  * \brief Toggle a GPIO group.
 850:.././hal/sam3u1c/pio.c ****  *
 851:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 852:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 853:.././hal/sam3u1c/pio.c ****  */
 854:.././hal/sam3u1c/pio.c **** void pio_toggle_pin_group(Pio *p_pio, uint32_t ul_mask)
 855:.././hal/sam3u1c/pio.c **** {
 2132              	 .loc 1 855 0
 2133              	 .cfi_startproc
 2134              	 
 2135              	 
 2136              	 
 2137 0000 80B4     	 push {r7}
 2138              	.LCFI178:
 2139              	 .cfi_def_cfa_offset 4
 2140              	 .cfi_offset 7,-4
 2141 0002 83B0     	 sub sp,sp,#12
 2142              	.LCFI179:
 2143              	 .cfi_def_cfa_offset 16
 2144 0004 00AF     	 add r7,sp,#0
 2145              	.LCFI180:
 2146              	 .cfi_def_cfa_register 7
 2147 0006 7860     	 str r0,[r7,#4]
 2148 0008 3960     	 str r1,[r7]
 856:.././hal/sam3u1c/pio.c **** 	if (p_pio->PIO_ODSR & ul_mask) {
 2149              	 .loc 1 856 0
 2150 000a 7B68     	 ldr r3,[r7,#4]
 2151 000c 9A6B     	 ldr r2,[r3,#56]
 2152 000e 3B68     	 ldr r3,[r7]
 2153 0010 1340     	 ands r3,r3,r2
 2154 0012 002B     	 cmp r3,#0
 2155 0014 03D0     	 beq .L117
 857:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 858:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 2156              	 .loc 1 858 0
 2157 0016 7B68     	 ldr r3,[r7,#4]
 2158 0018 3A68     	 ldr r2,[r7]
 2159 001a 5A63     	 str r2,[r3,#52]
 859:.././hal/sam3u1c/pio.c **** 	} else {
 860:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 861:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 862:.././hal/sam3u1c/pio.c **** 	}
 863:.././hal/sam3u1c/pio.c **** }
 2160              	 .loc 1 863 0
 2161 001c 02E0     	 b .L119
 2162              	.L117:
 861:.././hal/sam3u1c/pio.c **** 	}
 2163              	 .loc 1 861 0
 2164 001e 7B68     	 ldr r3,[r7,#4]
 2165 0020 3A68     	 ldr r2,[r7]
 2166 0022 1A63     	 str r2,[r3,#48]
 2167              	.L119:
 2168              	 .loc 1 863 0
 2169 0024 00BF     	 nop
 2170 0026 0C37     	 adds r7,r7,#12
 2171              	.LCFI181:
 2172              	 .cfi_def_cfa_offset 4
 2173 0028 BD46     	 mov sp,r7
 2174              	.LCFI182:
 2175              	 .cfi_def_cfa_register 13
 2176              	 
 2177 002a 80BC     	 pop {r7}
 2178              	.LCFI183:
 2179              	 .cfi_restore 7
 2180              	 .cfi_def_cfa_offset 0
 2181 002c 7047     	 bx lr
 2182              	 .cfi_endproc
 2183              	.LFE100:
 2185              	 .section .text.pio_configure_pin_group,"ax",%progbits
 2186              	 .align 1
 2187              	 .global pio_configure_pin_group
 2188              	 .syntax unified
 2189              	 .thumb
 2190              	 .thumb_func
 2191              	 .fpu softvfp
 2193              	pio_configure_pin_group:
 2194              	.LFB101:
 864:.././hal/sam3u1c/pio.c **** 
 865:.././hal/sam3u1c/pio.c **** /**
 866:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 867:.././hal/sam3u1c/pio.c ****  * if necessary.
 868:.././hal/sam3u1c/pio.c ****  *
 869:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 870:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 871:.././hal/sam3u1c/pio.c ****  * \param ul_flags Pin(s) attributes.
 872:.././hal/sam3u1c/pio.c ****  *
 873:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 874:.././hal/sam3u1c/pio.c ****  */
 875:.././hal/sam3u1c/pio.c **** uint32_t pio_configure_pin_group(Pio *p_pio,
 876:.././hal/sam3u1c/pio.c **** 		uint32_t ul_mask, const uint32_t ul_flags)
 877:.././hal/sam3u1c/pio.c **** {
 2195              	 .loc 1 877 0
 2196              	 .cfi_startproc
 2197              	 
 2198              	 
 2199 0000 90B5     	 push {r4,r7,lr}
 2200              	.LCFI184:
 2201              	 .cfi_def_cfa_offset 12
 2202              	 .cfi_offset 4,-12
 2203              	 .cfi_offset 7,-8
 2204              	 .cfi_offset 14,-4
 2205 0002 87B0     	 sub sp,sp,#28
 2206              	.LCFI185:
 2207              	 .cfi_def_cfa_offset 40
 2208 0004 02AF     	 add r7,sp,#8
 2209              	.LCFI186:
 2210              	 .cfi_def_cfa 7,32
 2211 0006 F860     	 str r0,[r7,#12]
 2212 0008 B960     	 str r1,[r7,#8]
 2213 000a 7A60     	 str r2,[r7,#4]
 878:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 879:.././hal/sam3u1c/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 2214              	 .loc 1 879 0
 2215 000c 7B68     	 ldr r3,[r7,#4]
 2216 000e 03F0F043 	 and r3,r3,#2013265920
 2217 0012 B3F1205F 	 cmp r3,#671088640
 2218 0016 2ED0     	 beq .L122
 2219 0018 B3F1205F 	 cmp r3,#671088640
 2220 001c 06D8     	 bhi .L123
 2221 001e B3F1006F 	 cmp r3,#134217728
 2222 0022 0AD0     	 beq .L124
 2223 0024 B3F1805F 	 cmp r3,#268435456
 2224 0028 16D0     	 beq .L125
 2225 002a 43E0     	 b .L121
 2226              	.L123:
 2227 002c B3F1405F 	 cmp r3,#805306368
 2228 0030 27D0     	 beq .L126
 2229 0032 B3F1605F 	 cmp r3,#939524096
 2230 0036 24D0     	 beq .L126
 2231 0038 3CE0     	 b .L121
 2232              	.L124:
 880:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 881:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
 2233              	 .loc 1 881 0
 2234 003a BA68     	 ldr r2,[r7,#8]
 2235 003c 4FF00061 	 mov r1,#134217728
 2236 0040 F868     	 ldr r0,[r7,#12]
 2237 0042 204B     	 ldr r3,.L129
 2238 0044 9847     	 blx r3
 2239              	.LVL19:
 882:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 2240              	 .loc 1 882 0
 2241 0046 7B68     	 ldr r3,[r7,#4]
 2242 0048 03F00103 	 and r3,r3,#1
 2243 004c 1A46     	 mov r2,r3
 2244 004e B968     	 ldr r1,[r7,#8]
 2245 0050 F868     	 ldr r0,[r7,#12]
 2246 0052 1D4B     	 ldr r3,.L129+4
 2247 0054 9847     	 blx r3
 2248              	.LVL20:
 883:.././hal/sam3u1c/pio.c **** 		break;
 2249              	 .loc 1 883 0
 2250 0056 2FE0     	 b .L127
 2251              	.L125:
 884:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 885:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
 2252              	 .loc 1 885 0
 2253 0058 BA68     	 ldr r2,[r7,#8]
 2254 005a 4FF08051 	 mov r1,#268435456
 2255 005e F868     	 ldr r0,[r7,#12]
 2256 0060 184B     	 ldr r3,.L129
 2257 0062 9847     	 blx r3
 2258              	.LVL21:
 886:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 2259              	 .loc 1 886 0
 2260 0064 7B68     	 ldr r3,[r7,#4]
 2261 0066 03F00103 	 and r3,r3,#1
 2262 006a 1A46     	 mov r2,r3
 2263 006c B968     	 ldr r1,[r7,#8]
 2264 006e F868     	 ldr r0,[r7,#12]
 2265 0070 154B     	 ldr r3,.L129+4
 2266 0072 9847     	 blx r3
 2267              	.LVL22:
 887:.././hal/sam3u1c/pio.c **** 		break;
 2268              	 .loc 1 887 0
 2269 0074 20E0     	 b .L127
 2270              	.L122:
 888:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 889:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 890:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
 891:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 892:.././hal/sam3u1c/pio.c **** 		break;
 893:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 894:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
 895:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 896:.././hal/sam3u1c/pio.c **** 		break;
 897:.././hal/sam3u1c/pio.c **** #endif
 898:.././hal/sam3u1c/pio.c **** 
 899:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 900:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_flags);
 2271              	 .loc 1 900 0
 2272 0076 7A68     	 ldr r2,[r7,#4]
 2273 0078 B968     	 ldr r1,[r7,#8]
 2274 007a F868     	 ldr r0,[r7,#12]
 2275 007c 134B     	 ldr r3,.L129+8
 2276 007e 9847     	 blx r3
 2277              	.LVL23:
 901:.././hal/sam3u1c/pio.c **** 		break;
 2278              	 .loc 1 901 0
 2279 0080 1AE0     	 b .L127
 2280              	.L126:
 902:.././hal/sam3u1c/pio.c **** 
 903:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 904:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 905:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, ul_mask,
 906:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2281              	 .loc 1 906 0
 2282 0082 7B68     	 ldr r3,[r7,#4]
 2283 0084 03F06053 	 and r3,r3,#939524096
 905:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2284              	 .loc 1 905 0
 2285 0088 B3F1605F 	 cmp r3,#939524096
 2286 008c 0CBF     	 ite eq
 2287 008e 0123     	 moveq r3,#1
 2288 0090 0023     	 movne r3,#0
 2289 0092 DBB2     	 uxtb r3,r3
 2290 0094 1946     	 mov r1,r3
 907:.././hal/sam3u1c/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 908:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 2291              	 .loc 1 908 0
 2292 0096 7B68     	 ldr r3,[r7,#4]
 2293 0098 9B08     	 lsrs r3,r3,#2
 905:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2294              	 .loc 1 905 0
 2295 009a 03F00102 	 and r2,r3,#1
 2296 009e 7B68     	 ldr r3,[r7,#4]
 2297 00a0 03F00103 	 and r3,r3,#1
 2298 00a4 0093     	 str r3,[sp]
 2299 00a6 1346     	 mov r3,r2
 2300 00a8 0A46     	 mov r2,r1
 2301 00aa B968     	 ldr r1,[r7,#8]
 2302 00ac F868     	 ldr r0,[r7,#12]
 2303 00ae 084C     	 ldr r4,.L129+12
 2304 00b0 A047     	 blx r4
 2305              	.LVL24:
 909:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 910:.././hal/sam3u1c/pio.c **** 		break;
 2306              	 .loc 1 910 0
 2307 00b2 01E0     	 b .L127
 2308              	.L121:
 911:.././hal/sam3u1c/pio.c **** 
 912:.././hal/sam3u1c/pio.c **** 	default:
 913:.././hal/sam3u1c/pio.c **** 		return 0;
 2309              	 .loc 1 913 0
 2310 00b4 0023     	 movs r3,#0
 2311 00b6 00E0     	 b .L128
 2312              	.L127:
 914:.././hal/sam3u1c/pio.c **** 	}
 915:.././hal/sam3u1c/pio.c **** 
 916:.././hal/sam3u1c/pio.c **** 	return 1;
 2313              	 .loc 1 916 0
 2314 00b8 0123     	 movs r3,#1
 2315              	.L128:
 917:.././hal/sam3u1c/pio.c **** }
 2316              	 .loc 1 917 0
 2317 00ba 1846     	 mov r0,r3
 2318 00bc 1437     	 adds r7,r7,#20
 2319              	.LCFI187:
 2320              	 .cfi_def_cfa_offset 12
 2321 00be BD46     	 mov sp,r7
 2322              	.LCFI188:
 2323              	 .cfi_def_cfa_register 13
 2324              	 
 2325 00c0 90BD     	 pop {r4,r7,pc}
 2326              	.L130:
 2327 00c2 00BF     	 .align 2
 2328              	.L129:
 2329 00c4 00000000 	 .word pio_set_peripheral
 2330 00c8 00000000 	 .word pio_pull_up
 2331 00cc 00000000 	 .word pio_set_input
 2332 00d0 00000000 	 .word pio_set_output
 2333              	 .cfi_endproc
 2334              	.LFE101:
 2336              	 .section .text.pio_enable_pin_interrupt,"ax",%progbits
 2337              	 .align 1
 2338              	 .global pio_enable_pin_interrupt
 2339              	 .syntax unified
 2340              	 .thumb
 2341              	 .thumb_func
 2342              	 .fpu softvfp
 2344              	pio_enable_pin_interrupt:
 2345              	.LFB102:
 918:.././hal/sam3u1c/pio.c **** 
 919:.././hal/sam3u1c/pio.c **** /**
 920:.././hal/sam3u1c/pio.c ****  * \brief Enable interrupt for a GPIO pin.
 921:.././hal/sam3u1c/pio.c ****  *
 922:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 923:.././hal/sam3u1c/pio.c ****  *
 924:.././hal/sam3u1c/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 925:.././hal/sam3u1c/pio.c ****  */
 926:.././hal/sam3u1c/pio.c **** void pio_enable_pin_interrupt(uint32_t ul_pin)
 927:.././hal/sam3u1c/pio.c **** {
 2346              	 .loc 1 927 0
 2347              	 .cfi_startproc
 2348              	 
 2349              	 
 2350 0000 80B5     	 push {r7,lr}
 2351              	.LCFI189:
 2352              	 .cfi_def_cfa_offset 8
 2353              	 .cfi_offset 7,-8
 2354              	 .cfi_offset 14,-4
 2355 0002 84B0     	 sub sp,sp,#16
 2356              	.LCFI190:
 2357              	 .cfi_def_cfa_offset 24
 2358 0004 00AF     	 add r7,sp,#0
 2359              	.LCFI191:
 2360              	 .cfi_def_cfa_register 7
 2361 0006 7860     	 str r0,[r7,#4]
 928:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 2362              	 .loc 1 928 0
 2363 0008 7868     	 ldr r0,[r7,#4]
 2364 000a 084B     	 ldr r3,.L132
 2365 000c 9847     	 blx r3
 2366              	.LVL25:
 2367 000e F860     	 str r0,[r7,#12]
 929:.././hal/sam3u1c/pio.c **** 
 930:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IER = 1 << (ul_pin & 0x1F);
 2368              	 .loc 1 930 0
 2369 0010 7B68     	 ldr r3,[r7,#4]
 2370 0012 03F01F03 	 and r3,r3,#31
 2371 0016 0122     	 movs r2,#1
 2372 0018 02FA03F3 	 lsl r3,r2,r3
 2373 001c 1A46     	 mov r2,r3
 2374 001e FB68     	 ldr r3,[r7,#12]
 2375 0020 1A64     	 str r2,[r3,#64]
 931:.././hal/sam3u1c/pio.c **** }
 2376              	 .loc 1 931 0
 2377 0022 00BF     	 nop
 2378 0024 1037     	 adds r7,r7,#16
 2379              	.LCFI192:
 2380              	 .cfi_def_cfa_offset 8
 2381 0026 BD46     	 mov sp,r7
 2382              	.LCFI193:
 2383              	 .cfi_def_cfa_register 13
 2384              	 
 2385 0028 80BD     	 pop {r7,pc}
 2386              	.L133:
 2387 002a 00BF     	 .align 2
 2388              	.L132:
 2389 002c 00000000 	 .word pio_get_pin_group
 2390              	 .cfi_endproc
 2391              	.LFE102:
 2393              	 .section .text.pio_disable_pin_interrupt,"ax",%progbits
 2394              	 .align 1
 2395              	 .global pio_disable_pin_interrupt
 2396              	 .syntax unified
 2397              	 .thumb
 2398              	 .thumb_func
 2399              	 .fpu softvfp
 2401              	pio_disable_pin_interrupt:
 2402              	.LFB103:
 932:.././hal/sam3u1c/pio.c **** 
 933:.././hal/sam3u1c/pio.c **** 
 934:.././hal/sam3u1c/pio.c **** /**
 935:.././hal/sam3u1c/pio.c ****  * \brief Disable interrupt for a GPIO pin.
 936:.././hal/sam3u1c/pio.c ****  *
 937:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 938:.././hal/sam3u1c/pio.c ****  *
 939:.././hal/sam3u1c/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 940:.././hal/sam3u1c/pio.c ****  */
 941:.././hal/sam3u1c/pio.c **** void pio_disable_pin_interrupt(uint32_t ul_pin)
 942:.././hal/sam3u1c/pio.c **** {
 2403              	 .loc 1 942 0
 2404              	 .cfi_startproc
 2405              	 
 2406              	 
 2407 0000 80B5     	 push {r7,lr}
 2408              	.LCFI194:
 2409              	 .cfi_def_cfa_offset 8
 2410              	 .cfi_offset 7,-8
 2411              	 .cfi_offset 14,-4
 2412 0002 84B0     	 sub sp,sp,#16
 2413              	.LCFI195:
 2414              	 .cfi_def_cfa_offset 24
 2415 0004 00AF     	 add r7,sp,#0
 2416              	.LCFI196:
 2417              	 .cfi_def_cfa_register 7
 2418 0006 7860     	 str r0,[r7,#4]
 943:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 2419              	 .loc 1 943 0
 2420 0008 7868     	 ldr r0,[r7,#4]
 2421 000a 084B     	 ldr r3,.L135
 2422 000c 9847     	 blx r3
 2423              	.LVL26:
 2424 000e F860     	 str r0,[r7,#12]
 944:.././hal/sam3u1c/pio.c **** 
 945:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = 1 << (ul_pin & 0x1F);
 2425              	 .loc 1 945 0
 2426 0010 7B68     	 ldr r3,[r7,#4]
 2427 0012 03F01F03 	 and r3,r3,#31
 2428 0016 0122     	 movs r2,#1
 2429 0018 02FA03F3 	 lsl r3,r2,r3
 2430 001c 1A46     	 mov r2,r3
 2431 001e FB68     	 ldr r3,[r7,#12]
 2432 0020 5A64     	 str r2,[r3,#68]
 946:.././hal/sam3u1c/pio.c **** }
 2433              	 .loc 1 946 0
 2434 0022 00BF     	 nop
 2435 0024 1037     	 adds r7,r7,#16
 2436              	.LCFI197:
 2437              	 .cfi_def_cfa_offset 8
 2438 0026 BD46     	 mov sp,r7
 2439              	.LCFI198:
 2440              	 .cfi_def_cfa_register 13
 2441              	 
 2442 0028 80BD     	 pop {r7,pc}
 2443              	.L136:
 2444 002a 00BF     	 .align 2
 2445              	.L135:
 2446 002c 00000000 	 .word pio_get_pin_group
 2447              	 .cfi_endproc
 2448              	.LFE103:
 2450              	 .section .text.pio_get_pin_group,"ax",%progbits
 2451              	 .align 1
 2452              	 .global pio_get_pin_group
 2453              	 .syntax unified
 2454              	 .thumb
 2455              	 .thumb_func
 2456              	 .fpu softvfp
 2458              	pio_get_pin_group:
 2459              	.LFB104:
 947:.././hal/sam3u1c/pio.c **** 
 948:.././hal/sam3u1c/pio.c **** 
 949:.././hal/sam3u1c/pio.c **** /**
 950:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port for a GPIO pin.
 951:.././hal/sam3u1c/pio.c ****  *
 952:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 953:.././hal/sam3u1c/pio.c ****  *
 954:.././hal/sam3u1c/pio.c ****  * \return Pointer to \ref Pio struct for GPIO port.
 955:.././hal/sam3u1c/pio.c ****  */
 956:.././hal/sam3u1c/pio.c **** Pio *pio_get_pin_group(uint32_t ul_pin)
 957:.././hal/sam3u1c/pio.c **** {
 2460              	 .loc 1 957 0
 2461              	 .cfi_startproc
 2462              	 
 2463              	 
 2464              	 
 2465 0000 80B4     	 push {r7}
 2466              	.LCFI199:
 2467              	 .cfi_def_cfa_offset 4
 2468              	 .cfi_offset 7,-4
 2469 0002 85B0     	 sub sp,sp,#20
 2470              	.LCFI200:
 2471              	 .cfi_def_cfa_offset 24
 2472 0004 00AF     	 add r7,sp,#0
 2473              	.LCFI201:
 2474              	 .cfi_def_cfa_register 7
 2475 0006 7860     	 str r0,[r7,#4]
 958:.././hal/sam3u1c/pio.c **** 	Pio *p_pio;
 959:.././hal/sam3u1c/pio.c **** 
 960:.././hal/sam3u1c/pio.c **** #if (SAM4C || SAM4CP)
 961:.././hal/sam3u1c/pio.c **** #  ifdef ID_PIOD
 962:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 963:.././hal/sam3u1c/pio.c **** 		p_pio = PIOD;
 964:.././hal/sam3u1c/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
 965:.././hal/sam3u1c/pio.c **** #  else
 966:.././hal/sam3u1c/pio.c **** 	if  (ul_pin > PIO_PB31_IDX) {
 967:.././hal/sam3u1c/pio.c **** #  endif
 968:.././hal/sam3u1c/pio.c **** 		p_pio = PIOC;
 969:.././hal/sam3u1c/pio.c **** 	} else {
 970:.././hal/sam3u1c/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 971:.././hal/sam3u1c/pio.c **** 	}
 972:.././hal/sam3u1c/pio.c **** #elif (SAM4CM)
 973:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
 974:.././hal/sam3u1c/pio.c **** 		p_pio = PIOC;
 975:.././hal/sam3u1c/pio.c **** 	} else {
 976:.././hal/sam3u1c/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 977:.././hal/sam3u1c/pio.c **** 	}
 978:.././hal/sam3u1c/pio.c **** #else
 979:.././hal/sam3u1c/pio.c **** 	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 2476              	 .loc 1 979 0
 2477 0008 7B68     	 ldr r3,[r7,#4]
 2478 000a 5B09     	 lsrs r3,r3,#5
 2479 000c 03F50013 	 add r3,r3,#2097152
 2480 0010 03F20673 	 addw r3,r3,#1798
 2481 0014 5B02     	 lsls r3,r3,#9
 2482 0016 FB60     	 str r3,[r7,#12]
 980:.././hal/sam3u1c/pio.c **** #endif
 981:.././hal/sam3u1c/pio.c **** 	return p_pio;
 2483              	 .loc 1 981 0
 2484 0018 FB68     	 ldr r3,[r7,#12]
 982:.././hal/sam3u1c/pio.c **** }
 2485              	 .loc 1 982 0
 2486 001a 1846     	 mov r0,r3
 2487 001c 1437     	 adds r7,r7,#20
 2488              	.LCFI202:
 2489              	 .cfi_def_cfa_offset 4
 2490 001e BD46     	 mov sp,r7
 2491              	.LCFI203:
 2492              	 .cfi_def_cfa_register 13
 2493              	 
 2494 0020 80BC     	 pop {r7}
 2495              	.LCFI204:
 2496              	 .cfi_restore 7
 2497              	 .cfi_def_cfa_offset 0
 2498 0022 7047     	 bx lr
 2499              	 .cfi_endproc
 2500              	.LFE104:
 2502              	 .section .text.pio_get_pin_group_id,"ax",%progbits
 2503              	 .align 1
 2504              	 .global pio_get_pin_group_id
 2505              	 .syntax unified
 2506              	 .thumb
 2507              	 .thumb_func
 2508              	 .fpu softvfp
 2510              	pio_get_pin_group_id:
 2511              	.LFB105:
 983:.././hal/sam3u1c/pio.c **** 
 984:.././hal/sam3u1c/pio.c **** /**
 985:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port peripheral ID for a GPIO pin.
 986:.././hal/sam3u1c/pio.c ****  *
 987:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 988:.././hal/sam3u1c/pio.c ****  *
 989:.././hal/sam3u1c/pio.c ****  * \return GPIO port peripheral ID.
 990:.././hal/sam3u1c/pio.c ****  */
 991:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_group_id(uint32_t ul_pin)
 992:.././hal/sam3u1c/pio.c **** {
 2512              	 .loc 1 992 0
 2513              	 .cfi_startproc
 2514              	 
 2515              	 
 2516              	 
 2517 0000 80B4     	 push {r7}
 2518              	.LCFI205:
 2519              	 .cfi_def_cfa_offset 4
 2520              	 .cfi_offset 7,-4
 2521 0002 85B0     	 sub sp,sp,#20
 2522              	.LCFI206:
 2523              	 .cfi_def_cfa_offset 24
 2524 0004 00AF     	 add r7,sp,#0
 2525              	.LCFI207:
 2526              	 .cfi_def_cfa_register 7
 2527 0006 7860     	 str r0,[r7,#4]
 993:.././hal/sam3u1c/pio.c **** 	uint32_t ul_id;
 994:.././hal/sam3u1c/pio.c **** 
 995:.././hal/sam3u1c/pio.c **** #if (SAM4C || SAM4CP)
 996:.././hal/sam3u1c/pio.c **** #  ifdef ID_PIOD
 997:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 998:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOD;
 999:.././hal/sam3u1c/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
1000:.././hal/sam3u1c/pio.c **** #  else
1001:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB31_IDX) {
1002:.././hal/sam3u1c/pio.c **** #  endif
1003:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOC;
1004:.././hal/sam3u1c/pio.c **** 	} else {
1005:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1006:.././hal/sam3u1c/pio.c **** 	}
1007:.././hal/sam3u1c/pio.c **** #elif (SAM4CM)
1008:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
1009:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOC;
1010:.././hal/sam3u1c/pio.c **** 	} else {
1011:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1012:.././hal/sam3u1c/pio.c **** 	}
1013:.././hal/sam3u1c/pio.c **** #else
1014:.././hal/sam3u1c/pio.c **** 	ul_id = ID_PIOA + (ul_pin >> 5);
 2528              	 .loc 1 1014 0
 2529 0008 7B68     	 ldr r3,[r7,#4]
 2530 000a 5B09     	 lsrs r3,r3,#5
 2531 000c 0A33     	 adds r3,r3,#10
 2532 000e FB60     	 str r3,[r7,#12]
1015:.././hal/sam3u1c/pio.c **** #endif
1016:.././hal/sam3u1c/pio.c **** 	return ul_id;
 2533              	 .loc 1 1016 0
 2534 0010 FB68     	 ldr r3,[r7,#12]
1017:.././hal/sam3u1c/pio.c **** }
 2535              	 .loc 1 1017 0
 2536 0012 1846     	 mov r0,r3
 2537 0014 1437     	 adds r7,r7,#20
 2538              	.LCFI208:
 2539              	 .cfi_def_cfa_offset 4
 2540 0016 BD46     	 mov sp,r7
 2541              	.LCFI209:
 2542              	 .cfi_def_cfa_register 13
 2543              	 
 2544 0018 80BC     	 pop {r7}
 2545              	.LCFI210:
 2546              	 .cfi_restore 7
 2547              	 .cfi_def_cfa_offset 0
 2548 001a 7047     	 bx lr
 2549              	 .cfi_endproc
 2550              	.LFE105:
 2552              	 .section .text.pio_get_pin_group_mask,"ax",%progbits
 2553              	 .align 1
 2554              	 .global pio_get_pin_group_mask
 2555              	 .syntax unified
 2556              	 .thumb
 2557              	 .thumb_func
 2558              	 .fpu softvfp
 2560              	pio_get_pin_group_mask:
 2561              	.LFB106:
1018:.././hal/sam3u1c/pio.c **** 
1019:.././hal/sam3u1c/pio.c **** 
1020:.././hal/sam3u1c/pio.c **** /**
1021:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port pin mask for a GPIO pin.
1022:.././hal/sam3u1c/pio.c ****  *
1023:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
1024:.././hal/sam3u1c/pio.c ****  *
1025:.././hal/sam3u1c/pio.c ****  * \return GPIO port pin mask.
1026:.././hal/sam3u1c/pio.c ****  */
1027:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_group_mask(uint32_t ul_pin)
1028:.././hal/sam3u1c/pio.c **** {
 2562              	 .loc 1 1028 0
 2563              	 .cfi_startproc
 2564              	 
 2565              	 
 2566              	 
 2567 0000 80B4     	 push {r7}
 2568              	.LCFI211:
 2569              	 .cfi_def_cfa_offset 4
 2570              	 .cfi_offset 7,-4
 2571 0002 85B0     	 sub sp,sp,#20
 2572              	.LCFI212:
 2573              	 .cfi_def_cfa_offset 24
 2574 0004 00AF     	 add r7,sp,#0
 2575              	.LCFI213:
 2576              	 .cfi_def_cfa_register 7
 2577 0006 7860     	 str r0,[r7,#4]
1029:.././hal/sam3u1c/pio.c **** 	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
 2578              	 .loc 1 1029 0
 2579 0008 7B68     	 ldr r3,[r7,#4]
 2580 000a 03F01F03 	 and r3,r3,#31
 2581 000e 0122     	 movs r2,#1
 2582 0010 02FA03F3 	 lsl r3,r2,r3
 2583 0014 FB60     	 str r3,[r7,#12]
1030:.././hal/sam3u1c/pio.c **** 	return ul_mask;
 2584              	 .loc 1 1030 0
 2585 0016 FB68     	 ldr r3,[r7,#12]
1031:.././hal/sam3u1c/pio.c **** }
 2586              	 .loc 1 1031 0
 2587 0018 1846     	 mov r0,r3
 2588 001a 1437     	 adds r7,r7,#20
 2589              	.LCFI214:
 2590              	 .cfi_def_cfa_offset 4
 2591 001c BD46     	 mov sp,r7
 2592              	.LCFI215:
 2593              	 .cfi_def_cfa_register 13
 2594              	 
 2595 001e 80BC     	 pop {r7}
 2596              	.LCFI216:
 2597              	 .cfi_restore 7
 2598              	 .cfi_def_cfa_offset 0
 2599 0020 7047     	 bx lr
 2600              	 .cfi_endproc
 2601              	.LFE106:
 2603              	 .text
 2604              	.Letext0:
 2605              	 .file 2 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include\\machine\\_default_types.h"
 2606              	 .file 3 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include\\sys\\_stdint.h"
 2607              	 .file 4 ".././hal/sam3u1c/inc/sam3u1c.h"
 2608              	 .file 5 ".././hal/sam3u1c/inc/core_cm3.h"
 2609              	 .file 6 ".././hal/sam3u1c/inc/system_sam3u.h"
 2610              	 .file 7 ".././hal/sam3u1c/inc/component/component_pio.h"
 2611              	 .file 8 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include\\sys\\lock.h"
 2612              	 .file 9 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include\\sys\\_types.h"
 2613              	 .file 10 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h"
 2614              	 .file 11 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include\\sys\\reent.h"
 2615              	 .file 12 "c:\\program files (x86)\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eabi\\include\\stdlib.h"
 2616              	 .file 13 ".././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h"
 2617              	 .file 14 ".././hal/sam3u1c/inc/pio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 pio.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text.pio_pull_up:00000000 $t
    {standard input}:34     .text.pio_pull_up:00000000 pio_pull_up
    {standard input}:89     .text.pio_set_debounce_filter:00000000 $t
    {standard input}:96     .text.pio_set_debounce_filter:00000000 pio_set_debounce_filter
    {standard input}:147    .text.pio_set:00000000 $t
    {standard input}:154    .text.pio_set:00000000 pio_set
    {standard input}:195    .text.pio_clear:00000000 $t
    {standard input}:202    .text.pio_clear:00000000 pio_clear
    {standard input}:243    .text.pio_get:00000000 $t
    {standard input}:250    .text.pio_get:00000000 pio_get
    {standard input}:321    .text.pio_set_peripheral:00000000 $t
    {standard input}:328    .text.pio_set_peripheral:00000000 pio_set_peripheral
    {standard input}:428    .text.pio_set_input:00000000 $t
    {standard input}:435    .text.pio_set_input:00000000 pio_set_input
    {standard input}:528    .text.pio_set_input:00000078 $d
    {standard input}:1269   .text.pio_disable_interrupt:00000000 pio_disable_interrupt
    {standard input}:534    .text.pio_set_output:00000000 $t
    {standard input}:541    .text.pio_set_output:00000000 pio_set_output
    {standard input}:626    .text.pio_set_output:0000005c $d
    {standard input}:632    .text.pio_configure:00000000 $t
    {standard input}:639    .text.pio_configure:00000000 pio_configure
    {standard input}:754    .text.pio_configure:0000009c $d
    {standard input}:762    .text.pio_get_output_data_status:00000000 $t
    {standard input}:769    .text.pio_get_output_data_status:00000000 pio_get_output_data_status
    {standard input}:820    .text.pio_set_multi_driver:00000000 $t
    {standard input}:827    .text.pio_set_multi_driver:00000000 pio_set_multi_driver
    {standard input}:881    .text.pio_get_multi_driver_status:00000000 $t
    {standard input}:888    .text.pio_get_multi_driver_status:00000000 pio_get_multi_driver_status
    {standard input}:927    .text.pio_enable_output_write:00000000 $t
    {standard input}:934    .text.pio_enable_output_write:00000000 pio_enable_output_write
    {standard input}:975    .text.pio_disable_output_write:00000000 $t
    {standard input}:982    .text.pio_disable_output_write:00000000 pio_disable_output_write
    {standard input}:1023   .text.pio_get_output_write_status:00000000 $t
    {standard input}:1030   .text.pio_get_output_write_status:00000000 pio_get_output_write_status
    {standard input}:1069   .text.pio_sync_output_write:00000000 $t
    {standard input}:1076   .text.pio_sync_output_write:00000000 pio_sync_output_write
    {standard input}:1117   .text.pio_configure_interrupt:00000000 $t
    {standard input}:1124   .text.pio_configure_interrupt:00000000 pio_configure_interrupt
    {standard input}:1211   .text.pio_enable_interrupt:00000000 $t
    {standard input}:1218   .text.pio_enable_interrupt:00000000 pio_enable_interrupt
    {standard input}:1262   .text.pio_disable_interrupt:00000000 $t
    {standard input}:1310   .text.pio_get_interrupt_status:00000000 $t
    {standard input}:1317   .text.pio_get_interrupt_status:00000000 pio_get_interrupt_status
    {standard input}:1356   .text.pio_get_interrupt_mask:00000000 $t
    {standard input}:1363   .text.pio_get_interrupt_mask:00000000 pio_get_interrupt_mask
    {standard input}:1402   .text.pio_set_additional_interrupt_mode:00000000 $t
    {standard input}:1409   .text.pio_set_additional_interrupt_mode:00000000 pio_set_additional_interrupt_mode
    {standard input}:1496   .text.pio_set_writeprotect:00000000 $t
    {standard input}:1503   .text.pio_set_writeprotect:00000000 pio_set_writeprotect
    {standard input}:1545   .text.pio_set_writeprotect:00000020 $d
    {standard input}:1550   .text.pio_get_writeprotect_status:00000000 $t
    {standard input}:1557   .text.pio_get_writeprotect_status:00000000 pio_get_writeprotect_status
    {standard input}:1596   .text.pio_get_pin_value:00000000 $t
    {standard input}:1603   .text.pio_get_pin_value:00000000 pio_get_pin_value
    {standard input}:1647   .text.pio_get_pin_value:0000002c $d
    {standard input}:2458   .text.pio_get_pin_group:00000000 pio_get_pin_group
    {standard input}:1652   .text.pio_set_pin_high:00000000 $t
    {standard input}:1659   .text.pio_set_pin_high:00000000 pio_set_pin_high
    {standard input}:1704   .text.pio_set_pin_high:0000002c $d
    {standard input}:1709   .text.pio_set_pin_low:00000000 $t
    {standard input}:1716   .text.pio_set_pin_low:00000000 pio_set_pin_low
    {standard input}:1761   .text.pio_set_pin_low:0000002c $d
    {standard input}:1766   .text.pio_toggle_pin:00000000 $t
    {standard input}:1773   .text.pio_toggle_pin:00000000 pio_toggle_pin
    {standard input}:1840   .text.pio_toggle_pin:00000054 $d
    {standard input}:1845   .text.pio_configure_pin:00000000 $t
    {standard input}:1852   .text.pio_configure_pin:00000000 pio_configure_pin
    {standard input}:2018   .text.pio_configure_pin:00000110 $d
    {standard input}:2027   .text.pio_set_pin_group_high:00000000 $t
    {standard input}:2034   .text.pio_set_pin_group_high:00000000 pio_set_pin_group_high
    {standard input}:2075   .text.pio_set_pin_group_low:00000000 $t
    {standard input}:2082   .text.pio_set_pin_group_low:00000000 pio_set_pin_group_low
    {standard input}:2123   .text.pio_toggle_pin_group:00000000 $t
    {standard input}:2130   .text.pio_toggle_pin_group:00000000 pio_toggle_pin_group
    {standard input}:2186   .text.pio_configure_pin_group:00000000 $t
    {standard input}:2193   .text.pio_configure_pin_group:00000000 pio_configure_pin_group
    {standard input}:2329   .text.pio_configure_pin_group:000000c4 $d
    {standard input}:2337   .text.pio_enable_pin_interrupt:00000000 $t
    {standard input}:2344   .text.pio_enable_pin_interrupt:00000000 pio_enable_pin_interrupt
    {standard input}:2389   .text.pio_enable_pin_interrupt:0000002c $d
    {standard input}:2394   .text.pio_disable_pin_interrupt:00000000 $t
    {standard input}:2401   .text.pio_disable_pin_interrupt:00000000 pio_disable_pin_interrupt
    {standard input}:2446   .text.pio_disable_pin_interrupt:0000002c $d
    {standard input}:2451   .text.pio_get_pin_group:00000000 $t
    {standard input}:2503   .text.pio_get_pin_group_id:00000000 $t
    {standard input}:2510   .text.pio_get_pin_group_id:00000000 pio_get_pin_group_id
    {standard input}:2553   .text.pio_get_pin_group_mask:00000000 $t
    {standard input}:2560   .text.pio_get_pin_group_mask:00000000 pio_get_pin_group_mask
                           .group:00000000 wm4.0.7d8dd4860124405c65f5049e8a79afcb
                           .group:00000000 wm4.stddef.h.39.99b5021e28f91cdb161c889e07266673
                           .group:00000000 wm4.parts.h.45.afc900689b2c82332e69d798acedc875
                           .group:00000000 wm4.tpaste.h.45.af3ee36765243b162c88f7f944858426
                           .group:00000000 wm4.stringz.h.45.c4f6cbe0005e6c1d2139bc6c0e4f4722
                           .group:00000000 wm4.mrepeat.h.59.c5daaed201a4340b0edf435161d0b77f
                           .group:00000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.cce27fed8484c08a33f522034c30d2b5
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam3u1c.h.220.c0b54b5a55bc87791749ae17b1487779
                           .group:00000000 wm4.core_cm3.h.32.5c59c312db585622d253fdb887b0afb1
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm3.h.127.b561404f2a159dc517b409bc244d16c1
                           .group:00000000 wm4.component_adc.h.43.d49887380d07d1cd08cc4e37b3485e31
                           .group:00000000 wm4.component_adc12b.h.43.eadc09f1073923fb91f1f393cc397dcb
                           .group:00000000 wm4.component_chipid.h.43.15825c969b1cc9eeea3d9416499874c8
                           .group:00000000 wm4.component_dmac.h.43.cc8187b1cf6bfeadc91b14fdd28b9e8b
                           .group:00000000 wm4.component_efc.h.43.cb1b3997ad9ea3733ad421ecbfd02fdd
                           .group:00000000 wm4.component_gpbr.h.43.49b7e13894fe38b29f2243bbbe530227
                           .group:00000000 wm4.component_hsmci.h.43.7b7194c92e1480c038f3342f7cec440a
                           .group:00000000 wm4.component_matrix.h.43.1d209838fb75b4827119203a357141ee
                           .group:00000000 wm4.component_pdc.h.43.19528a5f9ef5a348234ea06f89069c55
                           .group:00000000 wm4.component_pio.h.43.163b46c3683ccf92e8de39a5554f50e8
                           .group:00000000 wm4.component_pmc.h.43.ee4f030602866917aeed15fb2b948de8
                           .group:00000000 wm4.component_pwm.h.43.ab6262a86f0aea354b43fe6dce7e7eb3
                           .group:00000000 wm4.component_rstc.h.43.4eb59dc2ddcf585fabf251d0c329fcdd
                           .group:00000000 wm4.component_rtc.h.43.ba8ccafc772b11d562a3cceab8b95072
                           .group:00000000 wm4.component_rtt.h.43.3206ef8f067e5e747c3c4c7e719c1429
                           .group:00000000 wm4.component_smc.h.43.907847915f1a5616734199d7e34424fa
                           .group:00000000 wm4.component_spi.h.43.a2a09df64ab768c0a32be55285c74ded
                           .group:00000000 wm4.component_ssc.h.43.d7c78f990c13fc511671b64798c4bcd0
                           .group:00000000 wm4.component_supc.h.43.7d17f8e5ed3ba815e84381152735062f
                           .group:00000000 wm4.component_tc.h.43.662eac8137408372b4f9d26c0b5f8621
                           .group:00000000 wm4.component_twi.h.43.eda18625bd851fc4605861f5b3240c0b
                           .group:00000000 wm4.component_uart.h.43.2d92735c5ea05c973661e1ba99a2f37c
                           .group:00000000 wm4.component_udphs.h.43.21cecd26a4e44df0013037f29f2716e4
                           .group:00000000 wm4.component_usart.h.43.7872f8f455adb38b67b9fbdb15657fbe
                           .group:00000000 wm4.component_wdt.h.43.e31e10a5469b62c3660b49ab250f802f
                           .group:00000000 wm4.instance_hsmci.h.43.e233236cc7fd5a805539a7ecc0e1d8d2
                           .group:00000000 wm4.instance_ssc.h.43.c0cfabc3b9f3bb60745c913111bce965
                           .group:00000000 wm4.instance_spi.h.43.570ae46af19e4179d9796872b9a8b9bc
                           .group:00000000 wm4.instance_tc0.h.43.049b3a82387d2961594190609e896a29
                           .group:00000000 wm4.instance_twi0.h.43.255dc0afa9e0d45eaea0a935eca2f103
                           .group:00000000 wm4.instance_twi1.h.43.652d1d407893f259f2a817544ba662c2
                           .group:00000000 wm4.instance_pwm.h.43.88294acec3ca56d6fc521038521a1567
                           .group:00000000 wm4.instance_usart0.h.43.e26677512aee3dd3bedd71d394410000
                           .group:00000000 wm4.instance_usart1.h.43.1ba97dbc6610d9fb3132b9d845688201
                           .group:00000000 wm4.instance_usart2.h.43.baa1bf30b3c5acdee90c4a1f50fe9ebd
                           .group:00000000 wm4.instance_udphs.h.43.b1ce94181e0d1f22877b81c6040a4363
                           .group:00000000 wm4.instance_adc12b.h.43.d73ed59e867ccdfdb846d9ef32a50c0c
                           .group:00000000 wm4.instance_adc.h.43.2b7611a00afeb4c555339b844d4b8456
                           .group:00000000 wm4.instance_dmac.h.43.ee72691d84889c8f285932be4a075ddb
                           .group:00000000 wm4.instance_smc.h.43.29610fd00979caaaa65821ad40e9da06
                           .group:00000000 wm4.instance_matrix.h.43.01ee474141594385374c41a29daeeefe
                           .group:00000000 wm4.instance_pmc.h.43.37430325ed7b8b24c3fe640c41c29ef5
                           .group:00000000 wm4.instance_uart.h.43.bd378395ba022bc8670c82ebe656fbbd
                           .group:00000000 wm4.instance_chipid.h.43.29cd8fb600f149aa58830fcc78fe36f9
                           .group:00000000 wm4.instance_efc0.h.43.6b85dba20721a7e9fc4350e78d193680
                           .group:00000000 wm4.instance_efc1.h.43.2c5e94fc4d2742678318d73450d08d57
                           .group:00000000 wm4.instance_pioa.h.43.eeb46cc3bfe01a1f28e67aa3a6851ed8
                           .group:00000000 wm4.instance_piob.h.43.652ce26b6c37ac56f9ed42a9216d9aca
                           .group:00000000 wm4.instance_rstc.h.43.c5de224364a50a85f237c0b864aa4c8f
                           .group:00000000 wm4.instance_supc.h.43.a5f1a5ca08f468ccf34ed3653e045f1f
                           .group:00000000 wm4.instance_rtt.h.43.8622b192c23334996132415e3095df7f
                           .group:00000000 wm4.instance_wdt.h.43.407ea53e133eacf09acf2c7fcb6b7524
                           .group:00000000 wm4.instance_rtc.h.43.f70b77f9180401c8d9d920cb4a1cd166
                           .group:00000000 wm4.instance_gpbr.h.43.9066cb40d557f6755101368854272348
                           .group:00000000 wm4.sam3u1c.h.312.ae446d8e874d34ca3df78faf190c678f
                           .group:00000000 wm4.pio_sam3u1c.h.43.18b24f16e1710ff2a400d88fe33c5107
                           .group:00000000 wm4.sam3u1c.h.442.cd4bbc3af493e98bc9b60c2905132ed0
                           .group:00000000 wm4.newlib.h.8.f6e543eac3f2f65163ba2ffe3b04987b
                           .group:00000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:00000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e
                           .group:00000000 wm4.cdefs.h.47.14fad0b327eb9dcf106599b738d85132
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:00000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:00000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:00000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:00000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.d4493cd3736e51e9d56335045f26df45
                           .group:00000000 wm4.compiler.h.88.0e6ad966134fa012ce9a34053d3f48aa
                           .group:00000000 wm4.interrupt_sam_nvic.h.45.4876da6c127868305d66389e87e0876f
                           .group:00000000 wm4.compiler.h.425.66dd29c210af3287ed85ec3553a3e6b1
                           .group:00000000 wm4.pio.h.54.7fad645764d96df2216e592c321b3717

NO UNDEFINED SYMBOLS
