vhdl xil_defaultlib  \
"../../../../Lab2.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.vhdl" \

# Do not sort compile order
nosort
