<stg><name>dpu_keygen</name>


<trans_list>

<trans id="372" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="14" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="24" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="31" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="34" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="35" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="41" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="42" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="45" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %t_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
entry:1 %k_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8192" op_0_bw="64">
<![CDATA[
entry:3 %p_loc72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc72"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8192" op_0_bw="64">
<![CDATA[
entry:4 %p_loc69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc69"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8192" op_0_bw="64">
<![CDATA[
entry:5 %p_loc66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc66"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %ctr_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctr_1_loc"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8192" op_0_bw="64">
<![CDATA[
entry:7 %p_loc59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc59"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8192" op_0_bw="64">
<![CDATA[
entry:8 %p_loc56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc56"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8192" op_0_bw="64">
<![CDATA[
entry:9 %p_loc53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc53"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8192" op_0_bw="64">
<![CDATA[
entry:10 %p_loc48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc48"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8192" op_0_bw="64">
<![CDATA[
entry:11 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
entry:20 %buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8192" op_0_bw="64">
<![CDATA[
entry:21 %dpu_pMem = alloca i64 1

]]></Node>
<StgValue><ssdm name="dpu_pMem"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
entry:23 %spu_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="spu_s"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="64">
<![CDATA[
entry:24 %tmp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="64">
<![CDATA[
entry:25 %tmp2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="64">
<![CDATA[
entry:26 %tmp3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
entry:27 %tr = alloca i64 1

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:28 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_40_1, i8192 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:32 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_41_2, i8192 %p_loc48

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:55 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_1, i64 %spu_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:73 %store_ln31 = store i5 0, i5 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:74 %store_ln31 = store i3 0, i3 %k_4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:75 %store_ln31 = store i3 0, i3 %t_0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="102" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:28 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_40_1, i8192 %p_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:32 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_41_2, i8192 %p_loc48

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:55 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_1, i64 %spu_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
entry:29 %p_loc_load = load i8192 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %this_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="this_pMem_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024">
<![CDATA[
entry:31 %store_ln40 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr, i8192 %p_loc_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
entry:33 %p_loc48_load = load i8192 %p_loc48

]]></Node>
<StgValue><ssdm name="p_loc48_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %this_pMem_addr_1 = getelementptr i8192 %dpu_pMem, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="this_pMem_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024">
<![CDATA[
entry:35 %store_ln41 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_1, i8192 %p_loc48_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:36 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4, i8192 %dpu_pMem, i23 %zetas

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="9" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0">
<![CDATA[
entry:56 %spu_pos = call i10 @shake_absorb.1, i64 %spu_s, i9 256, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="spu_pos"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="113" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="23" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:36 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4, i8192 %dpu_pMem, i23 %zetas

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="9" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0">
<![CDATA[
entry:56 %spu_pos = call i10 @shake_absorb.1, i64 %spu_s, i9 256, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="spu_pos"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %i_7 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %spu_pos, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="23" op_3_bw="0">
<![CDATA[
entry:37 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6, i8192 %dpu_pMem, i23 %zetas

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="5">
<![CDATA[
entry:62 %zext_ln402_1 = zext i5 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln402_1"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %this_s_addr = getelementptr i64 %spu_s, i64 0, i64 %zext_ln402_1

]]></Node>
<StgValue><ssdm name="this_s_addr"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:64 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="23" op_3_bw="0">
<![CDATA[
entry:37 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6, i8192 %dpu_pMem, i23 %zetas

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="10">
<![CDATA[
entry:58 %trunc_ln402 = trunc i10 %spu_pos

]]></Node>
<StgValue><ssdm name="trunc_ln402"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:59 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
entry:60 %zext_ln402 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:61 %shl_ln402 = shl i64 31, i64 %zext_ln402

]]></Node>
<StgValue><ssdm name="shl_ln402"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:64 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %xor_ln402 = xor i64 %this_s_load, i64 %shl_ln402

]]></Node>
<StgValue><ssdm name="xor_ln402"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
entry:66 %store_ln402 = store i64 %xor_ln402, i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %this_pMem_addr_2 = getelementptr i8192 %dpu_pMem, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="this_pMem_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:39 %this_pMem_load = load i8 %this_pMem_addr_2

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %this_s_addr_1 = getelementptr i64 %spu_s, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="this_s_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:68 %this_s_load_1 = load i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="this_s_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:39 %this_pMem_load = load i8 %this_pMem_addr_2

]]></Node>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %this_pMem_addr_3 = getelementptr i8192 %dpu_pMem, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="this_pMem_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:44 %this_pMem_load_1 = load i8 %this_pMem_addr_3

]]></Node>
<StgValue><ssdm name="this_pMem_load_1"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %this_pMem_addr_4 = getelementptr i8192 %dpu_pMem, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="this_pMem_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:49 %this_pMem_load_2 = load i8 %this_pMem_addr_4

]]></Node>
<StgValue><ssdm name="this_pMem_load_2"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
entry:68 %this_s_load_1 = load i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="this_s_load_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:69 %xor_ln403 = xor i64 %this_s_load_1, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln403"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
entry:70 %store_ln403 = store i64 %xor_ln403, i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
entry:40 %call_ln54 = call void @dpu_keygen_Pipeline_VITIS_LOOP_54_7, i8192 %this_pMem_load, i8192 %p_loc53

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:44 %this_pMem_load_1 = load i8 %this_pMem_addr_3

]]></Node>
<StgValue><ssdm name="this_pMem_load_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
entry:45 %call_ln55 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_8, i8192 %this_pMem_load_1, i8192 %p_loc56

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8192" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:49 %this_pMem_load_2 = load i8 %this_pMem_addr_4

]]></Node>
<StgValue><ssdm name="this_pMem_load_2"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
entry:50 %call_ln56 = call void @dpu_keygen_Pipeline_VITIS_LOOP_56_9, i8192 %this_pMem_load_2, i8192 %p_loc59

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0">
<![CDATA[
entry:71 %call_ln487 = call void @shake_squeeze.2, i64 %spu_s, i8 %seedbuf, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
entry:40 %call_ln54 = call void @dpu_keygen_Pipeline_VITIS_LOOP_54_7, i8192 %this_pMem_load, i8192 %p_loc53

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
entry:45 %call_ln55 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_8, i8192 %this_pMem_load_1, i8192 %p_loc56

]]></Node>
<StgValue><ssdm name="call_ln55"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
entry:50 %call_ln56 = call void @dpu_keygen_Pipeline_VITIS_LOOP_56_9, i8192 %this_pMem_load_2, i8192 %p_loc59

]]></Node>
<StgValue><ssdm name="call_ln56"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0">
<![CDATA[
entry:71 %call_ln487 = call void @shake_squeeze.2, i64 %spu_s, i8 %seedbuf, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
entry:41 %p_loc53_load = load i8192 %p_loc53

]]></Node>
<StgValue><ssdm name="p_loc53_load"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
entry:42 %store_ln54 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_2, i8192 %p_loc53_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
entry:46 %p_loc56_load = load i8192 %p_loc56

]]></Node>
<StgValue><ssdm name="p_loc56_load"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
entry:47 %store_ln55 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_3, i8192 %p_loc56_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:13 %spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_70

]]></Node>
<StgValue><ssdm name="spectopmodule_ln8"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %sk

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %seedbuf

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8192">
<![CDATA[
entry:22 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
entry:51 %p_loc59_load = load i8192 %p_loc59

]]></Node>
<StgValue><ssdm name="p_loc59_load"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
entry:52 %store_ln56 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_4, i8192 %p_loc59_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:53 %specresourcelimit_ln12 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_69, void @empty_69, void @function, void @empty_69

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln12"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:54 %specmemcore_ln21 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln21"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %this_s_addr_2 = getelementptr i64 %spu_s, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="this_s_addr_2"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
entry:76 %br_ln31 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten26_load = load i5 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:1 %icmp_ln31 = icmp_eq  i5 %indvar_flatten26_load, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:2 %add_ln31 = add i5 %indvar_flatten26_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln31 = br i1 %icmp_ln31, void %for.inc11, void %for.inc27.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc11:12 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_16, i64 %spu_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="32">
<![CDATA[
for.inc27.preheader:0 %k_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27.preheader:1 %store_ln37 = store i3 0, i3 %k_5

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.preheader:2 %br_ln37 = br void %for.inc27

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="177" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc11:12 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_16, i64 %spu_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="178" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="9" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc11:13 %spu_pos_1 = call i10 @shake_absorb.1, i64 %spu_s, i9 128, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="spu_pos_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="179" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="9" op_3_bw="8" op_4_bw="6" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc11:13 %spu_pos_1 = call i10 @shake_absorb.1, i64 %spu_s, i9 128, i8 %seedbuf, i6 0, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="spu_pos_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc11:0 %t_0_load = load i3 %t_0

]]></Node>
<StgValue><ssdm name="t_0_load"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc11:1 %k_4_load = load i3 %k_4

]]></Node>
<StgValue><ssdm name="k_4_load"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc11:4 %icmp_ln32 = icmp_eq  i3 %t_0_load, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc11:5 %select_ln31 = select i1 %icmp_ln32, i3 0, i3 %t_0_load

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc11:6 %add_ln31_1 = add i3 %k_4_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc11:7 %select_ln31_1 = select i1 %icmp_ln32, i3 %add_ln31_1, i3 %k_4_load

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="3">
<![CDATA[
for.inc11:11 %zext_ln33 = zext i3 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="10" op_3_bw="4" op_4_bw="3" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc11:14 %spu_pos_2 = call i8 @shake_absorb, i64 %spu_s, i10 %spu_pos_1, i4 %zext_ln33, i3 %select_ln31_1, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="spu_pos_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="10" op_3_bw="4" op_4_bw="3" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.inc11:14 %spu_pos_2 = call i8 @shake_absorb, i64 %spu_s, i10 %spu_pos_1, i4 %zext_ln33, i3 %select_ln31_1, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="spu_pos_2"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc11:15 %i_s = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %spu_pos_2, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="5">
<![CDATA[
for.inc11:20 %zext_ln402_3 = zext i5 %i_s

]]></Node>
<StgValue><ssdm name="zext_ln402_3"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc11:21 %this_s_addr_3 = getelementptr i64 %spu_s, i64 0, i64 %zext_ln402_3

]]></Node>
<StgValue><ssdm name="this_s_addr_3"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc11:22 %this_s_load_2 = load i5 %this_s_addr_3

]]></Node>
<StgValue><ssdm name="this_s_load_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="193" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="8">
<![CDATA[
for.inc11:16 %trunc_ln402_1 = trunc i8 %spu_pos_2

]]></Node>
<StgValue><ssdm name="trunc_ln402_1"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc11:17 %shl_ln402_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln402_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln402_2"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="6">
<![CDATA[
for.inc11:18 %zext_ln402_2 = zext i6 %shl_ln402_2

]]></Node>
<StgValue><ssdm name="zext_ln402_2"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc11:19 %shl_ln402_1 = shl i64 31, i64 %zext_ln402_2

]]></Node>
<StgValue><ssdm name="shl_ln402_1"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc11:22 %this_s_load_2 = load i5 %this_s_addr_3

]]></Node>
<StgValue><ssdm name="this_s_load_2"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc11:23 %xor_ln402_1 = xor i64 %this_s_load_2, i64 %shl_ln402_1

]]></Node>
<StgValue><ssdm name="xor_ln402_1"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc11:24 %store_ln402 = store i64 %xor_ln402_1, i5 %this_s_addr_3

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="200" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc11:25 %this_s_load_3 = load i5 %this_s_addr_2

]]></Node>
<StgValue><ssdm name="this_s_load_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_32_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc11:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="3">
<![CDATA[
for.inc11:8 %zext_ln31 = zext i3 %select_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
for.inc11:9 %p_mid = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln31_1, i2 0

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc11:10 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc11:25 %this_s_load_3 = load i5 %this_s_addr_2

]]></Node>
<StgValue><ssdm name="this_s_load_3"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc11:26 %xor_ln403_1 = xor i64 %this_s_load_3, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln403_1"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc11:27 %store_ln403 = store i64 %xor_ln403_1, i5 %this_s_addr_2

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc11:28 %br_ln500 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.cond.i:0 %ctr = phi i32 0, void %for.inc11, i32 %ctr_12, void %VITIS_LOOP_417_2.i.i

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32">
<![CDATA[
while.cond.i:1 %trunc_ln500 = trunc i32 %ctr

]]></Node>
<StgValue><ssdm name="trunc_ln500"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond.i:2 %tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="213" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
while.cond.i:3 %icmp_ln500 = icmp_eq  i24 %tmp, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:4 %br_ln500 = br i1 %icmp_ln500, void %_ZN3SPU14sample_uniformEPiPKht.exit, void %VITIS_LOOP_417_2.i.i

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:0 %add_ln34 = add i4 %zext_ln31, i4 %zext_ln33

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="4">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:1 %zext_ln34 = zext i4 %add_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:2 %addr_10 = add i5 %zext_ln34, i5 %p_mid

]]></Node>
<StgValue><ssdm name="addr_10"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="5">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:3 %idxprom2_i = zext i5 %addr_10

]]></Node>
<StgValue><ssdm name="idxprom2_i"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:4 %this_pMem_addr_7 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="this_pMem_addr_7"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8192" op_0_bw="8">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:5 %this_pMem_load_5 = load i8 %this_pMem_addr_7

]]></Node>
<StgValue><ssdm name="this_pMem_load_5"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:9 %p = add i3 %select_ln31, i3 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="222" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:10 %store_ln32 = store i5 %add_ln31, i5 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="223" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:11 %store_ln32 = store i3 %select_ln31_1, i3 %k_4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="224" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:12 %store_ln32 = store i3 %p, i3 %t_0

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="225" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:2 %call_ln416 = call void @KeccakF1600_StatePermute, i64 %spu_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln416"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="226" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:2 %call_ln416 = call void @KeccakF1600_StatePermute, i64 %spu_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln416"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="227" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:3 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_417_2, i64 %spu_s, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="228" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:3 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_417_2, i64 %spu_s, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="229" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="23" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:4 %targetBlock = call i1 @dpu_keygen_Pipeline_VITIS_LOOP_503_2, i8 %trunc_ln500, i8 %buf, i23 %tmp1, i32 %ctr_1_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="230" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="23" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:4 %targetBlock = call i1 @dpu_keygen_Pipeline_VITIS_LOOP_503_2, i8 %trunc_ln500, i8 %buf, i23 %tmp1, i32 %ctr_1_loc

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="231" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_417_2.i.i:0 %speclooptripcount_ln501 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 5, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln501"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="233" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:5 %ctr_1_loc_load = load i32 %ctr_1_loc

]]></Node>
<StgValue><ssdm name="ctr_1_loc_load"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_417_2.i.i:6 %ctr_12 = select i1 %targetBlock, i32 %ctr_1_loc_load, i32 256

]]></Node>
<StgValue><ssdm name="ctr_12"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_417_2.i.i:7 %br_ln500 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="236" st_id="32" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8192" op_0_bw="8">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:5 %this_pMem_load_5 = load i8 %this_pMem_addr_7

]]></Node>
<StgValue><ssdm name="this_pMem_load_5"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="23" op_3_bw="8192">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:6 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_1, i8192 %this_pMem_load_5, i23 %tmp1, i8192 %p_loc66

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="238" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="23" op_3_bw="8192">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:6 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_1, i8192 %this_pMem_load_5, i23 %tmp1, i8192 %p_loc66

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="239" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:7 %p_loc66_load = load i8192 %p_loc66

]]></Node>
<StgValue><ssdm name="p_loc66_load"/></StgValue>
</operation>

<operation id="240" st_id="34" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:8 %store_ln99 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_7, i8192 %p_loc66_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
_ZN3SPU14sample_uniformEPiPKht.exit:13 %br_ln32 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc27:0 %k_6 = load i3 %k_5

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27:1 %icmp_ln37 = icmp_eq  i3 %k_6, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc27:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc27:3 %k_7 = add i3 %k_6, i3 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc27:4 %br_ln37 = br i1 %icmp_ln37, void %for.inc27.split, void %for.inc41.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="3">
<![CDATA[
for.inc27.split:1 %zext_ln38 = zext i3 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="8" op_4_bw="4" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc27.split:2 %call_ln38 = call void @sample_eta, i64 %spu_s, i4 %tmp2, i8 %seedbuf, i4 %zext_ln38, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc27.split:18 %store_ln37 = store i3 %k_7, i3 %k_5

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="32">
<![CDATA[
for.inc41.preheader:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc41.preheader:1 %store_ln42 = store i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
for.inc41.preheader:2 %br_ln42 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="253" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="8" op_4_bw="4" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc27.split:2 %call_ln38 = call void @sample_eta, i64 %spu_s, i4 %tmp2, i8 %seedbuf, i4 %zext_ln38, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="3">
<![CDATA[
for.inc27.split:3 %zext_ln39 = zext i3 %k_6

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc27.split:4 %addr = add i6 %zext_ln39, i6 35

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="6">
<![CDATA[
for.inc27.split:5 %idxprom2_i29 = zext i6 %addr

]]></Node>
<StgValue><ssdm name="idxprom2_i29"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.split:6 %this_pMem_addr_5 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i29

]]></Node>
<StgValue><ssdm name="this_pMem_addr_5"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8192" op_0_bw="8">
<![CDATA[
for.inc27.split:7 %this_pMem_load_3 = load i8 %this_pMem_addr_5

]]></Node>
<StgValue><ssdm name="this_pMem_load_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="259" st_id="37" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8192" op_0_bw="8">
<![CDATA[
for.inc27.split:7 %this_pMem_load_3 = load i8 %this_pMem_addr_5

]]></Node>
<StgValue><ssdm name="this_pMem_load_3"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="4" op_3_bw="8192" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc27.split:8 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_17, i8192 %this_pMem_load_3, i4 %tmp2, i8192 %p_loc69

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="261" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="4" op_3_bw="8192" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc27.split:8 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_17, i8192 %this_pMem_load_3, i4 %tmp2, i8192 %p_loc69

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="262" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc27.split:11 %addr_9 = add i6 %zext_ln39, i6 30

]]></Node>
<StgValue><ssdm name="addr_9"/></StgValue>
</operation>

<operation id="263" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="6">
<![CDATA[
for.inc27.split:12 %idxprom2_i39 = zext i6 %addr_9

]]></Node>
<StgValue><ssdm name="idxprom2_i39"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc27.split:13 %this_pMem_addr_6 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i39

]]></Node>
<StgValue><ssdm name="this_pMem_addr_6"/></StgValue>
</operation>

<operation id="265" st_id="38" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8192" op_0_bw="8">
<![CDATA[
for.inc27.split:14 %this_pMem_load_4 = load i8 %this_pMem_addr_6

]]></Node>
<StgValue><ssdm name="this_pMem_load_4"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc27.split:9 %p_loc69_load = load i8192 %p_loc69

]]></Node>
<StgValue><ssdm name="p_loc69_load"/></StgValue>
</operation>

<operation id="267" st_id="39" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
for.inc27.split:10 %store_ln99 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_5, i8192 %p_loc69_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="268" st_id="39" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8192" op_0_bw="8">
<![CDATA[
for.inc27.split:14 %this_pMem_load_4 = load i8 %this_pMem_addr_6

]]></Node>
<StgValue><ssdm name="this_pMem_load_4"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="4" op_3_bw="8192" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc27.split:15 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_18, i8192 %this_pMem_load_4, i4 %tmp2, i8192 %p_loc72

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="270" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="4" op_3_bw="8192" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc27.split:15 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_18, i8192 %this_pMem_load_4, i4 %tmp2, i8192 %p_loc72

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="271" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc27.split:0 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="272" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc27.split:16 %p_loc72_load = load i8192 %p_loc72

]]></Node>
<StgValue><ssdm name="p_loc72_load"/></StgValue>
</operation>

<operation id="273" st_id="41" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8192" op_3_bw="1024" op_4_bw="0">
<![CDATA[
for.inc27.split:17 %store_ln99 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_6, i8192 %p_loc72_load, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="274" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
for.inc27.split:19 %br_ln37 = br void %for.inc27

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="275" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc41:0 %k_8 = load i3 %k

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="276" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc41:1 %icmp_ln42 = icmp_eq  i3 %k_8, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="277" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc41:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="278" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc41:3 %add_ln42 = add i3 %k_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="279" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc41:4 %br_ln42 = br i1 %icmp_ln42, void %for.inc41.split, void %for.end43

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="280" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="3">
<![CDATA[
for.inc41.split:1 %zext_ln43 = zext i3 %k_8

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="281" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc41.split:2 %add_ln43 = add i4 %zext_ln43, i4 5

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="282" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="8" op_4_bw="4" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc41.split:3 %call_ln43 = call void @sample_eta, i64 %spu_s, i4 %tmp3, i8 %seedbuf, i4 %add_ln43, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="283" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="3">
<![CDATA[
for.inc41.split:4 %zext_ln44_1 = zext i3 %k_8

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="284" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc41.split:5 %addr_11 = add i5 %zext_ln44_1, i5 19

]]></Node>
<StgValue><ssdm name="addr_11"/></StgValue>
</operation>

<operation id="285" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="5">
<![CDATA[
for.inc41.split:6 %idxprom2_i49_cast_cast = sext i5 %addr_11

]]></Node>
<StgValue><ssdm name="idxprom2_i49_cast_cast"/></StgValue>
</operation>

<operation id="286" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="6">
<![CDATA[
for.inc41.split:7 %idxprom2_i49_cast_cast_cast = zext i6 %idxprom2_i49_cast_cast

]]></Node>
<StgValue><ssdm name="idxprom2_i49_cast_cast_cast"/></StgValue>
</operation>

<operation id="287" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8192" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41.split:8 %this_pMem_addr_8 = getelementptr i8192 %dpu_pMem, i64 0, i64 %idxprom2_i49_cast_cast_cast

]]></Node>
<StgValue><ssdm name="this_pMem_addr_8"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8192" op_0_bw="8">
<![CDATA[
for.inc41.split:9 %this_pMem_load_6 = load i8 %this_pMem_addr_8

]]></Node>
<StgValue><ssdm name="this_pMem_load_6"/></StgValue>
</operation>

<operation id="289" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc41.split:11 %store_ln42 = store i3 %add_ln42, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end43:0 %call_ret1 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 0, i8192 0, i8192 0, i8192 0, i8 35, i8 0, i8 0, i8 7, i8 5

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end43:36 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_5, i8 %seedbuf, i8 %pk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end43:38 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_110, i64 %spu_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="293" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="4" op_3_bw="8" op_4_bw="4" op_5_bw="64" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc41.split:3 %call_ln43 = call void @sample_eta, i64 %spu_s, i4 %tmp3, i8 %seedbuf, i4 %add_ln43, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="294" st_id="43" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8192" op_0_bw="8">
<![CDATA[
for.inc41.split:9 %this_pMem_load_6 = load i8 %this_pMem_addr_8

]]></Node>
<StgValue><ssdm name="this_pMem_load_6"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="295" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="5" op_4_bw="4" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc41.split:10 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_19, i8192 %this_pMem_load_6, i8192 %dpu_pMem, i5 %addr_11, i4 %tmp3

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="296" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc41.split:0 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192" op_3_bw="5" op_4_bw="4" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc41.split:10 %call_ln99 = call void @dpu_keygen_Pipeline_VITIS_LOOP_99_19, i8192 %this_pMem_load_6, i8192 %dpu_pMem, i5 %addr_11, i4 %tmp3

]]></Node>
<StgValue><ssdm name="call_ln99"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
for.inc41.split:12 %br_ln42 = br void %for.inc41

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="299" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end43:0 %call_ret1 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 0, i8192 0, i8192 0, i8192 0, i8 35, i8 0, i8 0, i8 7, i8 5

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="300" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:1 %dpu_p2 = extractvalue i32768 %call_ret1

]]></Node>
<StgValue><ssdm name="dpu_p2"/></StgValue>
</operation>

<operation id="301" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:2 %dpu_p1 = extractvalue i32768 %call_ret1

]]></Node>
<StgValue><ssdm name="dpu_p1"/></StgValue>
</operation>

<operation id="302" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:3 %dpu_p3 = extractvalue i32768 %call_ret1

]]></Node>
<StgValue><ssdm name="dpu_p3"/></StgValue>
</operation>

<operation id="303" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:4 %dpu_p4 = extractvalue i32768 %call_ret1

]]></Node>
<StgValue><ssdm name="dpu_p4"/></StgValue>
</operation>

<operation id="304" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end43:36 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_55_5, i8 %seedbuf, i8 %pk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="305" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end43:38 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_321_110, i64 %spu_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="306" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:5 %call_ret3 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1, i8192 %dpu_p2, i8192 %dpu_p3, i8192 %dpu_p4, i8 0, i8 35, i8 63, i8 4, i8 5

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end43:48 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_60_6, i8 %seedbuf, i8 %sk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="308" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:5 %call_ret3 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1, i8192 %dpu_p2, i8192 %dpu_p3, i8192 %dpu_p4, i8 0, i8 35, i8 63, i8 4, i8 5

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="309" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:6 %dpu_p2_1 = extractvalue i32768 %call_ret3

]]></Node>
<StgValue><ssdm name="dpu_p2_1"/></StgValue>
</operation>

<operation id="310" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:7 %dpu_p1_1 = extractvalue i32768 %call_ret3

]]></Node>
<StgValue><ssdm name="dpu_p1_1"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:8 %dpu_p3_1 = extractvalue i32768 %call_ret3

]]></Node>
<StgValue><ssdm name="dpu_p3_1"/></StgValue>
</operation>

<operation id="312" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:9 %dpu_p4_1 = extractvalue i32768 %call_ret3

]]></Node>
<StgValue><ssdm name="dpu_p4_1"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end43:48 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_60_6, i8 %seedbuf, i8 %sk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="314" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:10 %call_ret8 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_1, i8192 %dpu_p2_1, i8192 %dpu_p3_1, i8192 %dpu_p4_1, i8 63, i8 0, i8 0, i8 2, i8 6

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="315" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end43:49 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_61_7, i8 %seedbuf, i8 %sk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="316" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:10 %call_ret8 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_1, i8192 %dpu_p2_1, i8192 %dpu_p3_1, i8192 %dpu_p4_1, i8 63, i8 0, i8 0, i8 2, i8 6

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="317" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:11 %dpu_p2_2 = extractvalue i32768 %call_ret8

]]></Node>
<StgValue><ssdm name="dpu_p2_2"/></StgValue>
</operation>

<operation id="318" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:12 %dpu_p1_2 = extractvalue i32768 %call_ret8

]]></Node>
<StgValue><ssdm name="dpu_p1_2"/></StgValue>
</operation>

<operation id="319" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:13 %dpu_p3_2 = extractvalue i32768 %call_ret8

]]></Node>
<StgValue><ssdm name="dpu_p3_2"/></StgValue>
</operation>

<operation id="320" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:14 %dpu_p4_2 = extractvalue i32768 %call_ret8

]]></Node>
<StgValue><ssdm name="dpu_p4_2"/></StgValue>
</operation>

<operation id="321" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end43:49 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_61_7, i8 %seedbuf, i8 %sk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="322" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:15 %call_ret9 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_2, i8192 %dpu_p2_2, i8192 %dpu_p3_2, i8192 %dpu_p4_2, i8 63, i8 0, i8 0, i8 8, i8 6

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="323" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:15 %call_ret9 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_2, i8192 %dpu_p2_2, i8192 %dpu_p3_2, i8192 %dpu_p4_2, i8 63, i8 0, i8 0, i8 8, i8 6

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="324" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:16 %dpu_p2_3 = extractvalue i32768 %call_ret9

]]></Node>
<StgValue><ssdm name="dpu_p2_3"/></StgValue>
</operation>

<operation id="325" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:17 %dpu_p1_3 = extractvalue i32768 %call_ret9

]]></Node>
<StgValue><ssdm name="dpu_p1_3"/></StgValue>
</operation>

<operation id="326" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:18 %dpu_p3_3 = extractvalue i32768 %call_ret9

]]></Node>
<StgValue><ssdm name="dpu_p3_3"/></StgValue>
</operation>

<operation id="327" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:19 %dpu_p4_3 = extractvalue i32768 %call_ret9

]]></Node>
<StgValue><ssdm name="dpu_p4_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="328" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:20 %call_ret = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_3, i8192 %dpu_p2_3, i8192 %dpu_p3_3, i8192 %dpu_p4_3, i8 154, i8 63, i8 63, i8 3, i8 6

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="329" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:20 %call_ret = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_3, i8192 %dpu_p2_3, i8192 %dpu_p3_3, i8192 %dpu_p4_3, i8 154, i8 63, i8 63, i8 3, i8 6

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="330" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:21 %dpu_p2_4 = extractvalue i32768 %call_ret

]]></Node>
<StgValue><ssdm name="dpu_p2_4"/></StgValue>
</operation>

<operation id="331" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:22 %dpu_p1_4 = extractvalue i32768 %call_ret

]]></Node>
<StgValue><ssdm name="dpu_p1_4"/></StgValue>
</operation>

<operation id="332" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:23 %dpu_p3_4 = extractvalue i32768 %call_ret

]]></Node>
<StgValue><ssdm name="dpu_p3_4"/></StgValue>
</operation>

<operation id="333" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:24 %dpu_p4_4 = extractvalue i32768 %call_ret

]]></Node>
<StgValue><ssdm name="dpu_p4_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="334" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:25 %call_ret2 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_4, i8192 %dpu_p2_4, i8192 %dpu_p3_4, i8192 %dpu_p4_4, i8 63, i8 51, i8 63, i8 0, i8 6

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="335" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:25 %call_ret2 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_4, i8192 %dpu_p2_4, i8192 %dpu_p3_4, i8192 %dpu_p4_4, i8 63, i8 51, i8 63, i8 0, i8 6

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="336" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:26 %dpu_p2_5 = extractvalue i32768 %call_ret2

]]></Node>
<StgValue><ssdm name="dpu_p2_5"/></StgValue>
</operation>

<operation id="337" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:27 %dpu_p1_5 = extractvalue i32768 %call_ret2

]]></Node>
<StgValue><ssdm name="dpu_p1_5"/></StgValue>
</operation>

<operation id="338" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:28 %dpu_p3_5 = extractvalue i32768 %call_ret2

]]></Node>
<StgValue><ssdm name="dpu_p3_5"/></StgValue>
</operation>

<operation id="339" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:29 %dpu_p4_5 = extractvalue i32768 %call_ret2

]]></Node>
<StgValue><ssdm name="dpu_p4_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="340" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:30 %call_ret5 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_5, i8192 %dpu_p2_5, i8192 %dpu_p3_5, i8192 %dpu_p4_5, i8 63, i8 0, i8 0, i8 5, i8 6

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="341" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:30 %call_ret5 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_5, i8192 %dpu_p2_5, i8192 %dpu_p3_5, i8192 %dpu_p4_5, i8 63, i8 0, i8 0, i8 5, i8 6

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="342" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:31 %dpu_p2_6 = extractvalue i32768 %call_ret5

]]></Node>
<StgValue><ssdm name="dpu_p2_6"/></StgValue>
</operation>

<operation id="343" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:32 %dpu_p1_6 = extractvalue i32768 %call_ret5

]]></Node>
<StgValue><ssdm name="dpu_p1_6"/></StgValue>
</operation>

<operation id="344" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:33 %dpu_p3_6 = extractvalue i32768 %call_ret5

]]></Node>
<StgValue><ssdm name="dpu_p3_6"/></StgValue>
</operation>

<operation id="345" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8192" op_0_bw="32768">
<![CDATA[
for.end43:34 %dpu_p4_6 = extractvalue i32768 %call_ret5

]]></Node>
<StgValue><ssdm name="dpu_p4_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="346" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:35 %call_ret83 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_6, i8192 %dpu_p2_6, i8192 %dpu_p3_6, i8192 %dpu_p4_6, i8 63, i8 63, i8 45, i8 6, i8 6

]]></Node>
<StgValue><ssdm name="call_ret83"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="347" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32768" op_0_bw="32768" op_1_bw="8192" op_2_bw="8192" op_3_bw="8192" op_4_bw="8192" op_5_bw="8192" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.end43:35 %call_ret83 = call i32768 @dpu_func, i8192 %dpu_pMem, i8192 %dpu_p1_6, i8192 %dpu_p2_6, i8192 %dpu_p3_6, i8192 %dpu_p4_6, i8 63, i8 63, i8 45, i8 6, i8 6

]]></Node>
<StgValue><ssdm name="call_ret83"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="348" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end43:37 %dpu_p5 = call i8192 @dpu_pack, i8192 %dpu_pMem, i8 %pk, i32 %ptr

]]></Node>
<StgValue><ssdm name="dpu_p5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="349" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.end43:37 %dpu_p5 = call i8192 @dpu_pack, i8192 %dpu_pMem, i8 %pk, i32 %ptr

]]></Node>
<StgValue><ssdm name="dpu_p5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="350" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end43:39 %call_ln485 = call void @shake_absorb.3, i64 %spu_s, i8 %pk, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="351" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end43:39 %call_ln485 = call void @shake_absorb.3, i64 %spu_s, i8 %pk, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="352" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end43:40 %this_s_addr_4 = getelementptr i64 %spu_s, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_s_addr_4"/></StgValue>
</operation>

<operation id="353" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end43:41 %this_s_load_4 = load i5 %this_s_addr_4

]]></Node>
<StgValue><ssdm name="this_s_load_4"/></StgValue>
</operation>

<operation id="354" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end43:44 %this_s_load_5 = load i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="this_s_load_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="355" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end43:41 %this_s_load_4 = load i5 %this_s_addr_4

]]></Node>
<StgValue><ssdm name="this_s_load_4"/></StgValue>
</operation>

<operation id="356" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end43:42 %xor_ln402_2 = xor i64 %this_s_load_4, i64 31

]]></Node>
<StgValue><ssdm name="xor_ln402_2"/></StgValue>
</operation>

<operation id="357" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.end43:43 %store_ln402 = store i64 %xor_ln402_2, i5 %this_s_addr_4

]]></Node>
<StgValue><ssdm name="store_ln402"/></StgValue>
</operation>

<operation id="358" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.end43:44 %this_s_load_5 = load i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="this_s_load_5"/></StgValue>
</operation>

<operation id="359" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end43:45 %xor_ln403_2 = xor i64 %this_s_load_5, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln403_2"/></StgValue>
</operation>

<operation id="360" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.end43:46 %store_ln403 = store i64 %xor_ln403_2, i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="361" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end43:47 %call_ln487 = call void @shake_squeeze, i64 %spu_s, i8 %tr, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="362" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.end43:47 %call_ln487 = call void @shake_squeeze, i64 %spu_s, i8 %tr, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln487"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="363" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end43:50 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_62_8, i8 %tr, i8 %sk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="364" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.end43:50 %call_ln0 = call void @dpu_keygen_Pipeline_VITIS_LOOP_62_8, i8 %tr, i8 %sk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="365" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8192" op_3_bw="6" op_4_bw="8" op_5_bw="11" op_6_bw="3" op_7_bw="3" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end43:51 %dpu_p5_1 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5, i6 30, i8 %sk, i11 112, i3 6, i3 5, i32 %ptr

]]></Node>
<StgValue><ssdm name="dpu_p5_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="366" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8192" op_3_bw="6" op_4_bw="8" op_5_bw="11" op_6_bw="3" op_7_bw="3" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end43:51 %dpu_p5_1 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5, i6 30, i8 %sk, i11 112, i3 6, i3 5, i32 %ptr

]]></Node>
<StgValue><ssdm name="dpu_p5_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="367" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8192" op_3_bw="6" op_4_bw="8" op_5_bw="11" op_6_bw="3" op_7_bw="3" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end43:52 %dpu_p5_2 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_1, i6 51, i8 %sk, i11 752, i3 6, i3 6, i32 %ptr

]]></Node>
<StgValue><ssdm name="dpu_p5_2"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="368" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8192" op_3_bw="6" op_4_bw="8" op_5_bw="11" op_6_bw="3" op_7_bw="3" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end43:52 %dpu_p5_2 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_1, i6 51, i8 %sk, i11 752, i3 6, i3 6, i32 %ptr

]]></Node>
<StgValue><ssdm name="dpu_p5_2"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="369" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8192" op_3_bw="6" op_4_bw="8" op_5_bw="11" op_6_bw="3" op_7_bw="3" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end43:53 %call_ret4 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_2, i6 45, i8 %sk, i11 1520, i3 2, i3 6, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="370" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8192" op_0_bw="8192" op_1_bw="8192" op_2_bw="8192" op_3_bw="6" op_4_bw="8" op_5_bw="11" op_6_bw="3" op_7_bw="3" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end43:53 %call_ret4 = call i8192 @dpu_pack.4, i8192 %dpu_pMem, i8192 %dpu_p5_2, i6 45, i8 %sk, i11 1520, i3 2, i3 6, i32 %ptr

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="371" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32">
<![CDATA[
for.end43:54 %ret_ln72 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
