// Seed: 2652061485
module module_0 (
    output id_0,
    input id_1,
    input logic id_2
);
  logic id_3;
  logic id_4;
  wor   id_5;
  logic id_6;
  assign id_5[1] = 1'b0;
  always @(posedge 1) id_4 = 1'b0;
endmodule
