
*** Running vivado
    with args -log fibonacci_8bit_sequence.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fibonacci_8bit_sequence.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fibonacci_8bit_sequence.tcl -notrace
Command: synth_design -top fibonacci_8bit_sequence -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12804 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 343.309 ; gain = 100.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fibonacci_8bit_sequence' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/imports/new/fibonacci_8bit_sequence.vhd:16]
	Parameter LIMIT bound to: 50000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'efficient_debouncer' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/new/efficient_debouncer.vhd:13]
	Parameter LIMIT bound to: 50000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parameterizable_counter' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/new/parameterizable_counter.vhd:17]
	Parameter LIMIT bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parameterizable_counter' (1#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/new/parameterizable_counter.vhd:17]
INFO: [Synth 8-638] synthesizing module 'd_type_flip_flop' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/new/d_type_flip_flop.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'd_type_flip_flop' (2#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/new/d_type_flip_flop.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'efficient_debouncer' (3#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/new/efficient_debouncer.vhd:13]
INFO: [Synth 8-638] synthesizing module 'sync_enable_4bit_counter' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/imports/new/sync_enable_4bit_counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sync_enable_4bit_counter' (4#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/imports/new/sync_enable_4bit_counter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'fibonacci_8bit_async_read_rom' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/imports/new/fibonacci_8bit_async_read_rom.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'fibonacci_8bit_async_read_rom' (5#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/imports/new/fibonacci_8bit_async_read_rom.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'fibonacci_8bit_sequence' (6#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.srcs/sources_1/imports/new/fibonacci_8bit_sequence.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 395.449 ; gain = 152.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 395.449 ; gain = 152.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 395.449 ; gain = 152.238
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "max_detector" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 395.449 ; gain = 152.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module parameterizable_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module d_type_flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module efficient_debouncer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sync_enable_4bit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "enable_input_debouncer/max_detector" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "reset_input_debouncer/max_detector" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.359 ; gain = 319.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 562.359 ; gain = 319.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     7|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |    19|
|7     |LUT6   |     4|
|8     |FDRE   |    58|
|9     |IBUF   |     3|
|10    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------+------+
|      |Instance                       |Module                        |Cells |
+------+-------------------------------+------------------------------+------+
|1     |top                            |                              |   118|
|2     |  fibonacci_8bit_sync_read_rom |fibonacci_8bit_async_read_rom |     7|
|3     |  enable_input_debouncer       |efficient_debouncer           |    45|
|4     |    d_type_flip_flop           |d_type_flip_flop_1            |     1|
|5     |    parameterizable_counter    |parameterizable_counter_2     |    44|
|6     |  reset_input_debouncer        |efficient_debouncer_0         |    45|
|7     |    d_type_flip_flop           |d_type_flip_flop              |     1|
|8     |    parameterizable_counter    |parameterizable_counter       |    44|
|9     |  sync_enable_4bit_counter     |sync_enable_4bit_counter      |     9|
+------+-------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 562.578 ; gain = 319.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 667.297 ; gain = 437.141
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/Lab1/Lab1.runs/synth_1/fibonacci_8bit_sequence.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fibonacci_8bit_sequence_utilization_synth.rpt -pb fibonacci_8bit_sequence_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 667.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 24 15:22:48 2023...
