INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje5/Eje5/Eje5.sim/sim_1/synth/func/xsim/Top_TB_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Banco_Registros
INFO: [VRFC 10-311] analyzing module Generator
INFO: [VRFC 10-311] analyzing module TopFSM
INFO: [VRFC 10-311] analyzing module fsm_mealy
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje5/Top_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_TB
