{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624986183103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624986183104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 29 13:03:02 2021 " "Processing started: Tue Jun 29 13:03:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624986183104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624986183104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624986183104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624986184488 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624986184489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1.v 1 1 " "Found 1 design units, including 1 entities, in source file project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project1 " "Found entity 1: Project1" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624986206255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624986206255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project1 " "Elaborating entity \"Project1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624986206505 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a Project1.v(31) " "Verilog HDL Always Construct warning at Project1.v(31): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206512 "|Project1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b Project1.v(31) " "Verilog HDL Always Construct warning at Project1.v(31): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206512 "|Project1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a Project1.v(35) " "Verilog HDL Always Construct warning at Project1.v(35): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b Project1.v(35) " "Verilog HDL Always Construct warning at Project1.v(35): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a Project1.v(39) " "Verilog HDL Always Construct warning at Project1.v(39): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_a Project1.v(43) " "Verilog HDL Always Construct warning at Project1.v(43): variable \"op_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op_b Project1.v(43) " "Verilog HDL Always Construct warning at Project1.v(43): variable \"op_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out Project1.v(24) " "Verilog HDL Always Construct warning at Project1.v(24): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out Project1.v(24) " "Inferred latch for \"carry_out\" at Project1.v(24)" {  } { { "Project1.v" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 465 (Summer 2021)/Projects/Project1/Project1.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624986206513 "|Project1"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624986207556 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624986207556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624986207556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624986207556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624986207769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 29 13:03:27 2021 " "Processing ended: Tue Jun 29 13:03:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624986207769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624986207769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624986207769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624986207769 ""}
