{
  "Top": "edge_detect",
  "RtlTop": "edge_detect",
  "RtlPrefix": "",
  "RtlSubPrefix": "edge_detect_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "in_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    },
    "low_thresh": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "low_thresh",
          "usage": "data",
          "direction": "in"
        }]
    },
    "high_thresh": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "high_thresh",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=xo",
      "config_export -output=edge_detect.xo"
    ],
    "DirectiveTcl": ["set_directive_top edge_detect -name edge_detect"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "edge_detect"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "edge_detect",
    "Version": "1.0",
    "DisplayName": "Edge_detect",
    "Revision": "2114355115",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_edge_detect_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/edge_detect.cpp"],
    "Vhdl": [
      "impl\/vhdl\/edge_detect_blur_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/edge_detect_control_r_s_axi.vhd",
      "impl\/vhdl\/edge_detect_control_s_axi.vhd",
      "impl\/vhdl\/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.vhd",
      "impl\/vhdl\/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.vhd",
      "impl\/vhdl\/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.vhd",
      "impl\/vhdl\/edge_detect_entry_proc.vhd",
      "impl\/vhdl\/edge_detect_fifo_w8_d64_S.vhd",
      "impl\/vhdl\/edge_detect_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/edge_detect_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/edge_detect_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/edge_detect_gauss_stage.vhd",
      "impl\/vhdl\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.vhd",
      "impl\/vhdl\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb.vhd",
      "impl\/vhdl\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe.vhd",
      "impl\/vhdl\/edge_detect_gmem_m_axi.vhd",
      "impl\/vhdl\/edge_detect_grad_mag_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/edge_detect_mul_31ns_32ns_63_1_1.vhd",
      "impl\/vhdl\/edge_detect_mul_31ns_33ns_63_1_1.vhd",
      "impl\/vhdl\/edge_detect_mul_32ns_32ns_64_1_1.vhd",
      "impl\/vhdl\/edge_detect_regslice_both.vhd",
      "impl\/vhdl\/edge_detect_sobel_stage.vhd",
      "impl\/vhdl\/edge_detect_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.vhd",
      "impl\/vhdl\/edge_detect_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/edge_detect_start_for_sobel_stage_U0.vhd",
      "impl\/vhdl\/edge_detect_urem_31ns_3ns_2_35_1.vhd",
      "impl\/vhdl\/edge_detect.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/edge_detect_blur_RAM_AUTO_1R1W.v",
      "impl\/verilog\/edge_detect_control_r_s_axi.v",
      "impl\/verilog\/edge_detect_control_s_axi.v",
      "impl\/verilog\/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.v",
      "impl\/verilog\/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.v",
      "impl\/verilog\/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.v",
      "impl\/verilog\/edge_detect_entry_proc.v",
      "impl\/verilog\/edge_detect_fifo_w8_d64_S.v",
      "impl\/verilog\/edge_detect_fifo_w32_d2_S.v",
      "impl\/verilog\/edge_detect_fifo_w32_d3_S.v",
      "impl\/verilog\/edge_detect_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/edge_detect_gauss_stage.v",
      "impl\/verilog\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.v",
      "impl\/verilog\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb.dat",
      "impl\/verilog\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb.v",
      "impl\/verilog\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe.dat",
      "impl\/verilog\/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe.v",
      "impl\/verilog\/edge_detect_gmem_m_axi.v",
      "impl\/verilog\/edge_detect_grad_mag_RAM_AUTO_1R1W.v",
      "impl\/verilog\/edge_detect_hls_deadlock_detection_unit.v",
      "impl\/verilog\/edge_detect_hls_deadlock_detector.vh",
      "impl\/verilog\/edge_detect_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/edge_detect_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/edge_detect_hls_deadlock_report_unit.vh",
      "impl\/verilog\/edge_detect_mul_31ns_32ns_63_1_1.v",
      "impl\/verilog\/edge_detect_mul_31ns_33ns_63_1_1.v",
      "impl\/verilog\/edge_detect_mul_32ns_32ns_64_1_1.v",
      "impl\/verilog\/edge_detect_regslice_both.v",
      "impl\/verilog\/edge_detect_sobel_stage.v",
      "impl\/verilog\/edge_detect_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.v",
      "impl\/verilog\/edge_detect_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/edge_detect_start_for_sobel_stage_U0.v",
      "impl\/verilog\/edge_detect_urem_31ns_3ns_2_35_1.v",
      "impl\/verilog\/edge_detect.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/edge_detect_v1_0\/data\/edge_detect.mdd",
      "impl\/misc\/drivers\/edge_detect_v1_0\/data\/edge_detect.tcl",
      "impl\/misc\/drivers\/edge_detect_v1_0\/data\/edge_detect.yaml",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect.c",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect.h",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect_hw.h",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect_linux.c",
      "impl\/misc\/drivers\/edge_detect_v1_0\/src\/xedge_detect_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "..\/..\/edge_detect.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/edge_detect.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "rows",
          "access": "W",
          "description": "Data signal of rows",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "description": "Bit 31 to 0 of rows"
            }]
        },
        {
          "offset": "0x18",
          "name": "cols",
          "access": "W",
          "description": "Data signal of cols",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "description": "Bit 31 to 0 of cols"
            }]
        },
        {
          "offset": "0x20",
          "name": "low_thresh",
          "access": "W",
          "description": "Data signal of low_thresh",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "low_thresh",
              "access": "W",
              "description": "Bit 31 to 0 of low_thresh"
            }]
        },
        {
          "offset": "0x28",
          "name": "high_thresh",
          "access": "W",
          "description": "Data signal of high_thresh",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "high_thresh",
              "access": "W",
              "description": "Bit 31 to 0 of high_thresh"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "rows"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "cols"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "low_thresh"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "high_thresh"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "in_img_1",
          "access": "W",
          "description": "Data signal of in_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_img",
              "access": "W",
              "description": "Bit 31 to 0 of in_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_img_2",
          "access": "W",
          "description": "Data signal of in_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_img",
              "access": "W",
              "description": "Bit 63 to 32 of in_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "in_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "out_img"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "edge_detect",
      "Instances": [
        {
          "ModuleName": "edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1",
          "InstanceName": "grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156"
        },
        {
          "ModuleName": "edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4",
          "InstanceName": "grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174"
        },
        {
          "ModuleName": "edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7",
          "InstanceName": "grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190"
        }
      ]
    },
    "Info": {
      "edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "edge_detect": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "gauss_loop_VITIS_LOOP_28_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "9",
            "PipelineDepth": "36"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "5314",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4725",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.640"
        },
        "Loops": [{
            "Name": "sobel_loop_VITIS_LOOP_42_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "DSP": "24",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "5297",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "5397",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "thresh_loop_VITIS_LOOP_58_7",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "FF": "340",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "758",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "edge_detect": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "1267",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "31",
          "DSP": "32",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "12307",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "13009",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-19 13:55:05 MST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
