#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "CNN"
CNN
set CYCLE 20.9
20.9
set INPUT_DLY [expr 0.5*$CYCLE]
10.45
set OUTPUT_DLY [expr 0.5*$CYCLE]
10.45
#======================================================
# (B) Read RTL Code
#======================================================
# (B-1) analyze + elaborate
set hdlin_auto_save_templates TRUE
TRUE
analyze -f sverilog $DESIGN\.v 
Running PRESTO HDLC
Compiling source file ../01_RTL/CNN.v
Presto compilation completed successfully.
Loading db file '/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
1
elaborate $DESIGN  
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/2022.03/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 136 in file
        '../01_RTL/CNN.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           138            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine CNN line 106 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 126 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ori_img_reg     | Flip-flop |  800  |  Y  | N  | N  | N  | N  | N  | N  |
|      ker1_reg       | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
|      ker2_reg       | Flip-flop |  384  |  Y  | N  | N  | N  | N  | N  | N  |
|       wei_reg       | Flip-flop |  768  |  Y  | N  | N  | N  | N  | N  | N  |
|     Opt_reg_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 378 in file
                '../01_RTL/CNN.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mul00_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul01_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul02_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul03_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul04_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul05_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul06_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul07_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul10_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul11_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul12_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul13_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul14_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul15_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul16_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| mul17_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine CNN line 465 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| exp0_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| exp1_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 528 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  feature_map1_reg   | Flip-flop | 1152  |  Y  | N  | N  | N  | N  | N  | N  |
|  feature_map2_reg   | Flip-flop | 1152  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 1221 in file
                '../01_RTL/CNN.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  max_pooling2_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|  max_pooling1_reg   | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine CNN line 1345 in file
                '../01_RTL/CNN.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| add08_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| add09_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| add18_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| add19_result_reg_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (CNN)
Elaborated 1 design.
Current design is now 'CNN'.
Information: Building the design 'fp_mult'. (HDL-193)
Presto compilation completed successfully. (fp_mult)
Information: Building the design 'fp_add'. (HDL-193)
Presto compilation completed successfully. (fp_add)
Information: Building the design 'fp_exp'. (HDL-193)
Presto compilation completed successfully. (fp_exp)
Information: Building the design 'fp_div'. (HDL-193)
Presto compilation completed successfully. (fp_div)
Information: Building the design 'fp_cmp'. (HDL-193)
Presto compilation completed successfully. (fp_cmp)
1
# (B-2) read_sverilog
#read_sverilog $DESIGN\.v
# (B-3) set current design
current_design $DESIGN
Current design is 'CNN'.
{CNN}
link

  Linking design 'CNN'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (6 designs)               /RAID2/COURSE/iclab/iclab170/Lab04/Exercise/02_SYN/CNN.db, etc
  slow (library)              /RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#======================================================
#  (D) Set Design Constraints
#======================================================
# (D-1) Setting Clock Constraints
create_clock -name clk -period $CYCLE [get_ports clk] 
1
set_dont_touch_network             [get_clocks clk]
1
set_fix_hold                       [get_clocks clk]
1
set_clock_uncertainty       0.1    [get_clocks clk]
1
# set_clock_latency   -source 0      [get_clocks clk]
# set_clock_latency           1      [get_clocks clk] 
set_input_transition        0.5    [all_inputs] 
1
set_clock_transition        0.1    [all_clocks] 
1
# (D-2) Setting in/out Constraints
set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs] ;  # set_up time check 
1
set_input_delay   -min  0           -clock clk   [all_inputs] ;  # hold   time check 
1
set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs] ; # set_up time check 
1
set_output_delay  -min  0           -clock clk   [all_outputs] ; # hold   time check 
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
#set_max_delay $CYCLE -from [all_inputs] -to [all_outputs]
# (D-3) Setting Design Environment
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [get_ports clk]
# set_driving_cell -library umc18io3v5v_slow -lib_cell P2C    -pin {Y}  [remove_from_collection [all_inputs] [get_ports clk]]
# set_load  [load_of "umc18io3v5v_slow/P8C/A"]       [all_outputs] ; # ~= 0.038
set_load 0.05 [all_outputs]
1
# (D-4) Setting DRC Constraint
#set_max_delay           0     ; # Optimize delay max effort                 
#set_max_area            0      ; # Optimize area max effort           
set_max_transition      3       [all_inputs]   ; # U18 LUT Max Transition Value  
1
set_max_capacitance     0.15    [all_inputs]   ; # U18 LUT Max Capacitance Value
1
set_max_fanout          10      [all_inputs]
1
# set_dont_use slow/JKFF*
#set_dont_touch [get_cells core_reg_macro]
#set hdlin_ff_always_sync_set_reset true
# (D-5) Report Clock skew
report_clock -skew clk
Information: Checking out the license 'DesignWare'. (SEC-104)
  Allocating blocks in 'DW_fp_mult_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width24'
  Allocating blocks in 'DW_lzod_a_width24_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_fp_exp_sig_width23_exp_width8_ieee_compliance0_arch0'
  Allocating blocks in 'DW01_ash_A_width41_SH_width9'
  Allocating blocks in 'DW_exp2_op_width26_arch0_err_range1'
  Allocating blocks in 'DW_exp2_op_width26_arch0_err_range1'
  Allocating blocks in 'DW_fp_exp_sig_width23_exp_width8_ieee_compliance0_arch0'
  Allocating blocks in 'DW_exp2_op_width26_arch0_err_range1'
  Allocating blocks in 'DW_fp_exp_sig_width23_exp_width8_ieee_compliance0_arch0'
  Allocating blocks in 'DW_exp2_op_width26_arch0_err_range1'
  Allocating blocks in 'DW_fp_div_sig_width23_exp_width8_ieee_compliance0_faithful_round0'
  Allocating blocks in 'DW_div_a_width49_b_width24_tc_mode0_rem_mode1'
  Allocating blocks in 'DW_lzd_a_width24'
  Allocating blocks in 'DW_lzod_a_width24_detect_10'
  Allocating blocks in 'DW_fp_div_sig_width23_exp_width8_ieee_compliance0_faithful_round0'
  Allocating blocks in 'DW_lzd_a_width24'
  Allocating blocks in 'DW_lzod_a_width24_detect_10'
  Allocating blocks in 'DW_div_a_width49_b_width24_tc_mode0_rem_mode1'
  Allocating blocks in 'DW_fp_cmp_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_cmp_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_cmp_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_cmp_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_cmp_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
  Allocating blocks in 'DW_fp_add_sig_width23_exp_width8_ieee_compliance0'
Warning: Dont_touch on net '*cell*6/*Logic0*' may be overridden by compile because it
        is connected to generic logic. Use all_connected to see net
        connections. (OPT-461)
  Allocating blocks in 'DW_fp_addsub_sig_width23_exp_width8_ieee_compliance0'
  Allocating blocks in 'DW_lzd_a_width27'
  Allocating blocks in 'DW_lzod_a_width27_detect_10'
Information: Updating design information... (UID-85)
Warning: Design 'CNN' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clock_skew
Design : CNN
Version: T-2022.03
Date   : Mon Oct  7 02:55:53 2024
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
1
check_timing

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.0 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.0 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler NXT WLM                                                           |
| Comand line  | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 7975                                   |
| Number of User Hierarchies                              | 44                                     |
| Sequential Cell Count                                   | 5608                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch cells                              | 466                                    |
| Number of Dont Touch nets                               | 1                                      |
| Number of size only cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 681 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 16 instances of design 'fp_mult'. (OPT-1056)
Information: Uniquified 20 instances of design 'fp_add'. (OPT-1056)
Information: Uniquified 2 instances of design 'fp_exp'. (OPT-1056)
Information: Uniquified 2 instances of design 'fp_div'. (OPT-1056)
Information: Uniquified 4 instances of design 'fp_cmp'. (OPT-1056)
  Simplifying Design 'CNN'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy mult00 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add00 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy exp00 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy div0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cmp00 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult07 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult06 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult05 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult04 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult03 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult02 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy mult01 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add19 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add18 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add09 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add08 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add17 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add07 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add06 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add05 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add04 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add03 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add02 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy add01 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy exp01 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy div1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cmp11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cmp10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy cmp01 before Pass 1 (OPT-776)
Information: Ungrouping 44 of 45 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CNN'
Information: Added key list 'DesignWare' to design 'CNN'. (DDB-72)
 Implement Synthetic for 'CNN'.
  Processing 'CNN_DW_fp_cmp_J1_0'
  Processing 'CNN_DW_fp_cmp_J1_1'
  Processing 'CNN_DW_fp_cmp_J1_2'
  Processing 'CNN_DW_fp_div_J1_0'
  Processing 'CNN_DW_div_J1_0'
  Processing 'CNN_DW_fp_exp_J1_0'
  Processing 'CNN_DW_exp2_J1_0'
  Processing 'CNN_DW_fp_addsub_J1_0'
  Processing 'CNN_DW_lzd_J1_0'
  Processing 'CNN_DW_fp_addsub_J1_1'
  Processing 'CNN_DW_lzd_J1_1'
  Processing 'CNN_DW_fp_addsub_J1_2'
  Processing 'CNN_DW_lzd_J1_2'
  Processing 'CNN_DW_fp_addsub_J1_3'
  Processing 'CNN_DW_lzd_J1_3'
  Processing 'CNN_DW_fp_addsub_J1_4'
  Processing 'CNN_DW_lzd_J1_4'
  Processing 'CNN_DW_fp_addsub_J1_5'
  Processing 'CNN_DW_lzd_J1_5'
  Processing 'CNN_DW_fp_addsub_J1_6'
  Processing 'CNN_DW_lzd_J1_6'
  Processing 'CNN_DW_fp_addsub_J1_7'
  Processing 'CNN_DW_lzd_J1_7'
  Processing 'CNN_DW_fp_addsub_J1_8'
  Processing 'CNN_DW_lzd_J1_8'
  Processing 'CNN_DW_fp_addsub_J1_9'
  Processing 'CNN_DW_lzd_J1_9'
  Processing 'CNN_DW_fp_addsub_J1_10'
  Processing 'CNN_DW_lzd_J1_10'
  Processing 'CNN_DW_fp_addsub_J1_11'
  Processing 'CNN_DW_lzd_J1_11'
  Processing 'CNN_DW_fp_addsub_J1_12'
  Processing 'CNN_DW_lzd_J1_12'
  Processing 'CNN_DW_fp_addsub_J1_13'
  Processing 'CNN_DW_lzd_J1_13'
  Processing 'CNN_DW_fp_addsub_J1_14'
  Processing 'CNN_DW_lzd_J1_14'
  Processing 'CNN_DW_fp_addsub_J1_15'
  Processing 'CNN_DW_lzd_J1_15'
  Processing 'CNN_DW_fp_addsub_J1_16'
  Processing 'CNN_DW_lzd_J1_16'
  Processing 'CNN_DW_fp_addsub_J1_17'
  Processing 'CNN_DW_lzd_J1_17'
  Processing 'CNN_DW_fp_addsub_J1_18'
  Processing 'CNN_DW_lzd_J1_18'
  Processing 'CNN_DW_fp_mult_J1_0'
  Processing 'CNN_DW_lzd_J1_19'
  Processing 'CNN_DW_lzd_J1_20'
  Processing 'CNN_DW_fp_mult_J1_1'
  Processing 'CNN_DW_lzd_J1_21'
  Processing 'CNN_DW_lzd_J1_22'
  Processing 'CNN_DW_fp_mult_J1_2'
  Processing 'CNN_DW_lzd_J1_23'
  Processing 'CNN_DW_lzd_J1_24'
  Processing 'CNN_DW_fp_mult_J1_3'
  Processing 'CNN_DW_lzd_J1_25'
  Processing 'CNN_DW_lzd_J1_26'
  Processing 'CNN_DW_fp_mult_J1_4'
  Processing 'CNN_DW_lzd_J1_27'
  Processing 'CNN_DW_lzd_J1_28'
  Processing 'CNN_DW_fp_mult_J1_5'
  Processing 'CNN_DW_lzd_J1_29'
  Processing 'CNN_DW_lzd_J1_30'
  Processing 'CNN_DW_fp_mult_J1_6'
  Processing 'CNN_DW_lzd_J1_31'
  Processing 'CNN_DW_lzd_J1_32'
  Processing 'CNN_DW_fp_mult_J1_7'
  Processing 'CNN_DW_lzd_J1_33'
  Processing 'CNN_DW_lzd_J1_34'
  Processing 'CNN_DW_fp_mult_J1_8'
  Processing 'CNN_DW_lzd_J1_35'
  Processing 'CNN_DW_lzd_J1_36'
  Processing 'CNN_DW_fp_mult_J1_9'
  Processing 'CNN_DW_lzd_J1_37'
  Processing 'CNN_DW_lzd_J1_38'
  Processing 'CNN_DW_fp_mult_J1_10'
  Processing 'CNN_DW_lzd_J1_39'
  Processing 'CNN_DW_lzd_J1_40'
  Processing 'CNN_DW_fp_mult_J1_11'
  Processing 'CNN_DW_lzd_J1_41'
  Processing 'CNN_DW_lzd_J1_42'
  Processing 'CNN_DW_fp_mult_J1_12'
  Processing 'CNN_DW_lzd_J1_43'
  Processing 'CNN_DW_lzd_J1_44'
  Processing 'CNN_DW_fp_mult_J1_13'
  Processing 'CNN_DW_lzd_J1_45'
  Processing 'CNN_DW_lzd_J1_46'
  Processing 'CNN_DW_fp_mult_J1_14'
  Processing 'CNN_DW_lzd_J1_47'
  Processing 'CNN_DW_lzd_J1_48'
  Processing 'CNN_DW_fp_cmp_J1_3'
  Processing 'CNN_DW_fp_div_J1_1'
  Processing 'CNN_DW_div_J1_1'
  Processing 'CNN_DW_fp_exp_J1_1'
  Processing 'CNN_DW_exp2_J1_1'
  Processing 'CNN_DW_fp_addsub_J1_19'
  Processing 'CNN_DW_lzd_J1_49'
  Processing 'CNN_DW_fp_mult_J1_15'
  Processing 'CNN_DW_lzd_J1_50'
  Processing 'CNN_DW_lzd_J1_51'
Information: The register 'exp0_result_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'exp1_result_reg_reg[31]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'add19_result_reg_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'add09_result_reg_reg[31]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
.
.
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
.
.
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)
  Mapping Optimization (Phase 69)
  Mapping Optimization (Phase 70)
  Mapping Optimization (Phase 71)
  Mapping Optimization (Phase 72)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:17:31 4446694.9      4.82    1325.4      43.0                           671847680.0000      0.00  
    0:17:37 4423217.2      6.67    1506.9     208.8                           668950272.0000      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:17:41 4441432.6      6.33    1493.8      18.7                           673256000.0000      0.00  
    0:17:45 4439213.8      6.38    1493.2      18.7                           672912768.0000      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'CNN_DP_OP_66J14_256_3163_0'
  Mapping 'CNN_DP_OP_66J15_256_3163_2'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:18:22 2326730.3      7.49    1633.7       0.0                           240641680.0000      0.00  
    0:18:37 2366258.0      2.34     651.2       0.0                           248293040.0000      0.00  
    0:18:37 2366258.0      2.34     651.2       0.0                           248293040.0000      0.00  
    0:18:38 2365319.9      2.28     631.7       0.0                           247807472.0000      0.00  
    0:19:20 2350354.4      2.28     627.5       0.0                           246208880.0000      0.00  
    0:19:31 2328194.0      3.85     690.7      84.6                           244002704.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:20:14 2327495.4      3.82     694.0      77.5                           243655072.0000      0.00  
    0:20:16 2327089.6      3.82     691.6      75.1                           243252784.0000      0.00  
    0:20:17 2326637.2      3.82     690.3      75.1                           242982512.0000      0.00  
    0:20:19 2322249.7      3.72     695.4      75.1                           242474480.0000      0.00  
    0:20:22 2298675.5      3.72     697.7      75.1                           237487376.0000      0.00  
    0:20:24 2286524.1      3.69     705.0      64.9                           235611776.0000      0.00  
    0:20:26 2281943.7      3.67     750.7      56.7                           235025616.0000      0.00  
    0:20:27 2277991.9      3.67     752.3      56.7                           234439600.0000      0.00  
    0:20:32 2279056.4      2.23     644.1      46.3                           234744400.0000      0.00  
    0:20:36 2282459.3      2.23     581.3      46.3                           235440560.0000      0.00  
    0:20:37 2283001.5      2.23     570.2      46.3                           235553312.0000      0.00  
    0:20:37 2283001.5      2.23     570.2      46.3                           235553312.0000      0.00  
    0:20:49 2285636.0      2.21     536.9      31.7                           226129712.0000      0.00  
    0:20:49 2285636.0      2.21     536.9      31.7                           226129712.0000      0.00  
    0:21:08 2371277.5      2.26     591.7     505.1                           241407776.0000      0.00  
    0:21:08 2371277.5      2.26     591.7     505.1                           241407776.0000      0.00  
    0:21:13 2390191.4      1.59     438.7     568.3                           244871280.0000      0.00  
    0:21:13 2390191.4      1.59     438.7     568.3                           244871280.0000      0.00  
    0:21:32 2456094.0      1.64     424.9     977.1                           256078816.0000      0.00  
    0:21:32 2456094.0      1.64     424.9     977.1                           256078816.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:22:08 2550633.6      0.00       0.0     310.8                           273398560.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:22:10 2550467.3      0.00       0.0       0.0                           273342368.0000      0.00  
    0:22:10 2550467.3      0.00       0.0       0.0                           273342368.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:22:10 2550467.3      0.00       0.0       0.0                           273342368.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:22:44 2451194.2      0.49     124.3       0.0                           249195488.0000      0.00  
    0:23:07 2509309.8      0.44     105.0      12.7                           259075520.0000      0.00  
    0:23:07 2509309.8      0.44     105.0      12.7                           259075520.0000      0.00  
    0:23:16 2474851.6      0.40      82.7       0.0                           252695216.0000      0.00  
    0:23:16 2474851.6      0.40      82.7       0.0                           252695216.0000      0.00  
    0:23:39 2546688.5      0.25      52.1      43.5                           264958976.0000      0.00  
    0:23:40 2546688.5      0.25      52.1      43.5                           264958976.0000      0.00  
    0:23:41 2550583.8      0.16      29.4      73.6                           265759392.0000      0.00  
    0:23:41 2550583.8      0.16      29.4      73.6                           265759392.0000      0.00  
    0:24:04 2604814.1      0.16      19.9     166.2                           274954016.0000      0.00  
    0:24:04 2604814.1      0.16      19.9     166.2                           274954016.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  
    0:24:06 2607179.1      0.00       0.0     134.2                           275452288.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:24:10 2607169.1      0.00       0.0     134.2                           275452032.0000      0.00  
    0:24:30 2418562.3      0.00       0.0      84.7                           241442720.0000      0.00  
    0:24:30 2418562.3      0.00       0.0      84.7                           241442720.0000      0.00  
    0:24:30 2418562.3      0.00       0.0      84.7                           241442720.0000      0.00  
    0:24:41 2383315.7      0.00       0.0       0.0                           234427712.0000      0.00  
    0:24:43 2380897.4      0.00       0.0       0.0                           234111888.0000      0.00  
    0:24:44 2379620.1      0.00       0.0       0.0                           233959088.0000      0.00  
    0:24:48 2376955.7      0.00       0.0       0.0                           233605312.0000      0.00  
    0:24:51 2375289.1      0.00       0.0       0.0                           233150912.0000      0.00  
    0:24:55 2374337.8      0.00       0.0       0.0                           232508368.0000      0.00  
    0:24:57 2373532.8      0.00       0.0       0.0                           231997568.0000      0.00  
    0:24:58 2373316.6      0.00       0.0       0.0                           231762288.0000      0.00  
    0:24:58 2373316.6      0.00       0.0       0.0                           231762288.0000      0.00  
    0:24:58 2373316.6      0.00       0.0       0.0                           231762288.0000      0.00  
    0:24:58 2373316.6      0.00       0.0       0.0                           231762288.0000      0.00  
    0:24:58 2373316.6      0.00       0.0       0.0                           231762288.0000      0.00  
    0:24:58 2373316.6      0.00       0.0       0.0                           231762288.0000      0.00  
    0:25:17 2334198.1      0.00       0.0       0.0                           225747856.0000      0.00  
    0:25:19 2330708.7      0.00       0.0       0.0                           225019632.0000      0.00  
Loading db file '/RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CNN' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 5604 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#uniquify
#compile
#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port
report_power >  Report/$DESIGN\.power
#report_reference > Report/$DESIGN\.reference
#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab170/Lab04/Exercise/02_SYN/Netlist/CNN_SYN.v'.
1
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
Writing ddc file 'CNN_SYN.ddc'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab170/Lab04/Exercise/02_SYN/Netlist/CNN_SYN.sdf'. (WT-3)
1
write_sdc Netlist/$DESIGN\_SYN.sdc
1
#======================================================
#  (I) Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : CNN
Version: T-2022.03
Date   : Mon Oct  7 03:21:34 2024
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabTA01/umc018/Synthesis/slow.db)

Number of ports:                          165
Number of nets:                        112076
Number of cells:                       105152
Number of combinational cells:          99548
Number of sequential cells:              5604
Number of macros/black boxes:               0
Number of buf/inv:                      14070
Number of references:                     185

Combinational area:            2026446.231656
Buf/Inv area:                   152688.417489
Noncombinational area:          304262.484776
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               2330708.716432
Total area:                 undefined
1
report_timing 
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CNN
Version: T-2022.03
Date   : Mon Oct  7 03:21:34 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: feature_map1_reg_0__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  cnt_reg_6_/CK (DFFRHQX4)                                0.00 #     0.00 r
  cnt_reg_6_/Q (DFFRHQX4)                                 0.41       0.41 r
  U48549/Y (NAND2X4)                                      0.10       0.52 f
  U48461/Y (INVX4)                                        0.10       0.62 r
  U48609/Y (NAND2X4)                                      0.07       0.70 f
  U48499/Y (NOR3X4)                                       0.21       0.91 r
  U48608/Y (NOR2X4)                                       0.15       1.05 f
  U48377/Y (NAND2BX2)                                     0.22       1.27 f
  U51507/Y (NAND2X4)                                      0.13       1.40 r
  U27416/Y (BUFX12)                                       0.20       1.61 r
  U65768/Y (NAND2X4)                                      0.12       1.73 f
  U75620/Y (NOR2X1)                                       0.23       1.96 r
  U75640/Y (INVXL)                                        0.08       2.04 f
  U59348/Y (AOI31XL)                                      0.24       2.28 r
  U48619/Y (NOR2X1)                                       0.08       2.35 f
  U34076/Y (OAI211XL)                                     0.11       2.46 r
  U38847/Y (OAI2BB1X2)                                    0.22       2.68 r
  U38797/Y (NOR2X2)                                       0.08       2.76 f
  U48580/Y (NAND2X4)                                      0.19       2.96 r
  U38694/Y (BUFX12)                                       0.20       3.15 r
  U23407/Y (XNOR2XL)                                      0.28       3.44 f
  U46110/Y (OR2X2)                                        0.23       3.67 f
  U21837/Y (NAND2X1)                                      0.20       3.87 r
  U49941/Y (XOR3X2)                                       0.40       4.27 r
  U33647/Y (OAI21XL)                                      0.10       4.37 f
  U38341/Y (NAND2X1)                                      0.16       4.53 r
  U75828/S (ADDFHX1)                                      0.50       5.03 f
  U26862/Y (NAND2X1)                                      0.21       5.24 r
  U48530/Y (OAI21X4)                                      0.14       5.38 f
  U48675/Y (AOI21X4)                                      0.21       5.59 r
  U38186/Y (INVX2)                                        0.06       5.65 f
  U49948/Y (NAND2XL)                                      0.14       5.79 r
  U49947/Y (NAND3X2)                                      0.13       5.93 f
  U48624/Y (XOR2X4)                                       0.38       6.30 r
  U29428/Y (XOR2X1)                                       0.28       6.58 f
  U37792/Y (OR2X2)                                        0.21       6.79 f
  U37764/Y (OAI21X1)                                      0.13       6.92 r
  U29332/Y (INVX1)                                        0.10       7.02 f
  U37690/Y (AND2X2)                                       0.19       7.22 f
  U37625/Y (OAI22X1)                                      0.17       7.39 r
  U20979/CO (ADDFX2)                                      0.39       7.78 r
  U87767/S (ADDFHX1)                                      0.41       8.20 f
  div0_U1_DP_OP_117_176_5279_U1777/S (CMPR42X1)           0.91       9.10 f
  U55714/Y (NOR2X1)                                       0.16       9.26 r
  U84330/Y (INVX2)                                        0.08       9.34 f
  U26432/Y (AOI21X1)                                      0.21       9.55 r
  U29174/Y (OAI21X1)                                      0.12       9.67 f
  U32879/Y (INVX2)                                        0.09       9.76 r
  U26379/Y (NAND2X2)                                      0.12       9.87 f
  U29121/Y (NAND2X1)                                      0.10       9.97 r
  U29097/Y (NAND2X1)                                      0.09      10.07 f
  U23989/Y (AOI21X1)                                      0.26      10.33 r
  U52247/Y (OAI21X4)                                      0.13      10.46 f
  U52246/Y (XOR2X4)                                       0.25      10.71 f
  U52244/Y (BUFX12)                                       0.18      10.89 f
  U36960/Y (INVX8)                                        0.09      10.98 r
  U43535/Y (NOR2X1)                                       0.07      11.05 f
  U84628/CO (ADDFX1)                                      0.31      11.37 f
  U67647/CO (ADDFHX1)                                     0.49      11.86 f
  U32341/CO (ADDFX2)                                      0.37      12.23 f
  U65538/Y (OR2X2)                                        0.25      12.49 f
  U19818/Y (OAI2BB1X2)                                    0.21      12.70 f
  U84682/CO (ADDFHX1)                                     0.37      13.07 f
  U84685/Y (NAND2X1)                                      0.13      13.19 r
  U42548/Y (INVX1)                                        0.08      13.27 f
  U84688/Y (AOI21X1)                                      0.17      13.44 r
  U26027/Y (OAI21X1)                                      0.13      13.57 f
  U84689/Y (AOI21X2)                                      0.18      13.75 r
  U84690/Y (OAI21X4)                                      0.15      13.91 f
  U67097/Y (BUFX12)                                       0.20      14.10 f
  U62900/Y (AOI21X1)                                      0.17      14.27 r
  U84887/Y (XOR2X1)                                       0.32      14.60 r
  U84892/Y (INVX1)                                        0.08      14.68 f
  U84898/Y (OAI21X2)                                      0.22      14.91 r
  U66502/Y (NAND2X1)                                      0.14      15.04 f
  U19067/Y (NOR2X1)                                       0.18      15.22 r
  U67285/Y (NAND2X1)                                      0.15      15.37 f
  U62802/Y (NOR2X2)                                       0.14      15.52 r
  U84938/Y (XOR2X1)                                       0.23      15.75 f
  U48599/Y (MXI2X1)                                       0.26      16.01 r
  U84939/Y (XNOR2X1)                                      0.34      16.35 f
  U56558/Y (OAI22XL)                                      0.23      16.57 r
  U85011/S (ADDFHX1)                                      0.49      17.06 r
  U85019/CO (ADDFHX1)                                     0.46      17.53 r
  U85060/S (ADDFHX1)                                      0.41      17.94 r
  U66984/S (ADDFHX4)                                      0.38      18.32 r
  U65962/S (ADDFHX4)                                      0.39      18.71 r
  U52227/Y (NOR2X4)                                       0.07      18.78 f
  U49994/Y (NOR2X2)                                       0.15      18.93 r
  U49993/Y (NOR2X4)                                       0.08      19.01 f
  U40789/Y (NAND2X2)                                      0.08      19.08 r
  U28119/Y (XOR2X1)                                       0.26      19.35 r
  U40718/Y (NAND2X1)                                      0.08      19.43 f
  U85108/Y (INVX2)                                        0.08      19.51 r
  U85286/Y (NAND3X2)                                      0.10      19.61 f
  U67503/Y (NAND2X2)                                      0.11      19.73 r
  U85398/Y (INVX2)                                        0.06      19.78 f
  U40567/Y (NAND2X2)                                      0.08      19.86 r
  U18577/Y (NOR2X1)                                       0.10      19.97 f
  U54789/Y (INVX4)                                        0.21      20.18 r
  U57907/Y (OAI21XL)                                      0.11      20.28 f
  U25408/Y (AOI21XL)                                      0.15      20.43 r
  U40452/Y (NAND2XL)                                      0.08      20.51 f
  feature_map1_reg_0__21_/D (DFFX1)                       0.00      20.51 f
  data arrival time                                                 20.51

  clock clk (rise edge)                                  20.90      20.90
  clock network delay (ideal)                             0.00      20.90
  clock uncertainty                                      -0.10      20.80
  feature_map1_reg_0__21_/CK (DFFX1)                      0.00      20.80 r
  library setup time                                     -0.29      20.51
  data required time                                                20.51
  --------------------------------------------------------------------------
  data required time                                                20.51
  data arrival time                                                -20.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
exit

Memory usage for this session 1553 Mbytes.
Memory usage for this session including child processes 3102 Mbytes.
CPU usage for this session 5474 seconds ( 1.52 hours ).
Elapsed time for this session 1592 seconds ( 0.44 hours ).

Thank you...

