// Seed: 2347527975
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output tri module_0,
    input tri1 id_5
    , id_11, id_12,
    input tri1 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wor id_9
);
  assign id_9 = id_5;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri   id_3,
    output wor   id_4
);
  logic id_6;
  assign id_6[1] = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_2,
      id_3
  );
  wire id_7, id_8;
endmodule
