============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:13:49 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                       launch                                  0 R 
(MultBlock.sdc_line_11_27_1)      ext delay                    +100     100 R 
X[4]                              in port         5 77.8    0    +0     100 R 
csa_tree_add_38_24_groupi/in_3[7] 
  g2018__1377/B                                                  +0     100   
  g2018__1377/SUM                 ADDF_E          1 21.1  115  +272     372 R 
  g1279__9867/A                                                  +0     372   
  g1279__9867/COUT                ADDF_E          1 19.8  109  +222     595 R 
  g1278__7765/CIN                                                +0     595   
  g1278__7765/COUT                ADDF_E          1 19.8  109  +152     747 R 
  g1277__7547/CIN                                                +0     747   
  g1277__7547/COUT                ADDF_E          1 19.8  109  +152     899 R 
  g1276__2833/CIN                                                +0     899   
  g1276__2833/COUT                ADDF_E          1 19.8  109  +152    1051 R 
  g1275__2006/CIN                                                +0    1051   
  g1275__2006/COUT                ADDF_E          1 19.8  109  +152    1203 R 
  g1274__1297/CIN                                                +0    1203   
  g1274__1297/COUT                ADDF_E          1 19.8  109  +152    1356 R 
  g1273__1237/CIN                                                +0    1356   
  g1273__1237/COUT                ADDF_E          1 19.8  109  +152    1508 R 
  g1272__2007/CIN                                                +0    1508   
  g1272__2007/COUT                ADDF_E          1 19.8  109  +152    1660 R 
  g1271__3779/CIN                                                +0    1660   
  g1271__3779/COUT                ADDF_E          1 19.8  109  +152    1812 R 
  g1270__4599/CIN                                                +0    1812   
  g1270__4599/COUT                ADDF_E          1 19.8  109  +152    1964 R 
  g1269__3717/CIN                                                +0    1964   
  g1269__3717/COUT                ADDF_E          1 19.8  109  +152    2117 R 
  g1268__1377/CIN                                                +0    2117   
  g1268__1377/COUT                ADDF_E          1 19.8  109  +152    2269 R 
  g1267__8867/CIN                                                +0    2269   
  g1267__8867/COUT                ADDF_E          1 19.8  109  +152    2421 R 
  g1266__7654/CIN                                                +0    2421   
  g1266__7654/COUT                ADDF_E          1 19.8  109  +152    2573 R 
  g1265__7557/CIN                                                +0    2573   
  g1265__7557/COUT                ADDF_E          1 19.8  109  +152    2725 R 
  g1264__7837/CIN                                                +0    2725   
  g1264__7837/COUT                ADDF_E          1 19.8  109  +152    2878 R 
  g1263__6179/CIN                                                +0    2878   
  g1263__6179/COUT                ADDF_E          1 19.8  109  +152    3030 R 
  g1262__1279/CIN                                                +0    3030   
  g1262__1279/COUT                ADDF_E          1 19.8  109  +152    3182 R 
  g1261__3457/CIN                                                +0    3182   
  g1261__3457/COUT                ADDF_E          1 19.8  109  +152    3334 R 
  g1260__9771/CIN                                                +0    3334   
  g1260__9771/COUT                ADDF_E          1 19.8  109  +152    3486 R 
  g1259__2005/CIN                                                +0    3486   
  g1259__2005/COUT                ADDF_E          1 19.8  109  +152    3639 R 
  g1258__1122/CIN                                                +0    3639   
  g1258__1122/COUT                ADDF_E          1 19.8  109  +152    3791 R 
  g1257__2001/CIN                                                +0    3791   
  g1257__2001/COUT                ADDF_E          1 19.8  109  +152    3943 R 
  g1256__5927/CIN                                                +0    3943   
  g1256__5927/COUT                ADDF_E          1 19.8  109  +152    4095 R 
  g1255__6789/CIN                                                +0    4095   
  g1255__6789/COUT                ADDF_E          1 18.5  104  +150    4245 R 
  g1254__1591/B                                                  +0    4245   
  g1254__1591/Z                   XOR2_C          1  8.8  143   +88    4332 R 
csa_tree_add_38_24_groupi/out_0[29] 
Y[31]                        <<<  out port                       +0    4332 R 
(MultBlock.sdc_line_12)           ext delay                    +200    4532 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                             20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15468ps 
Start-point  : X[4]
End-point    : Y[31]
