{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738085903502 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738085903503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:38:23 2025 " "Processing started: Tue Jan 28 20:38:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738085903503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085903503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085903503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1738085903901 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1738085903901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssooo_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file ssooo_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_Sim " "Found entity 1: SSOOO_Sim" {  } { { "SSOOO_Sim.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_Sim.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssooo_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ssooo_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSOOO_CPU " "Found entity 1: SSOOO_CPU" {  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP " "Found entity 1: DataMemory_IP" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_ip2port.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_ip2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_IP2PORT " "Found entity 1: DataMemory_IP2PORT" {  } { { "DataMemory_IP2PORT.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP2PORT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FU_Branch_Decision SSOOO_CPU.v(259) " "Verilog HDL Implicit Net warning at SSOOO_CPU.v(259): created implicit net for \"FU_Branch_Decision\"" {  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSOOO_CPU " "Elaborating entity \"SSOOO_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1738085911651 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_EPC SSOOO_CPU.v(103) " "Verilog HDL or VHDL warning at SSOOO_CPU.v(103): object \"EXCEPTION_EPC\" assigned a value but never read" {  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738085911657 "|SSOOO_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EXCEPTION_CAUSE SSOOO_CPU.v(103) " "Verilog HDL or VHDL warning at SSOOO_CPU.v(103): object \"EXCEPTION_CAUSE\" assigned a value but never read" {  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1738085911657 "|SSOOO_CPU"}
{ "Warning" "WSGN_SEARCH_FILE" "pc_register.v 1 1 " "Using design file pc_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "pc_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911675 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pcreg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pcreg\"" {  } { { "SSOOO_CPU.v" "pcreg" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc instq.v(5) " "Verilog HDL Declaration information at instq.v(5): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1738085911696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction queue/instq.v 1 1 " "Using design file instruction queue/instq.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstQ " "Found entity 1: InstQ" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstQ InstQ:instq " "Elaborating entity \"InstQ\" for hierarchy \"InstQ:instq\"" {  } { { "SSOOO_CPU.v" "instq" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911698 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 instq.v(16) " "Net \"InstMem.data_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738085911700 "|SSOOO_CPU|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 instq.v(16) " "Net \"InstMem.waddr_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738085911700 "|SSOOO_CPU|InstQ:instq"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 instq.v(16) " "Net \"InstMem.we_a\" at instq.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1738085911700 "|SSOOO_CPU|InstQ:instq"}
{ "Warning" "WSGN_SEARCH_FILE" "register file/regfile.v 1 1 " "Using design file register file/regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "regfile.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regfile\"" {  } { { "SSOOO_CPU.v" "regfile" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911732 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(49) " "Verilog HDL Always Construct warning at regfile.v(49): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/register file/regfile.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738085911747 "|SSOOO_CPU|RegFile:regfile"}
{ "Warning" "WSGN_SEARCH_FILE" "branchpredictor.v 1 1 " "Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPredictor " "Found entity 1: BranchPredictor" {  } { { "branchpredictor.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/branchpredictor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPredictor BranchPredictor:BPU " "Elaborating entity \"BranchPredictor\" for hierarchy \"BranchPredictor:BPU\"" {  } { { "SSOOO_CPU.v" "BPU" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reorder buffer/rob.v 1 1 " "Using design file reorder buffer/rob.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"ROB:rob\"" {  } { { "SSOOO_CPU.v" "rob" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(133) " "Verilog HDL assignment warning at rob.v(133): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911818 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(181) " "Verilog HDL assignment warning at rob.v(181): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911818 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rob.v(188) " "Verilog HDL assignment warning at rob.v(188): truncated value with size 32 to match size of target (5)" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911818 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i rob.v(131) " "Verilog HDL Always Construct warning at rob.v(131): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738085911818 "|SSOOO_CPU|ROB:rob"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu_oper.v 1 1 " "Using design file functional unit/alu_oper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER ALU_OPER:alu_op " "Elaborating entity \"ALU_OPER\" for hierarchy \"ALU_OPER:alu_op\"" {  } { { "SSOOO_CPU.v" "alu_op" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911837 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_oper.v(28) " "Verilog HDL Case Statement warning at alu_oper.v(28): incomplete case statement has no default case item" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738085911838 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP alu_oper.v(28) " "Verilog HDL Always Construct warning at alu_oper.v(28): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738085911838 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[0\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911838 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[1\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911838 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[2\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911838 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] alu_oper.v(28) " "Inferred latch for \"ALU_OP\[3\]\" at alu_oper.v(28)" {  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911838 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU_OPER:alu_op"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUFFER_SIZE_bits rob.v 65 rs.v(39) " "Verilog HDL macro warning at rs.v(39): overriding existing definition for macro \"BUFFER_SIZE_bits\", which was defined in \"rob.v\", line 65" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1738085911856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rs.v(89) " "Verilog HDL information at rs.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1738085911857 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reservation station/rs.v 1 1 " "Using design file reservation station/rs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RS " "Found entity 1: RS" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911857 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS RS:rs " "Elaborating entity \"RS\" for hierarchy \"RS:rs\"" {  } { { "SSOOO_CPU.v" "rs" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(91) " "Verilog HDL assignment warning at rs.v(91): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911874 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(99) " "Verilog HDL assignment warning at rs.v(99): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911874 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(104) " "Verilog HDL assignment warning at rs.v(104): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911874 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(123) " "Verilog HDL assignment warning at rs.v(123): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911874 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rs.v(165) " "Verilog HDL assignment warning at rs.v(165): truncated value with size 32 to match size of target (5)" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911874 "|SSOOO_CPU|RS:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "functional unit/alu.v 1 1 " "Using design file functional unit/alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "SSOOO_CPU.v" "alu" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911894 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(40) " "Verilog HDL Case Statement warning at alu.v(40): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg_res alu.v(40) " "Verilog HDL Always Construct warning at alu.v(40): inferring latch(es) for variable \"Reg_res\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[0\] alu.v(40) " "Inferred latch for \"Reg_res\[0\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[1\] alu.v(40) " "Inferred latch for \"Reg_res\[1\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[2\] alu.v(40) " "Inferred latch for \"Reg_res\[2\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[3\] alu.v(40) " "Inferred latch for \"Reg_res\[3\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[4\] alu.v(40) " "Inferred latch for \"Reg_res\[4\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[5\] alu.v(40) " "Inferred latch for \"Reg_res\[5\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[6\] alu.v(40) " "Inferred latch for \"Reg_res\[6\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[7\] alu.v(40) " "Inferred latch for \"Reg_res\[7\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[8\] alu.v(40) " "Inferred latch for \"Reg_res\[8\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[9\] alu.v(40) " "Inferred latch for \"Reg_res\[9\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[10\] alu.v(40) " "Inferred latch for \"Reg_res\[10\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[11\] alu.v(40) " "Inferred latch for \"Reg_res\[11\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[12\] alu.v(40) " "Inferred latch for \"Reg_res\[12\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[13\] alu.v(40) " "Inferred latch for \"Reg_res\[13\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[14\] alu.v(40) " "Inferred latch for \"Reg_res\[14\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[15\] alu.v(40) " "Inferred latch for \"Reg_res\[15\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911896 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[16\] alu.v(40) " "Inferred latch for \"Reg_res\[16\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[17\] alu.v(40) " "Inferred latch for \"Reg_res\[17\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[18\] alu.v(40) " "Inferred latch for \"Reg_res\[18\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[19\] alu.v(40) " "Inferred latch for \"Reg_res\[19\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[20\] alu.v(40) " "Inferred latch for \"Reg_res\[20\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[21\] alu.v(40) " "Inferred latch for \"Reg_res\[21\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[22\] alu.v(40) " "Inferred latch for \"Reg_res\[22\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[23\] alu.v(40) " "Inferred latch for \"Reg_res\[23\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[24\] alu.v(40) " "Inferred latch for \"Reg_res\[24\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[25\] alu.v(40) " "Inferred latch for \"Reg_res\[25\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[26\] alu.v(40) " "Inferred latch for \"Reg_res\[26\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[27\] alu.v(40) " "Inferred latch for \"Reg_res\[27\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[28\] alu.v(40) " "Inferred latch for \"Reg_res\[28\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[29\] alu.v(40) " "Inferred latch for \"Reg_res\[29\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[30\] alu.v(40) " "Inferred latch for \"Reg_res\[30\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg_res\[31\] alu.v(40) " "Inferred latch for \"Reg_res\[31\]\" at alu.v(40)" {  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085911897 "|SSOOO_Sim|SSOOO_CPU:cpu|ALU:alu"}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/addressunit.v 1 1 " "Using design file addressunit&ld_st buffer/addressunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressUnit " "Found entity 1: AddressUnit" {  } { { "addressunit.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/addressunit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressUnit AddressUnit:AU " "Elaborating entity \"AddressUnit\" for hierarchy \"AddressUnit:AU\"" {  } { { "SSOOO_CPU.v" "AU" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911918 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressunit&ld_st buffer/lsbuffer.v 1 1 " "Using design file addressunit&ld_st buffer/lsbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LSBuffer " "Found entity 1: LSBuffer" {  } { { "lsbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085911937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085911937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSBuffer LSBuffer:lsbuffer " "Elaborating entity \"LSBuffer\" for hierarchy \"LSBuffer:lsbuffer\"" {  } { { "SSOOO_CPU.v" "lsbuffer" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085911939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsbuffer.v(114) " "Verilog HDL assignment warning at lsbuffer.v(114): truncated value with size 32 to match size of target (5)" {  } { { "lsbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911942 "|SSOOO_CPU|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lsbuffer.v(154) " "Verilog HDL assignment warning at lsbuffer.v(154): truncated value with size 32 to match size of target (5)" {  } { { "lsbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1738085911948 "|SSOOO_CPU|LSBuffer:lsbuffer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Reg_Write_Data_test lsbuffer.v(50) " "Output port \"Reg_Write_Data_test\" at lsbuffer.v(50) has no driver" {  } { { "lsbuffer.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/addressunit&ld_st buffer/lsbuffer.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1738085911971 "|SSOOO_CPU|LSBuffer:lsbuffer"}
{ "Warning" "WSGN_SEARCH_FILE" "memory unit/dm.v 1 1 " "Using design file memory unit/dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "dm.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085912407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085912407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM DM:datamemory " "Elaborating entity \"DM\" for hierarchy \"DM:datamemory\"" {  } { { "SSOOO_CPU.v" "datamemory" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085912408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory_IP DM:datamemory\|DataMemory_IP:DataMemory " "Elaborating entity \"DataMemory_IP\" for hierarchy \"DM:datamemory\|DataMemory_IP:DataMemory\"" {  } { { "dm.v" "DataMemory" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/memory unit/dm.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085912414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "altsyncram_component" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085912459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\"" {  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085912461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DataMemory_IP1PORT_MIF.MIF " "Parameter \"init_file\" = \"DataMemory_IP1PORT_MIF.MIF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1738085912461 ""}  } { { "DataMemory_IP.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/DataMemory_IP.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1738085912461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9j1 " "Found entity 1: altsyncram_n9j1" {  } { { "db/altsyncram_n9j1.tdf" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/db/altsyncram_n9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085912519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085912519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n9j1 DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_n9j1:auto_generated " "Elaborating entity \"altsyncram_n9j1\" for hierarchy \"DM:datamemory\|DataMemory_IP:DataMemory\|altsyncram:altsyncram_component\|altsyncram_n9j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085912520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "common data bus/cdb.v 1 1 " "Using design file common data bus/cdb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "cdb.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/common data bus/cdb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1738085912541 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1738085912541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"CDB:cdb\"" {  } { { "SSOOO_CPU.v" "cdb" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085912542 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "InstQ:instq\|InstMem " "RAM logic \"InstQ:instq\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "instq.v" "InstMem" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1738085915887 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROB:rob\|Reg_Rd " "RAM logic \"ROB:rob\|Reg_Rd\" is uninferred due to inappropriate RAM size" {  } { { "rob.v" "Reg_Rd" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 74 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1738085915887 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1738085915887 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1738085919893 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[30\] " "Latch ALU:alu\|Reg_res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[29\] " "Latch ALU:alu\|Reg_res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[28\] " "Latch ALU:alu\|Reg_res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[27\] " "Latch ALU:alu\|Reg_res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[26\] " "Latch ALU:alu\|Reg_res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[25\] " "Latch ALU:alu\|Reg_res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[24\] " "Latch ALU:alu\|Reg_res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[23\] " "Latch ALU:alu\|Reg_res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[22\] " "Latch ALU:alu\|Reg_res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[21\] " "Latch ALU:alu\|Reg_res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919975 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[20\] " "Latch ALU:alu\|Reg_res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[19\] " "Latch ALU:alu\|Reg_res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[18\] " "Latch ALU:alu\|Reg_res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[17\] " "Latch ALU:alu\|Reg_res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[16\] " "Latch ALU:alu\|Reg_res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[15\] " "Latch ALU:alu\|Reg_res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[14\] " "Latch ALU:alu\|Reg_res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[13\] " "Latch ALU:alu\|Reg_res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[12\] " "Latch ALU:alu\|Reg_res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[11\] " "Latch ALU:alu\|Reg_res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[10\] " "Latch ALU:alu\|Reg_res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[9\] " "Latch ALU:alu\|Reg_res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[8\] " "Latch ALU:alu\|Reg_res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[7\] " "Latch ALU:alu\|Reg_res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[6\] " "Latch ALU:alu\|Reg_res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919976 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919976 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[5\] " "Latch ALU:alu\|Reg_res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919977 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[4\] " "Latch ALU:alu\|Reg_res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919977 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[3\] " "Latch ALU:alu\|Reg_res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919977 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[2\] " "Latch ALU:alu\|Reg_res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[1\] " "Latch ALU:alu\|Reg_res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[0\] " "Latch ALU:alu\|Reg_res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[2\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[2\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|Reg_res\[31\] " "Latch ALU:alu\|Reg_res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RS:rs\|RS_FU_ALUOP\[3\] " "Ports D and ENA on the latch are fed by the same signal RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[3\] " "Latch ALU_OPER:alu_op\|ALU_OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[0\] " "Latch ALU_OPER:alu_op\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[2\] " "Latch ALU_OPER:alu_op\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_OPER:alu_op\|ALU_OP\[1\] " "Latch ALU_OPER:alu_op\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstQ:instq\|opcode\[11\] " "Ports D and ENA on the latch are fed by the same signal InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1738085919978 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1738085919978 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rob.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reorder buffer/rob.v" 142 -1 0 } } { "pc_register.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/pc_register.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1738085920007 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1738085920007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1738085922955 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085928825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1738085929386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1738085929386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10121 " "Implemented 10121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1738085929981 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1738085929981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10055 " "Implemented 10055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1738085929981 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1738085929981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1738085929981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738085930023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:38:50 2025 " "Processing ended: Tue Jan 28 20:38:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738085930023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738085930023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738085930023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1738085930023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1738085931415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738085931415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:38:51 2025 " "Processing started: Tue Jan 28 20:38:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738085931415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1738085931415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1738085931416 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1738085931546 ""}
{ "Info" "0" "" "Project  = SSOOO_CPU" {  } {  } 0 0 "Project  = SSOOO_CPU" 0 0 "Fitter" 0 0 1738085931546 ""}
{ "Info" "0" "" "Revision = SSOOO_CPU" {  } {  } 0 0 "Revision = SSOOO_CPU" 0 0 "Fitter" 0 0 1738085931546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1738085931702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1738085931702 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SSOOO_CPU 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SSOOO_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1738085931751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738085931784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1738085931785 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1738085932007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1738085932016 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1738085932199 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1738085932199 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/devices_support/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1738085932221 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1738085932221 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738085932221 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738085932221 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738085932221 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1738085932221 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1738085932224 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1738085932738 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1738085933088 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1738085934199 ""}
{ "Info" "ISTA_SDC_FOUND" "SSOOO_CPU.SDC " "Reading SDC File: 'SSOOO_CPU.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1738085934210 ""}
{ "Warning" "WSTA_INCORRECT_NUMBER_OF_DECIMAL_PLACES" "ns 3 " "Maximum precision of decimal places for ns is 3" {  } {  } 0 332134 "Maximum precision of decimal places for %1!s! is %2!d!" 0 0 "Fitter" 0 -1 1738085934211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS:rs\|RS_FU_ALUOP\[1\] " "Node: RS:rs\|RS_FU_ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:alu\|Reg_res\[31\] RS:rs\|RS_FU_ALUOP\[1\] " "Latch ALU:alu\|Reg_res\[31\] is being clocked by RS:rs\|RS_FU_ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738085934294 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738085934294 "|SSOOO_CPU|RS:rs|RS_FU_ALUOP[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "InstQ:instq\|opcode\[0\] " "Node: InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_OPER:alu_op\|ALU_OP\[3\] InstQ:instq\|opcode\[0\] " "Latch ALU_OPER:alu_op\|ALU_OP\[3\] is being clocked by InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738085934294 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1738085934294 "|SSOOO_CPU|InstQ:instq|opcode[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Rise) setup and hold " "From input_clk (Rise) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738085934353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Rise) setup and hold " "From input_clk (Fall) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738085934353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Fall) setup and hold " "From input_clk (Rise) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738085934353 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Fall) setup and hold " "From input_clk (Fall) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738085934353 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1738085934353 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1738085934354 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738085934354 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738085934354 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    input_clk " "   1.000    input_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1738085934354 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1738085934354 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hlt_logic  " "Automatically promoted node hlt_logic " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ALUOP\[1\] " "Destination node RS:rs\|RS_FU_ALUOP\[1\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ALUOP\[2\] " "Destination node RS:rs\|RS_FU_ALUOP\[2\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ALUOP\[3\] " "Destination node RS:rs\|RS_FU_ALUOP\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[8\] " "Destination node InstQ:instq\|opcode\[8\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[6\] " "Destination node InstQ:instq\|opcode\[6\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[9\] " "Destination node InstQ:instq\|opcode\[9\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[10\] " "Destination node InstQ:instq\|opcode\[10\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[11\] " "Destination node InstQ:instq\|opcode\[11\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[5\] " "Destination node InstQ:instq\|opcode\[5\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "InstQ:instq\|opcode\[2\] " "Destination node InstQ:instq\|opcode\[2\]" {  } { { "instq.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/instruction queue/instq.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1738085935157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738085935157 ""}  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 110 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 4921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738085935157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:alu\|Mux1~0  " "Automatically promoted node ALU:alu\|Mux1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738085935158 ""}  } { { "alu.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 14019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738085935158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_OPER:alu_op\|WideNor0~4  " "Automatically promoted node ALU_OPER:alu_op\|WideNor0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738085935158 ""}  } { { "alu_oper.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/functional unit/alu_oper.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 14825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738085935158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ROBEN\[4\] " "Destination node RS:rs\|RS_FU_ROBEN\[4\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ROBEN\[3\] " "Destination node RS:rs\|RS_FU_ROBEN\[3\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ROBEN\[2\] " "Destination node RS:rs\|RS_FU_ROBEN\[2\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ROBEN\[1\] " "Destination node RS:rs\|RS_FU_ROBEN\[1\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_ROBEN\[0\] " "Destination node RS:rs\|RS_FU_ROBEN\[0\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_opcode\[11\] " "Destination node RS:rs\|RS_FU_opcode\[11\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_opcode\[10\] " "Destination node RS:rs\|RS_FU_opcode\[10\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_opcode\[9\] " "Destination node RS:rs\|RS_FU_opcode\[9\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_opcode\[8\] " "Destination node RS:rs\|RS_FU_opcode\[8\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS:rs\|RS_FU_opcode\[6\] " "Destination node RS:rs\|RS_FU_opcode\[6\]" {  } { { "rs.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/reservation station/rs.v" 158 -1 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 2382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1738085935158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1738085935158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1738085935158 ""}  } { { "SSOOO_CPU.v" "" { Text "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 0 { 0 ""} 0 15562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1738085935158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1738085936622 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738085936636 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1738085936638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738085936654 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1738085936699 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1738085936753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1738085936753 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1738085936771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1738085937278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1738085937289 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1738085937289 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 1 32 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 1 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1738085937296 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1738085937296 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1738085937296 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1738085937297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1738085937297 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1738085937297 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/devices_support/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1738085938052 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1738085938052 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738085938055 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1738085938080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1738085940124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738085942478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1738085942587 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1738085977714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:35 " "Fitter placement operations ending: elapsed time is 00:00:35" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738085977714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1738085979744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1738085988549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1738085988549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1738086009171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1738086009171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738086009177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.18 " "Total time spent on timing analysis during the Fitter is 10.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1738086009565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738086009640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738086012765 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1738086012771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1738086016704 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1738086018505 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1738086019469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.fit.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/SSOOO/SSOOO_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1738086019928 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 88 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5914 " "Peak virtual memory: 5914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738086021704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:40:21 2025 " "Processing ended: Tue Jan 28 20:40:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738086021704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738086021704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738086021704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1738086021704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1738086022922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738086022923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:40:22 2025 " "Processing started: Tue Jan 28 20:40:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738086022923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1738086022923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1738086022923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1738086023377 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1738086025323 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1738086025489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738086026615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:40:26 2025 " "Processing ended: Tue Jan 28 20:40:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738086026615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738086026615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738086026615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1738086026615 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1738086027345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1738086028339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738086028340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:40:27 2025 " "Processing started: Tue Jan 28 20:40:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738086028340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1738086028340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SSOOO_CPU -c SSOOO_CPU " "Command: quartus_sta SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1738086028340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1738086028492 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1738086028779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1738086028779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086028819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086028819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1738086029454 ""}
{ "Info" "ISTA_SDC_FOUND" "SSOOO_CPU.SDC " "Reading SDC File: 'SSOOO_CPU.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1738086029654 ""}
{ "Warning" "WSTA_INCORRECT_NUMBER_OF_DECIMAL_PLACES" "ns 3 " "Maximum precision of decimal places for ns is 3" {  } {  } 0 332134 "Maximum precision of decimal places for %1!s! is %2!d!" 0 0 "Timing Analyzer" 0 -1 1738086029655 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS:rs\|RS_FU_ALUOP\[1\] " "Node: RS:rs\|RS_FU_ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:alu\|Reg_res\[9\] RS:rs\|RS_FU_ALUOP\[1\] " "Latch ALU:alu\|Reg_res\[9\] is being clocked by RS:rs\|RS_FU_ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738086029721 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738086029721 "|SSOOO_CPU|RS:rs|RS_FU_ALUOP[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "InstQ:instq\|opcode\[0\] " "Node: InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_OPER:alu_op\|ALU_OP\[1\] InstQ:instq\|opcode\[0\] " "Latch ALU_OPER:alu_op\|ALU_OP\[1\] is being clocked by InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738086029721 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738086029721 "|SSOOO_CPU|InstQ:instq|opcode[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Rise) setup and hold " "From input_clk (Rise) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086029766 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Rise) setup and hold " "From input_clk (Fall) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086029766 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Fall) setup and hold " "From input_clk (Rise) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086029766 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Fall) setup and hold " "From input_clk (Fall) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086029766 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738086029766 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1738086029767 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1738086029777 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1738086029888 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738086029942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.528 " "Worst-case setup slack is -9.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086029945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086029945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.528          -29986.325 input_clk  " "   -9.528          -29986.325 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086029945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086029945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086029999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086029999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 input_clk  " "    0.323               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086029999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086029999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738086030004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738086030009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086030017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086030017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5912.037 input_clk  " "   -3.000           -5912.037 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086030017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086030017 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738086030138 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738086030138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738086030145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1738086030202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1738086034610 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS:rs\|RS_FU_ALUOP\[1\] " "Node: RS:rs\|RS_FU_ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:alu\|Reg_res\[9\] RS:rs\|RS_FU_ALUOP\[1\] " "Latch ALU:alu\|Reg_res\[9\] is being clocked by RS:rs\|RS_FU_ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738086035364 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738086035364 "|SSOOO_CPU|RS:rs|RS_FU_ALUOP[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "InstQ:instq\|opcode\[0\] " "Node: InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_OPER:alu_op\|ALU_OP\[1\] InstQ:instq\|opcode\[0\] " "Latch ALU_OPER:alu_op\|ALU_OP\[1\] is being clocked by InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738086035365 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738086035365 "|SSOOO_CPU|InstQ:instq|opcode[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Rise) setup and hold " "From input_clk (Rise) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086035386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Rise) setup and hold " "From input_clk (Fall) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086035386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Fall) setup and hold " "From input_clk (Rise) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086035386 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Fall) setup and hold " "From input_clk (Fall) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086035386 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738086035386 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738086035595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.703 " "Worst-case setup slack is -8.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.703          -27507.200 input_clk  " "   -8.703          -27507.200 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086035599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 input_clk  " "    0.290               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086035670 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738086035675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738086035680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5910.969 input_clk  " "   -3.000           -5910.969 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086035695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086035695 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738086035858 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738086035858 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1738086035866 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS:rs\|RS_FU_ALUOP\[1\] " "Node: RS:rs\|RS_FU_ALUOP\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:alu\|Reg_res\[9\] RS:rs\|RS_FU_ALUOP\[1\] " "Latch ALU:alu\|Reg_res\[9\] is being clocked by RS:rs\|RS_FU_ALUOP\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738086036256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738086036256 "|SSOOO_CPU|RS:rs|RS_FU_ALUOP[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "InstQ:instq\|opcode\[0\] " "Node: InstQ:instq\|opcode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_OPER:alu_op\|ALU_OP\[1\] InstQ:instq\|opcode\[0\] " "Latch ALU_OPER:alu_op\|ALU_OP\[1\] is being clocked by InstQ:instq\|opcode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1738086036256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1738086036256 "|SSOOO_CPU|InstQ:instq|opcode[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Rise) setup and hold " "From input_clk (Rise) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086036269 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Rise) setup and hold " "From input_clk (Fall) to input_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086036269 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Rise) input_clk (Fall) setup and hold " "From input_clk (Rise) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086036269 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "input_clk (Fall) input_clk (Fall) setup and hold " "From input_clk (Fall) to input_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1738086036269 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1738086036269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1738086036318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.307 " "Worst-case setup slack is -4.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.307          -11204.579 input_clk  " "   -4.307          -11204.579 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086036320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.067 " "Worst-case hold slack is 0.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 input_clk  " "    0.067               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086036392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738086036397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1738086036401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -5446.575 input_clk  " "   -3.000           -5446.575 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1738086036410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1738086036410 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 37 synchronizer chains. " "Report Metastability: Found 37 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1738086036556 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1738086036556 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738086037793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1738086037814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5005 " "Peak virtual memory: 5005 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738086037962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:40:37 2025 " "Processing ended: Tue Jan 28 20:40:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738086037962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738086037962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738086037962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1738086037962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1738086039224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738086039225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:40:39 2025 " "Processing started: Tue Jan 28 20:40:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738086039225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738086039225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SSOOO_CPU -c SSOOO_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1738086039225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1738086039812 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SSOOO_CPU.vo D:/GitHub Repos/JoSDC-SILICORE/SSOOO/simulation/questa/ simulation " "Generated file SSOOO_CPU.vo in folder \"D:/GitHub Repos/JoSDC-SILICORE/SSOOO/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1738086041292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738086041388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:40:41 2025 " "Processing ended: Tue Jan 28 20:40:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738086041388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738086041388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738086041388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738086041388 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus Prime Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1738086042080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738086154160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738086154161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:42:34 2025 " "Processing started: Tue Jan 28 20:42:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738086154161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738086154161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SSOOO_CPU -c SSOOO_CPU --netlist_type=atom_fit " "Command: quartus_npp SSOOO_CPU -c SSOOO_CPU --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738086154161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1738086154450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738086155140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:42:35 2025 " "Processing ended: Tue Jan 28 20:42:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738086155140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738086155140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738086155140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738086155140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1738086244836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1738086244836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 28 20:44:04 2025 " "Processing started: Tue Jan 28 20:44:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1738086244836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738086244836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp SSOOO_CPU -c SSOOO_CPU --netlist_type=sgate " "Command: quartus_npp SSOOO_CPU -c SSOOO_CPU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738086244836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1738086245049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1738086246023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 28 20:44:06 2025 " "Processing ended: Tue Jan 28 20:44:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1738086246023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1738086246023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1738086246023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1738086246023 ""}
