<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_3_63</h1></br><li>7.10.1.1.82 SYR_SM_MCU_3_63</br></li><li>7.10.1.1.82.1 Description</br></li><li>7.10.1.1.82.1.0-1 Brief description:L1 Cache Control and Status Register 0 (L1CSR0)
Enable the DCECE bit of the above register to enable the Data Cache Error Checking function.
At this time, it is possible to generate an exception, "correction / auto-invalidation", or both as a device, but it is recommended to perform "correction / auto-invalidation".</br></li><li>7.10.1.1.82.1.0-2 Preconditions:</br></li><li>7.10.1.1.82.1.0-3 Trigger:</br></li><li>7.10.1.1.82.1.0-4 Input data:</br></li><li>7.10.1.1.82.1.0-5 Description of behaviour:</br></li><li>7.10.1.1.82.1.0-6 Timing Requirements:</br></li><li>7.10.1.1.82.1.0-7 Output data:</br></li><li>7.10.1.1.82.1.0-8 Postconditions:</br></li><li>7.10.1.1.82.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.82.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.82.2 Differences to CRS</br></li><li>7.10.1.1.82.2.0-1 xxx</br></li><li>7.10.1.1.82.3 Questions and Answers</br></li><li>7.10.1.1.82.3.0-1 xxx</br></li>