Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_flash_memory_buffer.ip --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_flash_memory_buffer --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_flash_memory_buffer.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Minimum_BIST/qsys/ip/system_manager/system_manager_flash_memory_buffer --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: system_manager_flash_memory_buffer: "Transforming system: system_manager_flash_memory_buffer"
Info: system_manager_flash_memory_buffer: "Naming system components in system: system_manager_flash_memory_buffer"
Info: system_manager_flash_memory_buffer: "Processing generation queue"
Info: system_manager_flash_memory_buffer: "Generating: system_manager_flash_memory_buffer"
Info: system_manager_flash_memory_buffer: "Generating: system_manager_flash_memory_buffer_altera_avalon_onchip_memory2_1920_6adre4i"
Info: flash_memory_buffer: Starting RTL generation for module 'system_manager_flash_memory_buffer_altera_avalon_onchip_memory2_1920_6adre4i'
Info: flash_memory_buffer:   Generation command is [exec /home/stratix10/intelFPGA_pro/20.3/quartus/linux64/perl/bin/perl -I /home/stratix10/intelFPGA_pro/20.3/quartus/linux64/perl/lib -I /home/stratix10/intelFPGA_pro/20.3/quartus/sopc_builder/bin/europa -I /home/stratix10/intelFPGA_pro/20.3/quartus/sopc_builder/bin/perl_lib -I /home/stratix10/intelFPGA_pro/20.3/quartus/sopc_builder/bin -I /home/stratix10/intelFPGA_pro/20.3/quartus/../ip/altera/sopc_builder_ip/common -I /home/stratix10/intelFPGA_pro/20.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/stratix10/intelFPGA_pro/20.3/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_manager_flash_memory_buffer_altera_avalon_onchip_memory2_1920_6adre4i --dir=/tmp/alt0136_5845426594120274032.dir/0001_flash_memory_buffer_gen/ --quartus_dir=/home/stratix10/intelFPGA_pro/20.3/quartus --verilog --config=/tmp/alt0136_5845426594120274032.dir/0001_flash_memory_buffer_gen//system_manager_flash_memory_buffer_altera_avalon_onchip_memory2_1920_6adre4i_component_configuration.pl  --do_build_sim=0  ]
Info: flash_memory_buffer: Done RTL generation for module 'system_manager_flash_memory_buffer_altera_avalon_onchip_memory2_1920_6adre4i'
Info: system_manager_flash_memory_buffer: Done "system_manager_flash_memory_buffer" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in system_manager_flash_memory_buffer. No files generated.
Info: Finished: Generate IP Core Documentation
