-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lpcore_top_state_buffer_top_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_buffer_rollback_info_stream_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    state_buffer_rollback_info_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    state_buffer_rollback_info_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    state_buffer_rollback_info_stream_empty_n : IN STD_LOGIC;
    state_buffer_rollback_info_stream_read : OUT STD_LOGIC;
    state_buffer_input_stream_dout : IN STD_LOGIC_VECTOR (79 downto 0);
    state_buffer_input_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    state_buffer_input_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    state_buffer_input_stream_empty_n : IN STD_LOGIC;
    state_buffer_input_stream_read : OUT STD_LOGIC;
    issued_event_stream_dout : IN STD_LOGIC_VECTOR (128 downto 0);
    issued_event_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    issued_event_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    issued_event_stream_empty_n : IN STD_LOGIC;
    issued_event_stream_read : OUT STD_LOGIC;
    event_processor_input_stream_din : OUT STD_LOGIC_VECTOR (208 downto 0);
    event_processor_input_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    event_processor_input_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    event_processor_input_stream_full_n : IN STD_LOGIC;
    event_processor_input_stream_write : OUT STD_LOGIC );
end;


architecture behav of lpcore_top_state_buffer_top_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv16_80 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal state_buffer_total_size_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal state_buffer_lp_heads_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_buffer_lp_heads_V_ce0 : STD_LOGIC;
    signal state_buffer_lp_heads_V_we0 : STD_LOGIC;
    signal state_buffer_lp_heads_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_lp_heads_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_buffer_next_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal state_buffer_buffer_next_V_ce0 : STD_LOGIC;
    signal state_buffer_buffer_next_V_we0 : STD_LOGIC;
    signal state_buffer_buffer_next_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_buffer_next_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_free_head_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal state_buffer_buffer_state_lvt_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal state_buffer_buffer_state_lvt_V_ce0 : STD_LOGIC;
    signal state_buffer_buffer_state_lvt_V_we0 : STD_LOGIC;
    signal state_buffer_buffer_state_lvt_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_buffer_buffer_state_lvt_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_buffer_lp_sizes_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_buffer_lp_sizes_V_ce0 : STD_LOGIC;
    signal state_buffer_lp_sizes_V_we0 : STD_LOGIC;
    signal state_buffer_lp_sizes_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_lp_sizes_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_buffer_state_lp_id_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal state_buffer_buffer_state_lp_id_V_ce0 : STD_LOGIC;
    signal state_buffer_buffer_state_lp_id_V_we0 : STD_LOGIC;
    signal state_buffer_buffer_state_lp_id_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal state_buffer_buffer_state_rng_state_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal state_buffer_buffer_state_rng_state_V_ce0 : STD_LOGIC;
    signal state_buffer_buffer_state_rng_state_V_we0 : STD_LOGIC;
    signal state_buffer_buffer_state_rng_state_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_buffer_buffer_state_rng_state_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_buffer_rollback_info_stream_blk_n : STD_LOGIC;
    signal tmp_nbreadreq_fu_96_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_buffer_input_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal issued_event_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal event_processor_input_stream_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal and_ln51_reg_496 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_500 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_482 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_buffer_total_size_V_load_reg_486 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln46_fu_292_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln46_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln51_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_nbreadreq_fu_112_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_lp_id_V_fu_308_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_lp_id_V_reg_504 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_to_time_V_reg_509 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln587_fu_322_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_reg_514 : STD_LOGIC_VECTOR (63 downto 0);
    signal issued_event_stream_read_reg_524 : STD_LOGIC_VECTOR (128 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln1077_fu_397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_549 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_buffer_buffer_next_V_addr_reg_553 : STD_LOGIC_VECTOR (6 downto 0);
    signal state_buffer_lp_sizes_V_addr_reg_563 : STD_LOGIC_VECTOR (1 downto 0);
    signal current_V_reg_568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln1081_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_reg_576 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal state_buffer_lp_sizes_V_addr_1_reg_580 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_done : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_idle : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_ready : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_removed_V_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_removed_V_out_ap_vld : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_we0 : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_we0 : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_free_head_V_o : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_free_head_V_o_ap_vld : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_ce0 : STD_LOGIC;
    signal grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal removed_V_loc_fu_92 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln587_4_fu_337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_1_fu_342_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_2_fu_408_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_3_fu_416_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln887_1_fu_459_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln886_fu_427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_2_nbreadreq_fu_104_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_predicate_op50_write_state4 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal tmp_lp_id_V_1_fu_361_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln886_fu_443_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sub_ln887_fu_470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1065_fu_296_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lp_id_V_fu_327_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_388_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln886_1_fu_422_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lpcore_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        current_V : IN STD_LOGIC_VECTOR (15 downto 0);
        zext_ln587_3 : IN STD_LOGIC_VECTOR (1 downto 0);
        tmp_to_time_V : IN STD_LOGIC_VECTOR (31 downto 0);
        removed_V_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        removed_V_out_ap_vld : OUT STD_LOGIC;
        state_buffer_buffer_next_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        state_buffer_buffer_next_V_ce0 : OUT STD_LOGIC;
        state_buffer_buffer_next_V_we0 : OUT STD_LOGIC;
        state_buffer_buffer_next_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        state_buffer_buffer_next_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        state_buffer_lp_heads_V_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        state_buffer_lp_heads_V_ce0 : OUT STD_LOGIC;
        state_buffer_lp_heads_V_we0 : OUT STD_LOGIC;
        state_buffer_lp_heads_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        state_buffer_free_head_V_i : IN STD_LOGIC_VECTOR (15 downto 0);
        state_buffer_free_head_V_o : OUT STD_LOGIC_VECTOR (15 downto 0);
        state_buffer_free_head_V_o_ap_vld : OUT STD_LOGIC;
        state_buffer_buffer_state_lvt_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        state_buffer_buffer_state_lvt_V_ce0 : OUT STD_LOGIC;
        state_buffer_buffer_state_lvt_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lpcore_top_event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component lpcore_top_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component lpcore_top_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lpcore_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component lpcore_top_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    state_buffer_lp_heads_V_U : component lpcore_top_event_queue_top_0_s_event_queue_lp_oldest_unissued_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_buffer_lp_heads_V_address0,
        ce0 => state_buffer_lp_heads_V_ce0,
        we0 => state_buffer_lp_heads_V_we0,
        d0 => state_buffer_lp_heads_V_d0,
        q0 => state_buffer_lp_heads_V_q0);

    state_buffer_buffer_next_V_U : component lpcore_top_event_queue_top_0_s_event_queue_buffer_next_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_buffer_buffer_next_V_address0,
        ce0 => state_buffer_buffer_next_V_ce0,
        we0 => state_buffer_buffer_next_V_we0,
        d0 => state_buffer_buffer_next_V_d0,
        q0 => state_buffer_buffer_next_V_q0);

    state_buffer_buffer_state_lvt_V_U : component lpcore_top_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_buffer_buffer_state_lvt_V_address0,
        ce0 => state_buffer_buffer_state_lvt_V_ce0,
        we0 => state_buffer_buffer_state_lvt_V_we0,
        d0 => state_buffer_buffer_state_lvt_V_d0,
        q0 => state_buffer_buffer_state_lvt_V_q0);

    state_buffer_lp_sizes_V_U : component lpcore_top_state_buffer_top_0_s_state_buffer_lp_sizes_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_buffer_lp_sizes_V_address0,
        ce0 => state_buffer_lp_sizes_V_ce0,
        we0 => state_buffer_lp_sizes_V_we0,
        d0 => state_buffer_lp_sizes_V_d0,
        q0 => state_buffer_lp_sizes_V_q0);

    state_buffer_buffer_state_lp_id_V_U : component lpcore_top_event_queue_top_0_s_event_queue_buffer_event_receiver_id_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_buffer_buffer_state_lp_id_V_address0,
        ce0 => state_buffer_buffer_state_lp_id_V_ce0,
        we0 => state_buffer_buffer_state_lp_id_V_we0,
        d0 => tmp_lp_id_V_1_fu_361_p1,
        q0 => state_buffer_buffer_state_lp_id_V_q0);

    state_buffer_buffer_state_rng_state_V_U : component lpcore_top_event_queue_top_0_s_event_queue_buffer_event_data_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_buffer_buffer_state_rng_state_V_address0,
        ce0 => state_buffer_buffer_state_rng_state_V_ce0,
        we0 => state_buffer_buffer_state_rng_state_V_we0,
        d0 => state_buffer_buffer_state_rng_state_V_d0,
        q0 => state_buffer_buffer_state_rng_state_V_q0);

    grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272 : component lpcore_top_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start,
        ap_done => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_done,
        ap_idle => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_idle,
        ap_ready => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_ready,
        current_V => current_V_reg_568,
        zext_ln587_3 => tmp_lp_id_V_reg_504,
        tmp_to_time_V => tmp_to_time_V_reg_509,
        removed_V_out => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_removed_V_out,
        removed_V_out_ap_vld => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_removed_V_out_ap_vld,
        state_buffer_buffer_next_V_address0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_address0,
        state_buffer_buffer_next_V_ce0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_ce0,
        state_buffer_buffer_next_V_we0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_we0,
        state_buffer_buffer_next_V_d0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_d0,
        state_buffer_buffer_next_V_q0 => state_buffer_buffer_next_V_q0,
        state_buffer_lp_heads_V_address0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_address0,
        state_buffer_lp_heads_V_ce0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_ce0,
        state_buffer_lp_heads_V_we0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_we0,
        state_buffer_lp_heads_V_d0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_d0,
        state_buffer_free_head_V_i => state_buffer_free_head_V,
        state_buffer_free_head_V_o => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_free_head_V_o,
        state_buffer_free_head_V_o_ap_vld => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_free_head_V_o_ap_vld,
        state_buffer_buffer_state_lvt_V_address0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_address0,
        state_buffer_buffer_state_lvt_V_ce0 => grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_ce0,
        state_buffer_buffer_state_lvt_V_q0 => state_buffer_buffer_state_lvt_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_ready = ap_const_logic_1)) then 
                    grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    state_buffer_free_head_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1077_reg_549 = ap_const_lv1_1))) then 
                state_buffer_free_head_V <= state_buffer_buffer_next_V_q0;
            elsif (((grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_free_head_V_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                state_buffer_free_head_V <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_free_head_V_o;
            end if; 
        end if;
    end process;

    state_buffer_total_size_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
                state_buffer_total_size_V <= zext_ln886_fu_427_p1;
            elsif (((icmp_ln1081_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                state_buffer_total_size_V <= sub_ln887_1_fu_459_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_0))) then
                and_ln51_reg_496 <= and_ln51_fu_302_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                current_V_reg_568 <= state_buffer_lp_heads_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                icmp_ln1077_reg_549 <= icmp_ln1077_fu_397_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln1081_reg_576 <= icmp_ln1081_fu_453_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                issued_event_stream_read_reg_524 <= issued_event_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_removed_V_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                removed_V_loc_fu_92 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_removed_V_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then
                state_buffer_buffer_next_V_addr_reg_553 <= zext_ln587_2_fu_408_p1(7 - 1 downto 0);
                state_buffer_lp_sizes_V_addr_reg_563 <= zext_ln587_3_fu_416_p1(2 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1081_fu_453_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                state_buffer_lp_sizes_V_addr_1_reg_580 <= zext_ln587_reg_514(2 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                state_buffer_total_size_V_load_reg_486 <= state_buffer_total_size_V;
                tmp_reg_482 <= tmp_nbreadreq_fu_96_p3;
                trunc_ln46_reg_491 <= trunc_ln46_fu_292_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv1_0 = and_ln51_fu_302_p2) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_0))) then
                tmp_3_reg_500 <= tmp_3_nbreadreq_fu_112_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1))) then
                tmp_lp_id_V_reg_504 <= tmp_lp_id_V_fu_308_p1;
                tmp_to_time_V_reg_509 <= state_buffer_rollback_info_stream_dout(47 downto 16);
                    zext_ln587_reg_514(1 downto 0) <= zext_ln587_fu_322_p1(1 downto 0);
            end if;
        end if;
    end process;
    zext_ln587_reg_514(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, state_buffer_rollback_info_stream_empty_n, state_buffer_input_stream_empty_n, issued_event_stream_empty_n, event_processor_input_stream_full_n, tmp_nbreadreq_fu_96_p3, ap_CS_fsm_state5, ap_CS_fsm_state2, ap_CS_fsm_state4, and_ln51_fu_302_p2, tmp_3_nbreadreq_fu_112_p3, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_done, ap_CS_fsm_state9, ap_predicate_op50_write_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_3_nbreadreq_fu_112_p3 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln51_fu_302_p2) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_3_nbreadreq_fu_112_p3 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln51_fu_302_p2) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_lv1_1 = and_ln51_fu_302_p2) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((issued_event_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if ((not(((event_processor_input_stream_full_n = ap_const_logic_0) and (ap_predicate_op50_write_state4 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln886_1_fu_422_p2 <= std_logic_vector(unsigned(trunc_ln46_reg_491) + unsigned(ap_const_lv8_1));
    add_ln886_fu_443_p2 <= std_logic_vector(unsigned(state_buffer_lp_sizes_V_q0) + unsigned(ap_const_lv16_1));
    and_ln51_fu_302_p2 <= (tmp_2_nbreadreq_fu_104_p3 and icmp_ln1065_fu_296_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, state_buffer_rollback_info_stream_empty_n, tmp_nbreadreq_fu_96_p3)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(issued_event_stream_empty_n)
    begin
        if ((issued_event_stream_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(event_processor_input_stream_full_n, ap_predicate_op50_write_state4)
    begin
        if (((event_processor_input_stream_full_n = ap_const_logic_0) and (ap_predicate_op50_write_state4 = ap_const_boolean_1))) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(state_buffer_input_stream_empty_n)
    begin
        if ((state_buffer_input_stream_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_done)
    begin
        if ((grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, state_buffer_rollback_info_stream_empty_n, tmp_nbreadreq_fu_96_p3)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)));
    end process;


    ap_block_state4_assign_proc : process(event_processor_input_stream_full_n, ap_predicate_op50_write_state4)
    begin
                ap_block_state4 <= ((event_processor_input_stream_full_n = ap_const_logic_0) and (ap_predicate_op50_write_state4 = ap_const_boolean_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op50_write_state4_assign_proc : process(and_ln51_reg_496, tmp_3_reg_500)
    begin
                ap_predicate_op50_write_state4 <= ((tmp_3_reg_500 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln51_reg_496));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    event_processor_input_stream_blk_n_assign_proc : process(event_processor_input_stream_full_n, ap_CS_fsm_state4, and_ln51_reg_496, tmp_3_reg_500)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (tmp_3_reg_500 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln51_reg_496))) then 
            event_processor_input_stream_blk_n <= event_processor_input_stream_full_n;
        else 
            event_processor_input_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    event_processor_input_stream_din <= (((state_buffer_buffer_state_rng_state_V_q0 & state_buffer_buffer_state_lvt_V_q0) & state_buffer_buffer_state_lp_id_V_q0) & issued_event_stream_read_reg_524);

    event_processor_input_stream_write_assign_proc : process(event_processor_input_stream_full_n, ap_CS_fsm_state4, ap_predicate_op50_write_state4)
    begin
        if ((not(((event_processor_input_stream_full_n = ap_const_logic_0) and (ap_predicate_op50_write_state4 = ap_const_boolean_1))) and (ap_predicate_op50_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            event_processor_input_stream_write <= ap_const_logic_1;
        else 
            event_processor_input_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_ap_start_reg;
    icmp_ln1065_fu_296_p2 <= "0" when (state_buffer_total_size_V = ap_const_lv16_80) else "1";
    icmp_ln1077_fu_397_p2 <= "1" when (tmp_1_fu_388_p4 = ap_const_lv9_0) else "0";
    icmp_ln1081_fu_453_p2 <= "1" when (removed_V_loc_fu_92 = ap_const_lv16_0) else "0";

    issued_event_stream_blk_n_assign_proc : process(issued_event_stream_empty_n, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            issued_event_stream_blk_n <= issued_event_stream_empty_n;
        else 
            issued_event_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    issued_event_stream_read_assign_proc : process(issued_event_stream_empty_n, ap_CS_fsm_state2)
    begin
        if (((issued_event_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            issued_event_stream_read <= ap_const_logic_1;
        else 
            issued_event_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    lp_id_V_fu_327_p4 <= issued_event_stream_dout(127 downto 112);

    state_buffer_buffer_next_V_address0_assign_proc : process(ap_CS_fsm_state5, state_buffer_buffer_next_V_addr_reg_553, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_address0, ap_CS_fsm_state9, zext_ln587_2_fu_408_p1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_buffer_buffer_next_V_address0 <= state_buffer_buffer_next_V_addr_reg_553;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_buffer_buffer_next_V_address0 <= zext_ln587_2_fu_408_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_buffer_next_V_address0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_address0;
        else 
            state_buffer_buffer_next_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    state_buffer_buffer_next_V_ce0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_ce0, ap_CS_fsm_state9, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            state_buffer_buffer_next_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_buffer_next_V_ce0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_ce0;
        else 
            state_buffer_buffer_next_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_buffer_next_V_d0_assign_proc : process(state_buffer_lp_heads_V_q0, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_d0, ap_CS_fsm_state9, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_buffer_buffer_next_V_d0 <= state_buffer_lp_heads_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_buffer_next_V_d0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_d0;
        else 
            state_buffer_buffer_next_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_buffer_buffer_next_V_we0_assign_proc : process(icmp_ln1077_reg_549, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_we0, ap_CS_fsm_state9, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1077_reg_549 = ap_const_lv1_1))) then 
            state_buffer_buffer_next_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_buffer_next_V_we0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_next_V_we0;
        else 
            state_buffer_buffer_next_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_buffer_state_lp_id_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln587_1_fu_342_p1, zext_ln587_2_fu_408_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_buffer_buffer_state_lp_id_V_address0 <= zext_ln587_2_fu_408_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_buffer_buffer_state_lp_id_V_address0 <= zext_ln587_1_fu_342_p1(7 - 1 downto 0);
        else 
            state_buffer_buffer_state_lp_id_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    state_buffer_buffer_state_lp_id_V_ce0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            state_buffer_buffer_state_lp_id_V_ce0 <= ap_const_logic_1;
        else 
            state_buffer_buffer_state_lp_id_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_buffer_state_lp_id_V_we0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, icmp_ln1077_fu_397_p2)
    begin
        if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
            state_buffer_buffer_state_lp_id_V_we0 <= ap_const_logic_1;
        else 
            state_buffer_buffer_state_lp_id_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_buffer_state_lvt_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state3, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_address0, ap_CS_fsm_state9, zext_ln587_1_fu_342_p1, zext_ln587_2_fu_408_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_buffer_buffer_state_lvt_V_address0 <= zext_ln587_2_fu_408_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_buffer_buffer_state_lvt_V_address0 <= zext_ln587_1_fu_342_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_buffer_state_lvt_V_address0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_address0;
        else 
            state_buffer_buffer_state_lvt_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    state_buffer_buffer_state_lvt_V_ce0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, ap_CS_fsm_state3, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_ce0, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            state_buffer_buffer_state_lvt_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_buffer_state_lvt_V_ce0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_buffer_state_lvt_V_ce0;
        else 
            state_buffer_buffer_state_lvt_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    state_buffer_buffer_state_lvt_V_d0 <= state_buffer_input_stream_dout(47 downto 16);

    state_buffer_buffer_state_lvt_V_we0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, icmp_ln1077_fu_397_p2)
    begin
        if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
            state_buffer_buffer_state_lvt_V_we0 <= ap_const_logic_1;
        else 
            state_buffer_buffer_state_lvt_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_buffer_state_rng_state_V_address0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln587_1_fu_342_p1, zext_ln587_2_fu_408_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_buffer_buffer_state_rng_state_V_address0 <= zext_ln587_2_fu_408_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_buffer_buffer_state_rng_state_V_address0 <= zext_ln587_1_fu_342_p1(7 - 1 downto 0);
        else 
            state_buffer_buffer_state_rng_state_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    state_buffer_buffer_state_rng_state_V_ce0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            state_buffer_buffer_state_rng_state_V_ce0 <= ap_const_logic_1;
        else 
            state_buffer_buffer_state_rng_state_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    state_buffer_buffer_state_rng_state_V_d0 <= state_buffer_input_stream_dout(79 downto 48);

    state_buffer_buffer_state_rng_state_V_we0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, icmp_ln1077_fu_397_p2)
    begin
        if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
            state_buffer_buffer_state_rng_state_V_we0 <= ap_const_logic_1;
        else 
            state_buffer_buffer_state_rng_state_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_input_stream_blk_n_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_buffer_input_stream_blk_n <= state_buffer_input_stream_empty_n;
        else 
            state_buffer_input_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    state_buffer_input_stream_read_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5)
    begin
        if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            state_buffer_input_stream_read <= ap_const_logic_1;
        else 
            state_buffer_input_stream_read <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_lp_heads_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state2, zext_ln587_fu_322_p1, icmp_ln1077_fu_397_p2, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_address0, ap_CS_fsm_state9, zext_ln587_4_fu_337_p1, zext_ln587_3_fu_416_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
            state_buffer_lp_heads_V_address0 <= zext_ln587_3_fu_416_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_buffer_lp_heads_V_address0 <= zext_ln587_4_fu_337_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            state_buffer_lp_heads_V_address0 <= zext_ln587_fu_322_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_lp_heads_V_address0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_address0;
        else 
            state_buffer_lp_heads_V_address0 <= "XX";
        end if; 
    end process;


    state_buffer_lp_heads_V_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, state_buffer_rollback_info_stream_empty_n, state_buffer_input_stream_empty_n, issued_event_stream_empty_n, tmp_nbreadreq_fu_96_p3, ap_CS_fsm_state5, ap_CS_fsm_state2, icmp_ln1077_fu_397_p2, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_ce0, ap_CS_fsm_state9)
    begin
        if ((((issued_event_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1)))) then 
            state_buffer_lp_heads_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_lp_heads_V_ce0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_ce0;
        else 
            state_buffer_lp_heads_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_lp_heads_V_d0_assign_proc : process(state_buffer_free_head_V, ap_CS_fsm_state5, icmp_ln1077_fu_397_p2, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_d0, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
            state_buffer_lp_heads_V_d0 <= state_buffer_free_head_V;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_lp_heads_V_d0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_d0;
        else 
            state_buffer_lp_heads_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_buffer_lp_heads_V_we0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, icmp_ln1077_fu_397_p2, grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_we0, ap_CS_fsm_state9)
    begin
        if (((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln1077_fu_397_p2 = ap_const_lv1_1))) then 
            state_buffer_lp_heads_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_buffer_lp_heads_V_we0 <= grp_state_buffer_top_0_Pipeline_VITIS_LOOP_131_1_fu_272_state_buffer_lp_heads_V_we0;
        else 
            state_buffer_lp_heads_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_lp_sizes_V_address0_assign_proc : process(ap_CS_fsm_state5, zext_ln587_reg_514, state_buffer_lp_sizes_V_addr_reg_563, ap_CS_fsm_state10, state_buffer_lp_sizes_V_addr_1_reg_580, zext_ln587_3_fu_416_p1, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            state_buffer_lp_sizes_V_address0 <= state_buffer_lp_sizes_V_addr_1_reg_580;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            state_buffer_lp_sizes_V_address0 <= zext_ln587_reg_514(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_buffer_lp_sizes_V_address0 <= state_buffer_lp_sizes_V_addr_reg_563;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_buffer_lp_sizes_V_address0 <= zext_ln587_3_fu_416_p1(2 - 1 downto 0);
        else 
            state_buffer_lp_sizes_V_address0 <= "XX";
        end if; 
    end process;


    state_buffer_lp_sizes_V_ce0_assign_proc : process(state_buffer_input_stream_empty_n, ap_CS_fsm_state5, ap_CS_fsm_state10, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((state_buffer_input_stream_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            state_buffer_lp_sizes_V_ce0 <= ap_const_logic_1;
        else 
            state_buffer_lp_sizes_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_lp_sizes_V_d0_assign_proc : process(ap_CS_fsm_state6, add_ln886_fu_443_p2, ap_CS_fsm_state11, sub_ln887_fu_470_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            state_buffer_lp_sizes_V_d0 <= sub_ln887_fu_470_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            state_buffer_lp_sizes_V_d0 <= add_ln886_fu_443_p2;
        else 
            state_buffer_lp_sizes_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_buffer_lp_sizes_V_we0_assign_proc : process(tmp_reg_482, icmp_ln1077_reg_549, icmp_ln1081_reg_576, ap_CS_fsm_state6, ap_CS_fsm_state11)
    begin
        if ((((icmp_ln1081_reg_576 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11) and (tmp_reg_482 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln1077_reg_549 = ap_const_lv1_1)))) then 
            state_buffer_lp_sizes_V_we0 <= ap_const_logic_1;
        else 
            state_buffer_lp_sizes_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_buffer_rollback_info_stream_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, state_buffer_rollback_info_stream_empty_n, tmp_nbreadreq_fu_96_p3)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1))) then 
            state_buffer_rollback_info_stream_blk_n <= state_buffer_rollback_info_stream_empty_n;
        else 
            state_buffer_rollback_info_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    state_buffer_rollback_info_stream_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, state_buffer_rollback_info_stream_empty_n, tmp_nbreadreq_fu_96_p3)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or ((state_buffer_rollback_info_stream_empty_n = ap_const_logic_0) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (tmp_nbreadreq_fu_96_p3 = ap_const_lv1_1))) then 
            state_buffer_rollback_info_stream_read <= ap_const_logic_1;
        else 
            state_buffer_rollback_info_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln887_1_fu_459_p2 <= std_logic_vector(unsigned(state_buffer_total_size_V_load_reg_486) - unsigned(removed_V_loc_fu_92));
    sub_ln887_fu_470_p2 <= std_logic_vector(unsigned(state_buffer_lp_sizes_V_q0) - unsigned(removed_V_loc_fu_92));
    tmp_1_fu_388_p4 <= state_buffer_total_size_V(15 downto 7);
    tmp_2_nbreadreq_fu_104_p3 <= (0=>(state_buffer_input_stream_empty_n), others=>'-');
    tmp_3_nbreadreq_fu_112_p3 <= (0=>(issued_event_stream_empty_n), others=>'-');
    tmp_lp_id_V_1_fu_361_p1 <= state_buffer_input_stream_dout(16 - 1 downto 0);
    tmp_lp_id_V_fu_308_p1 <= state_buffer_rollback_info_stream_dout(2 - 1 downto 0);
    tmp_nbreadreq_fu_96_p3 <= (0=>(state_buffer_rollback_info_stream_empty_n), others=>'-');
    trunc_ln46_fu_292_p1 <= state_buffer_total_size_V(8 - 1 downto 0);
    zext_ln587_1_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_buffer_lp_heads_V_q0),64));
    zext_ln587_2_fu_408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_buffer_free_head_V),64));
    zext_ln587_3_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_lp_id_V_1_fu_361_p1),64));
    zext_ln587_4_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lp_id_V_fu_327_p4),64));
    zext_ln587_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_lp_id_V_fu_308_p1),64));
    zext_ln886_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln886_1_fu_422_p2),16));
end behav;
