Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec  4 11:34:54 2022
| Host         : LAPTOP-6SUECPCS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Snake_part2_timing_summary_routed.rpt -pb Snake_part2_timing_summary_routed.pb -rpx Snake_part2_timing_summary_routed.rpx -warn_on_violation
| Design       : Snake_part2
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       616         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1828)
5. checking no_input_delay (6)
6. checking no_output_delay (14)
7. checking multiple_clock (61)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (673)
--------------------------
 There are 613 register/latch pins with no clock driven by root clock pin: update_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/h_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga_sync_int/v_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1828)
---------------------------------------------------
 There are 1828 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (61)
-------------------------------
 There are 61 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.435        0.000                      0                   70        0.087        0.000                      0                   70        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 40.000}     80.000          12.500          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.435        0.000                      0                   70        0.184        0.000                      0                   70       19.500        0.000                       0                    63  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       67.439        0.000                      0                   70        0.184        0.000                      0                   70       39.500        0.000                       0                    63  
  clkfbout_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.435        0.000                      0                   70        0.087        0.000                      0                   70  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.435        0.000                      0                   70        0.087        0.000                      0                   70  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.435ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.512ns (12.269%)  route 10.812ns (87.731%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.775    11.972    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    39.407    vga_sync_int/green_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 27.435    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.512ns (12.276%)  route 10.805ns (87.724%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.768    11.965    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    39.407    vga_sync_int/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                 27.443    

Slack (MET) :             27.531ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.229ns  (logic 1.512ns (12.364%)  route 10.717ns (87.636%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.893    11.877    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.058    39.407    vga_sync_int/blue_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 27.531    

Slack (MET) :             27.538ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 1.512ns (12.366%)  route 10.715ns (87.634%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.890    11.875    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.053    39.412    vga_sync_int/blue_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         39.412    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 27.538    

Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.175ns  (logic 1.512ns (12.419%)  route 10.663ns (87.581%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.626    11.823    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.070    39.395    vga_sync_int/green_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.633ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 1.512ns (12.436%)  route 10.647ns (87.564%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.609    11.806    vga_sync_int/green_out0
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.026    39.439    vga_sync_int/green_out_reg
  -------------------------------------------------------------------
                         required time                         39.439    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                 27.633    

Slack (MET) :             27.766ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 1.527ns (12.805%)  route 10.398ns (87.195%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 39.259 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.361    11.573    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    39.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/C
                         clock pessimism              0.362    39.622    
                         clock uncertainty           -0.098    39.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.186    39.338    vga_sync_int/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 27.766    

Slack (MET) :             27.771ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 1.527ns (12.800%)  route 10.402ns (87.200%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 39.259 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.365    11.577    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    39.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/C
                         clock pessimism              0.362    39.622    
                         clock uncertainty           -0.098    39.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.176    39.348    vga_sync_int/red_out_reg
  -------------------------------------------------------------------
                         required time                         39.348    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 27.771    

Slack (MET) :             27.782ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.927ns  (logic 1.527ns (12.803%)  route 10.400ns (87.197%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 39.259 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.363    11.575    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    39.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/C
                         clock pessimism              0.362    39.622    
                         clock uncertainty           -0.098    39.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.167    39.357    vga_sync_int/red_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         39.357    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 27.782    

Slack (MET) :             27.839ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 1.512ns (12.692%)  route 10.401ns (87.308%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.576    11.561    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.066    39.399    vga_sync_int/blue_out_reg
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                 27.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.771%)  route 0.079ns (38.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  vga_sync_int/v_count_reg[8]/Q
                         net (fo=6, routed)           0.079    -0.381    vga_sync_int/v_count_reg[8]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.565    vga_sync_int/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.307    vga_sync_int/v_count_reg[0]
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.070    -0.502    vga_sync_int/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[9]/Q
                         net (fo=7, routed)           0.124    -0.324    vga_sync_int/v_count_reg[9]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.053    -0.522    vga_sync_int/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.475%)  route 0.162ns (53.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X5Y54          FDRE                                         r  vga_sync_int/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/v_count_reg[5]/Q
                         net (fo=6, routed)           0.162    -0.287    vga_sync_int/v_count_reg[5]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/C
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.060    -0.491    vga_sync_int/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_sync_int/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/vert_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X4Y54          FDRE                                         r  vga_sync_int/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/vert_sync_reg/Q
                         net (fo=1, routed)           0.177    -0.272    vga_sync_int/vert_sync
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.864    -0.825    vga_sync_int/clk_out1
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/C
                         clock pessimism              0.275    -0.550    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.070    -0.480    vga_sync_int/vert_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.301%)  route 0.151ns (51.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X7Y53          FDRE                                         r  vga_sync_int/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/h_count_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.298    vga_sync_int/h_count_reg_n_0_[2]
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.063    -0.514    vga_sync_int/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.093%)  route 0.112ns (34.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[1]/Q
                         net (fo=10, routed)          0.112    -0.314    vga_sync_int/h_count_reg_n_0_[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga_sync_int/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_sync_int/h_count[4]
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091    -0.486    vga_sync_int/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.252%)  route 0.181ns (48.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.181    -0.267    vga_sync_int/v_count_reg[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.049    -0.218 r  vga_sync_int/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga_sync_int/p_0_in[3]
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.107    -0.446    vga_sync_int/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_sync_int/horiz_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/horiz_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.687%)  route 0.153ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/horiz_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/horiz_sync_reg/Q
                         net (fo=1, routed)           0.153    -0.273    vga_sync_int/horiz_sync
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.827    vga_sync_int/clk_out1
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070    -0.503    vga_sync_int/horiz_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.750%)  route 0.153ns (48.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[8]/Q
                         net (fo=9, routed)           0.153    -0.273    vga_sync_int/h_count_reg_n_0_[8]
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.063    -0.511    vga_sync_int/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1    clk_25M_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y49      direction_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y49      direction_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y39      gameOn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y49      vga_sync_int/green_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y39      gameOn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y39      gameOn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y49      direction_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y39      gameOn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y39      gameOn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_25M_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    clk_25M_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       67.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.439ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.512ns (12.269%)  route 10.812ns (87.731%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.775    11.972    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    79.411    vga_sync_int/green_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         79.411    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 67.439    

Slack (MET) :             67.446ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.512ns (12.276%)  route 10.805ns (87.724%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.768    11.965    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    79.411    vga_sync_int/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         79.411    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                 67.446    

Slack (MET) :             67.534ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.229ns  (logic 1.512ns (12.364%)  route 10.717ns (87.636%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.893    11.877    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.058    79.411    vga_sync_int/blue_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         79.411    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 67.534    

Slack (MET) :             67.541ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 1.512ns (12.366%)  route 10.715ns (87.634%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.890    11.875    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.053    79.416    vga_sync_int/blue_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         79.416    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 67.541    

Slack (MET) :             67.575ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.175ns  (logic 1.512ns (12.419%)  route 10.663ns (87.581%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.626    11.823    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.070    79.399    vga_sync_int/green_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         79.399    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                 67.575    

Slack (MET) :             67.636ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 1.512ns (12.436%)  route 10.647ns (87.564%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.609    11.806    vga_sync_int/green_out0
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.026    79.443    vga_sync_int/green_out_reg
  -------------------------------------------------------------------
                         required time                         79.443    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                 67.636    

Slack (MET) :             67.769ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 1.527ns (12.805%)  route 10.398ns (87.195%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 79.259 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.361    11.573    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    79.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/C
                         clock pessimism              0.362    79.622    
                         clock uncertainty           -0.094    79.527    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.186    79.341    vga_sync_int/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         79.341    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 67.769    

Slack (MET) :             67.774ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 1.527ns (12.800%)  route 10.402ns (87.200%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 79.259 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.365    11.577    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    79.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/C
                         clock pessimism              0.362    79.622    
                         clock uncertainty           -0.094    79.527    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.176    79.351    vga_sync_int/red_out_reg
  -------------------------------------------------------------------
                         required time                         79.351    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 67.774    

Slack (MET) :             67.785ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.927ns  (logic 1.527ns (12.803%)  route 10.400ns (87.197%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 79.259 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.363    11.575    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    79.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/C
                         clock pessimism              0.362    79.622    
                         clock uncertainty           -0.094    79.527    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.167    79.360    vga_sync_int/red_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         79.360    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 67.785    

Slack (MET) :             67.842ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 1.512ns (12.692%)  route 10.401ns (87.308%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.576    11.561    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.094    79.469    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.066    79.403    vga_sync_int/blue_out_reg
  -------------------------------------------------------------------
                         required time                         79.403    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                 67.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.771%)  route 0.079ns (38.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  vga_sync_int/v_count_reg[8]/Q
                         net (fo=6, routed)           0.079    -0.381    vga_sync_int/v_count_reg[8]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.565    vga_sync_int/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.307    vga_sync_int/v_count_reg[0]
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.070    -0.502    vga_sync_int/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[9]/Q
                         net (fo=7, routed)           0.124    -0.324    vga_sync_int/v_count_reg[9]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.053    -0.522    vga_sync_int/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.475%)  route 0.162ns (53.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X5Y54          FDRE                                         r  vga_sync_int/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/v_count_reg[5]/Q
                         net (fo=6, routed)           0.162    -0.287    vga_sync_int/v_count_reg[5]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/C
                         clock pessimism              0.275    -0.551    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.060    -0.491    vga_sync_int/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga_sync_int/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/vert_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X4Y54          FDRE                                         r  vga_sync_int/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/vert_sync_reg/Q
                         net (fo=1, routed)           0.177    -0.272    vga_sync_int/vert_sync
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.864    -0.825    vga_sync_int/clk_out1
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/C
                         clock pessimism              0.275    -0.550    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.070    -0.480    vga_sync_int/vert_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.301%)  route 0.151ns (51.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X7Y53          FDRE                                         r  vga_sync_int/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/h_count_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.298    vga_sync_int/h_count_reg_n_0_[2]
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.063    -0.514    vga_sync_int/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.093%)  route 0.112ns (34.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[1]/Q
                         net (fo=10, routed)          0.112    -0.314    vga_sync_int/h_count_reg_n_0_[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga_sync_int/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_sync_int/h_count[4]
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/C
                         clock pessimism              0.251    -0.577    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091    -0.486    vga_sync_int/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.252%)  route 0.181ns (48.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.181    -0.267    vga_sync_int/v_count_reg[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.049    -0.218 r  vga_sync_int/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga_sync_int/p_0_in[3]
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.107    -0.446    vga_sync_int/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_sync_int/horiz_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/horiz_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.687%)  route 0.153ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/horiz_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/horiz_sync_reg/Q
                         net (fo=1, routed)           0.153    -0.273    vga_sync_int/horiz_sync
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.827    vga_sync_int/clk_out1
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/C
                         clock pessimism              0.254    -0.573    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070    -0.503    vga_sync_int/horiz_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.750%)  route 0.153ns (48.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[8]/Q
                         net (fo=9, routed)           0.153    -0.273    vga_sync_int/h_count_reg_n_0_[8]
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/C
                         clock pessimism              0.254    -0.574    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.063    -0.511    vga_sync_int/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         80.000      78.408     BUFGCTRL_X0Y1    clk_25M_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y49      direction_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y49      direction_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X1Y39      gameOn_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X0Y49      vga_sync_int/green_out_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y39      gameOn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y39      gameOn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y49      direction_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y39      gameOn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y39      gameOn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y46      vga_sync_int/blue_out_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25M_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    clk_25M_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25M_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.435ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.324ns  (logic 1.512ns (12.269%)  route 10.812ns (87.731%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.775    11.972    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    39.407    vga_sync_int/green_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 27.435    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.317ns  (logic 1.512ns (12.276%)  route 10.805ns (87.724%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.768    11.965    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    39.407    vga_sync_int/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                 27.443    

Slack (MET) :             27.531ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.229ns  (logic 1.512ns (12.364%)  route 10.717ns (87.636%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.893    11.877    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.058    39.407    vga_sync_int/blue_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         39.407    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 27.531    

Slack (MET) :             27.538ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.227ns  (logic 1.512ns (12.366%)  route 10.715ns (87.634%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.890    11.875    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.053    39.412    vga_sync_int/blue_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         39.412    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                 27.538    

Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.175ns  (logic 1.512ns (12.419%)  route 10.663ns (87.581%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.626    11.823    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.070    39.395    vga_sync_int/green_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         39.395    
                         arrival time                         -11.823    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.633ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.159ns  (logic 1.512ns (12.436%)  route 10.647ns (87.564%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    11.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.609    11.806    vga_sync_int/green_out0
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.026    39.439    vga_sync_int/green_out_reg
  -------------------------------------------------------------------
                         required time                         39.439    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                 27.633    

Slack (MET) :             27.766ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.925ns  (logic 1.527ns (12.805%)  route 10.398ns (87.195%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 39.259 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.361    11.573    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    39.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/C
                         clock pessimism              0.362    39.622    
                         clock uncertainty           -0.098    39.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.186    39.338    vga_sync_int/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         39.338    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 27.766    

Slack (MET) :             27.771ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 1.527ns (12.800%)  route 10.402ns (87.200%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 39.259 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.365    11.577    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    39.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/C
                         clock pessimism              0.362    39.622    
                         clock uncertainty           -0.098    39.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.176    39.348    vga_sync_int/red_out_reg
  -------------------------------------------------------------------
                         required time                         39.348    
                         arrival time                         -11.577    
  -------------------------------------------------------------------
                         slack                                 27.771    

Slack (MET) :             27.782ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.927ns  (logic 1.527ns (12.803%)  route 10.400ns (87.197%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 39.259 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    11.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    11.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.363    11.575    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    39.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/C
                         clock pessimism              0.362    39.622    
                         clock uncertainty           -0.098    39.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.167    39.357    vga_sync_int/red_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         39.357    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 27.782    

Slack (MET) :             27.839ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.913ns  (logic 1.512ns (12.692%)  route 10.401ns (87.308%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.276 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.352ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    -0.352    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361     0.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172     6.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218     6.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000     6.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266     6.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698     7.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279     7.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444     8.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097     8.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703     8.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097     8.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828     9.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097     9.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    10.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    10.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.576    11.561    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    36.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    38.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    38.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    39.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/C
                         clock pessimism              0.287    39.563    
                         clock uncertainty           -0.098    39.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.066    39.399    vga_sync_int/blue_out_reg
  -------------------------------------------------------------------
                         required time                         39.399    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                 27.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.771%)  route 0.079ns (38.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  vga_sync_int/v_count_reg[8]/Q
                         net (fo=6, routed)           0.079    -0.381    vga_sync_int/v_count_reg[8]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.468    vga_sync_int/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.307    vga_sync_int/v_count_reg[0]
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.070    -0.405    vga_sync_int/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[9]/Q
                         net (fo=7, routed)           0.124    -0.324    vga_sync_int/v_count_reg[9]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.053    -0.425    vga_sync_int/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.475%)  route 0.162ns (53.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X5Y54          FDRE                                         r  vga_sync_int/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/v_count_reg[5]/Q
                         net (fo=6, routed)           0.162    -0.287    vga_sync_int/v_count_reg[5]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.454    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.060    -0.394    vga_sync_int/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_sync_int/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/vert_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X4Y54          FDRE                                         r  vga_sync_int/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/vert_sync_reg/Q
                         net (fo=1, routed)           0.177    -0.272    vga_sync_int/vert_sync
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.864    -0.825    vga_sync_int/clk_out1
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/C
                         clock pessimism              0.275    -0.550    
                         clock uncertainty            0.098    -0.453    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.070    -0.383    vga_sync_int/vert_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.301%)  route 0.151ns (51.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X7Y53          FDRE                                         r  vga_sync_int/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/h_count_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.298    vga_sync_int/h_count_reg_n_0_[2]
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.063    -0.417    vga_sync_int/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.093%)  route 0.112ns (34.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[1]/Q
                         net (fo=10, routed)          0.112    -0.314    vga_sync_int/h_count_reg_n_0_[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga_sync_int/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_sync_int/h_count[4]
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091    -0.389    vga_sync_int/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.252%)  route 0.181ns (48.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.181    -0.267    vga_sync_int/v_count_reg[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.049    -0.218 r  vga_sync_int/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga_sync_int/p_0_in[3]
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.098    -0.456    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.107    -0.349    vga_sync_int/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga_sync_int/horiz_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/horiz_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.687%)  route 0.153ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/horiz_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/horiz_sync_reg/Q
                         net (fo=1, routed)           0.153    -0.273    vga_sync_int/horiz_sync
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.827    vga_sync_int/clk_out1
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.098    -0.476    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070    -0.406    vga_sync_int/horiz_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            vga_sync_int/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.750%)  route 0.153ns (48.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[8]/Q
                         net (fo=9, routed)           0.153    -0.273    vga_sync_int/h_count_reg_n_0_[8]
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.063    -0.414    vga_sync_int/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.435ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        12.324ns  (logic 1.512ns (12.269%)  route 10.812ns (87.731%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    51.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.775    51.972    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    79.407    vga_sync_int/green_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         79.407    
                         arrival time                         -51.972    
  -------------------------------------------------------------------
                         slack                                 27.435    

Slack (MET) :             27.443ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        12.317ns  (logic 1.512ns (12.276%)  route 10.805ns (87.724%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    51.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.768    51.965    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.058    79.407    vga_sync_int/green_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         79.407    
                         arrival time                         -51.965    
  -------------------------------------------------------------------
                         slack                                 27.443    

Slack (MET) :             27.531ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        12.229ns  (logic 1.512ns (12.364%)  route 10.717ns (87.636%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    50.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    50.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.893    51.877    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_2/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.058    79.407    vga_sync_int/blue_out_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         79.407    
                         arrival time                         -51.877    
  -------------------------------------------------------------------
                         slack                                 27.531    

Slack (MET) :             27.538ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/blue_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        12.227ns  (logic 1.512ns (12.366%)  route 10.715ns (87.634%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    50.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    50.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.890    51.875    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.053    79.412    vga_sync_int/blue_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         79.412    
                         arrival time                         -51.875    
  -------------------------------------------------------------------
                         slack                                 27.538    

Slack (MET) :             27.572ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        12.175ns  (logic 1.512ns (12.419%)  route 10.663ns (87.581%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    51.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.626    51.823    vga_sync_int/green_out0
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y48          FDRE                                         r  vga_sync_int/green_out_reg_lopt_replica_3/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y48          FDRE (Setup_fdre_C_D)       -0.070    79.395    vga_sync_int/green_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         79.395    
                         arrival time                         -51.823    
  -------------------------------------------------------------------
                         slack                                 27.572    

Slack (MET) :             27.633ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        12.159ns  (logic 1.512ns (12.436%)  route 10.647ns (87.564%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 r  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 r  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 r  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 r  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 r  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT4 (Prop_lut4_I1_O)        0.097    51.197 r  vga_sync_int/green_out_i_1/O
                         net (fo=4, routed)           0.609    51.806    vga_sync_int/green_out0
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y49          FDRE                                         r  vga_sync_int/green_out_reg/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.026    79.439    vga_sync_int/green_out_reg
  -------------------------------------------------------------------
                         required time                         79.439    
                         arrival time                         -51.806    
  -------------------------------------------------------------------
                         slack                                 27.633    

Slack (MET) :             27.766ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        11.925ns  (logic 1.527ns (12.805%)  route 10.398ns (87.195%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 79.259 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    51.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.361    51.573    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    79.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica/C
                         clock pessimism              0.362    79.622    
                         clock uncertainty           -0.098    79.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.186    79.338    vga_sync_int/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         79.338    
                         arrival time                         -51.573    
  -------------------------------------------------------------------
                         slack                                 27.766    

Slack (MET) :             27.771ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        11.929ns  (logic 1.527ns (12.800%)  route 10.402ns (87.200%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 79.259 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    51.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.365    51.577    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    79.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg/C
                         clock pessimism              0.362    79.622    
                         clock uncertainty           -0.098    79.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.176    79.348    vga_sync_int/red_out_reg
  -------------------------------------------------------------------
                         required time                         79.348    
                         arrival time                         -51.577    
  -------------------------------------------------------------------
                         slack                                 27.771    

Slack (MET) :             27.782ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/red_out_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        11.927ns  (logic 1.527ns (12.803%)  route 10.400ns (87.197%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 79.259 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           1.192    51.100    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT5 (Prop_lut5_I2_O)        0.112    51.212 r  vga_sync_int/red_out_i_1/O
                         net (fo=4, routed)           0.363    51.575    vga_sync_int/red_out0
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.185    79.259    vga_sync_int/clk_out1
    SLICE_X0Y51          FDRE                                         r  vga_sync_int/red_out_reg_lopt_replica_3/C
                         clock pessimism              0.362    79.622    
                         clock uncertainty           -0.098    79.524    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)       -0.167    79.357    vga_sync_int/red_out_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         79.357    
                         arrival time                         -51.575    
  -------------------------------------------------------------------
                         slack                                 27.782    

Slack (MET) :             27.839ns  (required time - arrival time)
  Source:                 vga_sync_int/pixel_col_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/blue_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@80.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        11.913ns  (logic 1.512ns (12.692%)  route 10.401ns (87.308%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 79.276 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.352ns = ( 39.648 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.306    41.306 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    42.280    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    37.016 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    38.285    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076    38.361 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.287    39.648    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.361    40.009 r  vga_sync_int/pixel_col_reg[9]/Q
                         net (fo=130, routed)         6.172    46.181    vga_sync_int/pixel_col_reg[9]_0[7]
    SLICE_X32Y34         LUT4 (Prop_lut4_I3_O)        0.218    46.399 r  vga_sync_int/headx[9]_i_531/O
                         net (fo=1, routed)           0.000    46.399    vga_sync_int/headx[9]_i_531_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.266    46.665 f  vga_sync_int/headx_reg[9]_i_256/CO[0]
                         net (fo=1, routed)           0.698    47.363    vga_sync_int/main_snake/body_collision410_in
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.279    47.642 f  vga_sync_int/headx[9]_i_87/O
                         net (fo=1, routed)           0.444    48.086    vga_sync_int/main_snake/section29
    SLICE_X33Y36         LUT5 (Prop_lut5_I4_O)        0.097    48.183 f  vga_sync_int/headx[9]_i_26/O
                         net (fo=1, routed)           0.703    48.886    vga_sync_int/headx[9]_i_26_n_0
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.097    48.983 f  vga_sync_int/headx[9]_i_8/O
                         net (fo=8, routed)           0.828    49.811    vga_sync_int/headx[9]_i_8_n_0
    SLICE_X9Y34          LUT6 (Prop_lut6_I1_O)        0.097    49.908 f  vga_sync_int/red_out_i_3/O
                         net (fo=3, routed)           0.979    50.887    vga_sync_int/main_snake/red1
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.097    50.984 r  vga_sync_int/blue_out_i_1/O
                         net (fo=4, routed)           0.576    51.561    vga_sync_int/blue_out0
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.240    81.240 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    82.156    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    76.796 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    78.002    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    78.074 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          1.202    79.276    vga_sync_int/clk_out1
    SLICE_X0Y46          FDRE                                         r  vga_sync_int/blue_out_reg/C
                         clock pessimism              0.287    79.563    
                         clock uncertainty           -0.098    79.465    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)       -0.066    79.399    vga_sync_int/blue_out_reg
  -------------------------------------------------------------------
                         required time                         79.399    
                         arrival time                         -51.561    
  -------------------------------------------------------------------
                         slack                                 27.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.771%)  route 0.079ns (38.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  vga_sync_int/v_count_reg[8]/Q
                         net (fo=6, routed)           0.079    -0.381    vga_sync_int/v_count_reg[8]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[8]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.010    -0.468    vga_sync_int/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.201%)  route 0.140ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.140    -0.307    vga_sync_int/v_count_reg[0]
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X3Y53          FDRE                                         r  vga_sync_int/pixel_col_reg[0]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.098    -0.475    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.070    -0.405    vga_sync_int/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[9]/Q
                         net (fo=7, routed)           0.124    -0.324    vga_sync_int/v_count_reg[9]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[9]/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.098    -0.478    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.053    -0.425    vga_sync_int/pixel_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.475%)  route 0.162ns (53.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X5Y54          FDRE                                         r  vga_sync_int/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/v_count_reg[5]/Q
                         net (fo=6, routed)           0.162    -0.287    vga_sync_int/v_count_reg[5]
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.826    vga_sync_int/clk_out1
    SLICE_X2Y54          FDRE                                         r  vga_sync_int/pixel_col_reg[5]/C
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.098    -0.454    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.060    -0.394    vga_sync_int/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_sync_int/vert_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/vert_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.331%)  route 0.177ns (55.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X4Y54          FDRE                                         r  vga_sync_int/vert_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/vert_sync_reg/Q
                         net (fo=1, routed)           0.177    -0.272    vga_sync_int/vert_sync
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.864    -0.825    vga_sync_int/clk_out1
    SLICE_X3Y51          FDRE                                         r  vga_sync_int/vert_sync_out_reg/C
                         clock pessimism              0.275    -0.550    
                         clock uncertainty            0.098    -0.453    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.070    -0.383    vga_sync_int/vert_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.301%)  route 0.151ns (51.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X7Y53          FDRE                                         r  vga_sync_int/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  vga_sync_int/h_count_reg[2]/Q
                         net (fo=9, routed)           0.151    -0.298    vga_sync_int/h_count_reg_n_0_[2]
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/pixel_row_reg[2]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X6Y53          FDRE (Hold_fdre_C_D)         0.063    -0.417    vga_sync_int/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.093%)  route 0.112ns (34.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[1]/Q
                         net (fo=10, routed)          0.112    -0.314    vga_sync_int/h_count_reg_n_0_[1]
    SLICE_X7Y55          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  vga_sync_int/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    vga_sync_int/h_count[4]
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y55          FDRE                                         r  vga_sync_int/h_count_reg[4]/C
                         clock pessimism              0.251    -0.577    
                         clock uncertainty            0.098    -0.480    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091    -0.389    vga_sync_int/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_sync_int/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.190ns (51.252%)  route 0.181ns (48.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.593    -0.588    vga_sync_int/clk_out1
    SLICE_X3Y54          FDRE                                         r  vga_sync_int/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  vga_sync_int/v_count_reg[0]/Q
                         net (fo=10, routed)          0.181    -0.267    vga_sync_int/v_count_reg[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I2_O)        0.049    -0.218 r  vga_sync_int/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    vga_sync_int/p_0_in[3]
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X7Y54          FDRE                                         r  vga_sync_int/v_count_reg[3]/C
                         clock pessimism              0.275    -0.553    
                         clock uncertainty            0.098    -0.456    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.107    -0.349    vga_sync_int/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 vga_sync_int/horiz_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/horiz_sync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.687%)  route 0.153ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y53          FDRE                                         r  vga_sync_int/horiz_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/horiz_sync_reg/Q
                         net (fo=1, routed)           0.153    -0.273    vga_sync_int/horiz_sync
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.863    -0.827    vga_sync_int/clk_out1
    SLICE_X4Y51          FDRE                                         r  vga_sync_int/horiz_sync_out_reg/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.098    -0.476    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.070    -0.406    vga_sync_int/horiz_sync_out_reg
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_sync_int/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_int/pixel_row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.750%)  route 0.153ns (48.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.591    -0.590    vga_sync_int/clk_out1
    SLICE_X6Y55          FDRE                                         r  vga_sync_int/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  vga_sync_int/h_count_reg[8]/Q
                         net (fo=9, routed)           0.153    -0.273    vga_sync_int/h_count_reg_n_0_[8]
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_25M_gen/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_25M_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_25M_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_25M_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_25M_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_25M_gen/inst/clkout1_buf/O
                         net (fo=61, routed)          0.861    -0.828    vga_sync_int/clk_out1
    SLICE_X6Y54          FDRE                                         r  vga_sync_int/pixel_row_reg[8]/C
                         clock pessimism              0.254    -0.574    
                         clock uncertainty            0.098    -0.477    
    SLICE_X6Y54          FDRE (Hold_fdre_C_D)         0.063    -0.414    vga_sync_int/pixel_row_reg[8]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.140    





