params:
  channels: 64
  name: hdsocv2
  readable_name: HDSoCv2
  resolution: 12
  samples: 32
  windows: 62
registers:
  analog_registers:
    # West Lower Analog ----------------------------------------------------------
    trigger_offset_8:
      address: 0x00
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 8'
      readwrite: w
      value: 0
    trigger_threshold_8:
      address: 0x01
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 8'
      readwrite: w
      value: 0
    ch_rear_8:
      address: 0x02
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_7:
      address: 0x03
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 7'
      readwrite: w
      value: 0
    trigger_threshold_7:
      address: 0x04
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 7'
      readwrite: w
      value: 0
    ch_rear_7:
      address: 0x05
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_6:
      address: 0x06
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 6'
      readwrite: w
      value: 0
    trigger_threshold_6:
      address: 0x07
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 6'
      readwrite: w
      value: 0
    ch_rear_6:
      address: 0x08
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_5:
      address: 0x09
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 5'
      readwrite: w
      value: 0
    trigger_threshold_5:
      address: 0x0A
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 5'
      readwrite: w
      value: 0
    ch_rear_5:
      address: 0x0B
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_4:
      address: 0x0C
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 4'
      readwrite: w
      value: 0
    trigger_threshold_4:
      address: 0x0D
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 4'
      readwrite: w
      value: 0
    ch_rear_4:
      address: 0x0E
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_3:
      address: 0x0F
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 3'
      readwrite: w
      value: 0
    trigger_threshold_3:
      address: 0x10
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 3'
      readwrite: w
      value: 0
    ch_rear_3:
      address: 0x11
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_2:
      address: 0x12
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 2'
      readwrite: w
      value: 0
    trigger_threshold_2:
      address: 0x13
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 2'
      readwrite: w
      value: 0
    ch_rear_2:
      address: 0x14
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_1:
      address: 0x15
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 1'
      readwrite: w
      value: 0
    trigger_threshold_1:
      address: 0x16
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 1'
      readwrite: w
      value: 0
    ch_rear_1:
      address: 0x17
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_0:
      address: 0x18
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 0'
      readwrite: w
      value: 0
    trigger_threshold_0:
      address: 0x19
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 0'
      readwrite: w
      value: 0
    ch_rear_0:
      address: 0x1A
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    ch_fwd_0:
      address: 0x1B
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_1:
      address: 0x1C
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_2:
      address: 0x1D
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_3:
      address: 0x1E
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_4:
      address: 0x1F
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_5:
      address: 0x20
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_6:
      address: 0x21
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_7:
      address: 0x22
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_8:
      address: 0x23
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_9:
      address: 0x24
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_10:
      address: 0x25
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_11:
      address: 0x26
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_12:
      address: 0x27
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_13:
      address: 0x28
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_14:
      address: 0x29
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_15:
      address: 0x2A
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    tia_dac_15:
      address: 0x2B
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 15'
      readwrite: w
      value: 0
    tia_dac_14:
      address: 0x2C
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 14'
      readwrite: w
      value: 0
    tia_dac_13:
      address: 0x2D
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 13'
      readwrite: w
      value: 0
    tia_dac_12:
      address: 0x2E
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 12'
      readwrite: w
      value: 0
    tia_dac_11:
      address: 0x2F
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 11'
      readwrite: w
      value: 0
    tia_dac_10:
      address: 0x30
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 10'
      readwrite: w
      value: 0
    tia_dac_9:
      address: 0x31
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 9'
      readwrite: w
      value: 0
    tia_dac_8:
      address: 0x32
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 8'
      readwrite: w
      value: 0
    tia_dac_7:
      address: 0x33
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 7'
      readwrite: w
      value: 0
    tia_dac_6:
      address: 0x34
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 6'
      readwrite: w
      value: 0
    tia_dac_5:
      address: 0x35
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 5'
      readwrite: w
      value: 0
    tia_dac_4:
      address: 0x36
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 4'
      readwrite: w
      value: 0
    tia_dac_3:
      address: 0x37
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 3'
      readwrite: w
      value: 0
    tia_dac_2:
      address: 0x38
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 2'
      readwrite: w
      value: 0
    tia_dac_1:
      address: 0x39
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 1'
      readwrite: w
      value: 0
    tia_dac_0:
      address: 0x3A
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 0'
      readwrite: w
      value: 0
    # xfer_ibias_reg
    anatest_left:
      address: 0x3B
      bitposition: 9
      bitwidth: 3
      description: |
        Value | Connection
        0       NO CONNECT
        1       RAMP OTA
        2       CMP_BIAS
        3       CMP_BIAS2
        4       XFER
        5       TRIGOFS
        6       TRIGOTA
        7       TIA
      readwrite: w
      value: 0
    xfer_ibias_trim_left:
      address: 0x3B
      bitposition: 4
      bitwidth: 5
      description: 'xfer'
      readwrite: w
      value: 7
    ota_ofs_ibias_trim_4_1_left:
      address: 0x3B
      bitposition: 0
      bitwidth: 4
      description: 'TIA; upper 4 bits of OTA offset Ibias Trim'
      readwrite: w
      value: 7
    # tia_ibias_reg
    tia_iabias_trim_left:
      address: 0x3C
      bitposition: 7
      bitwidth: 5
      description: 'TIA'
      readwrite: w
      value: 15
    ota_trig_ibias_trim_left:
      address: 0x3C
      bitposition: 2
      bitwidth: 5
      description: 'TIA'
      readwrite: w
      value: 15
    ota_ofs_ibias_trim_0_left:
      address: 0x3C
      bitposition: 0
      bitwidth: 1
      description: 'TIA; lsb of OTA offset Ibias Trim'
      readwrite: w
      value: 1
    sub_ref_neg_0_15_offset:
      address: 0x3D
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the offset reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_0_15_offset:
      address: 0x3D
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the offset reference voltage'
      readwrite: w
      value: 15
    sub_ref_neg_16_31_offset:
      address: 0x3E
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the offset reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_16_31_offset:
      address: 0x3E
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the offset reference voltage'
      readwrite: w
      value: 15
    sub_ref_neg_16_31_trigger:
      address: 0x3F
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_16_31_trigger:
      address: 0x3F
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 15
    sub_ref_neg_0_15_trigger:
      address: 0x40
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_0_15_trigger:
      address: 0x40
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 15
    channel_dac_bias_left:
      address: 0x41
      bitposition: 0
      bitwidth: 12
      description: 'ch_dac_bias_SB'
      readwrite: w
      value: 0
    channel_dac_bias_bias_left:
      address: 0x42
      bitposition: 0
      bitwidth: 12
      description: 'ch_dac_bias_bias_SB'
      readwrite: w
      value: 0
    pll_pclk_left:
      address: 0x43
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0
    channel_wbias_source_left:
      address: 0x44
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 1024
    tia_dac_16:
      address: 0x45
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 16'
      readwrite: w
      value: 0
    tia_dac_17:
      address: 0x46
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 17'
      readwrite: w
      value: 0
    tia_dac_18:
      address: 0x47
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 18'
      readwrite: w
      value: 0
    tia_dac_19:
      address: 0x48
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 19'
      readwrite: w
      value: 0
    tia_dac_20:
      address: 0x49
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 20'
      readwrite: w
      value: 0
    tia_dac_21:
      address: 0x4A
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 21'
      readwrite: w
      value: 0
    tia_dac_22:
      address: 0x4B
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 22'
      readwrite: w
      value: 0
    tia_dac_23:
      address: 0x4C
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 23'
      readwrite: w
      value: 0
    tia_dac_24:
      address: 0x4D
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 24'
      readwrite: w
      value: 0
    tia_dac_25:
      address: 0x4E
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 25'
      readwrite: w
      value: 0
    tia_dac_26:
      address: 0x4F
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 26'
      readwrite: w
      value: 0
    tia_dac_27:
      address: 0x50
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 27'
      readwrite: w
      value: 0
    tia_dac_28:
      address: 0x51
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 28'
      readwrite: w
      value: 0
    tia_dac_29:
      address: 0x52
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 29'
      readwrite: w
      value: 0
    tia_dac_30:
      address: 0x53
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 30'
      readwrite: w
      value: 0
    tia_dac_31:
      address: 0x54
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 31'
      readwrite: w
      value: 0
    ch_fwd_31:
      address: 0x55
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_30:
      address: 0x56
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_29:
      address: 0x57
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_28:
      address: 0x58
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_27:
      address: 0x59
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_26:
      address: 0x5A
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_25:
      address: 0x5B
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_24:
      address: 0x5C
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_23:
      address: 0x5D
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_22:
      address: 0x5E
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_21:
      address: 0x5F
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_20:
      address: 0x60
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_19:
      address: 0x61
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_18:
      address: 0x62
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_17:
      address: 0x63
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_16:
      address: 0x64
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_rear_16:
      address: 0x65
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_16:
      address: 0x66
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 16'
      readwrite: w
      value: 0
    trigger_offset_16:
      address: 0x67
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 16'
      readwrite: w
      value: 0
    ch_rear_17:
      address: 0x68
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_17:
      address: 0x69
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 17'
      readwrite: w
      value: 0
    trigger_offset_17:
      address: 0x6A
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 17'
      readwrite: w
      value: 0
    ch_rear_18:
      address: 0x6B
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_18:
      address: 0x6C
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 18'
      readwrite: w
      value: 0
    trigger_offset_18:
      address: 0x6D
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 18'
      readwrite: w
      value: 0
    ch_rear_19:
      address: 0x6E
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_19:
      address: 0x6F
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 19'
      readwrite: w
      value: 0
    trigger_offset_19:
      address: 0x70
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 19'
      readwrite: w
      value: 0
    ch_rear_20:
      address: 0x71
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_20:
      address: 0x72
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 20'
      readwrite: w
      value: 0
    trigger_offset_20:
      address: 0x73
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 20'
      readwrite: w
      value: 0
    ch_rear_21:
      address: 0x74
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_21:
      address: 0x75
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 21'
      readwrite: w
      value: 0
    trigger_offset_21:
      address: 0x76
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 21'
      readwrite: w
      value: 0
    ch_rear_22:
      address: 0x77
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_22:
      address: 0x78
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 22'
      readwrite: w
      value: 0
    trigger_offset_22:
      address: 0x79
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 22'
      readwrite: w
      value: 0
    ch_rear_23:
      address: 0x7A
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_23:
      address: 0x7B
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 23'
      readwrite: w
      value: 0
    trigger_offset_23:
      address: 0x7C
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 23'
      readwrite: w
      value: 0
    ch_rear_24:
      address: 0x7D
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_24:
      address: 0x7E
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 24'
      readwrite: w
      value: 0
    trigger_offset_24:
      address: 0x7F
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 24'
      readwrite: w
      value: 0
    # West Upper Analog ----------------------------------------------------------
    ch_rear_9:
      address: 0x100
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_9:
      address: 0x101
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 9'
      readwrite: w
      value: 0
    trigger_offset_9:
      address: 0x102
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 9'
      readwrite: w
      value: 0
    ch_rear_10:
      address: 0x103
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_10:
      address: 0x104
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 10'
      readwrite: w
      value: 0
    trigger_offset_10:
      address: 0x105
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 10'
      readwrite: w
      value: 0
    ch_rear_11:
      address: 0x106
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_11:
      address: 0x107
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 11'
      readwrite: w
      value: 0
    trigger_offset_11:
      address: 0x108
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 11'
      readwrite: w
      value: 0
    ch_rear_12:
      address: 0x109
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_12:
      address: 0x10A
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 12'
      readwrite: w
      value: 0
    trigger_offset_12:
      address: 0x10B
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 12'
      readwrite: w
      value: 0
    ch_rear_13:
      address: 0x10C
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_13:
      address: 0x10D
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 13'
      readwrite: w
      value: 0
    trigger_offset_13:
      address: 0x10E
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 13'
      readwrite: w
      value: 0
    ch_rear_14:
      address: 0x10F
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_14:
      address: 0x110
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 14'
      readwrite: w
      value: 0
    trigger_offset_14:
      address: 0x111
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 14'
      readwrite: w
      value: 0
    ch_rear_15:
      address: 0x112
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_15:
      address: 0x113
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 15'
      readwrite: w
      value: 0
    trigger_offset_15:
      address: 0x114
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 15'
      readwrite: w
      value: 0
    qbias_left:
      address: 0x11C
      bitposition: 0
      bitwidth: 12
      description: 'TMG 0'
      readwrite: w
      value: 0
    qbiasbuf_left:
      address: 0x11D
      bitposition: 0
      bitwidth: 12
      description: 'TMG 1'
      readwrite: w
      value: 2000
    vadjn_left:
      address: 0x11E
      bitposition: 0
      bitwidth: 12
      description: 'TMG 2'
      readwrite: w
      value: 1450
    vanbuf_left:
      address: 0x11F
      bitposition: 0
      bitwidth: 12
      description: 'TMG 3'
      readwrite: w
      value: 1000
    vadjp_left:
      address: 0x120
      bitposition: 0
      bitwidth: 12
      description: 'TMG 4'
      readwrite: w
      value: 2450
    vapbuf_left:
      address: 0x121
      bitposition: 0
      bitwidth: 12
      description: 'TMG 5'
      readwrite: w
      value: 1000
    sspin_le_left:
      address: 0x123
      bitposition: 0
      bitwidth: 12
      description: 'TMG 7; SSPin LE'
      readwrite: w
      value: 54
    sspin_te_left:
      address: 0x124
      bitposition: 0
      bitwidth: 12
      description: 'TMG 8; SSPin FE'
      readwrite: w
      value: 20
    wrstrb1_le_left:
      address: 0x125
      bitposition: 0
      bitwidth: 12
      description: 'TMG 9; WR_STRB1 LE'
      readwrite: w
      value: 0
    wrstrb1_te_left:
      address: 0x126
      bitposition: 0
      bitwidth: 12
      description: 'TMG 10; WR_STRB1 FE'
      readwrite: w
      value: 30
    wrstrb2_le_left:
      address: 0x127
      bitposition: 0
      bitwidth: 12
      description: 'TMG 11; WR_STRB2 LE'
      readwrite: w
      value: 31
    wrstrb2_te_left:
      address: 0x128
      bitposition: 0
      bitwidth: 12
      description: 'TMG 12; WR_STRB2 FE'
      readwrite: w
      value: 61
    sst_to_digital_left:
      address: 0x129
      bitposition: 0
      bitwidth: 12
      description: 'TMG 13; SST to digital TMK'
      readwrite: w
      value: 20
    scvstab_left:
      address: 0x12A
      bitposition: 0
      bitwidth: 12
      description: 'scvstab_pclk_SB'
      readwrite: w
      value: 1000
    scvbias_left:
      address: 0x138
      bitposition: 0
      bitwidth: 12
      description: 'scvbias_PCLK_SB'
      readwrite: w
      value: 3000
    ref_output_bias_bias_left:
      address: 0x162
      bitposition: 0
      bitwidth: 12
      description: 'bias for subranging DAC buffer buffer'
      readwrite: w
      value: 1000
    ref_output_bias_left:
      address: 0x163
      bitposition: 0
      bitwidth: 12
      description: 'bias for subranging DACs'
      readwrite: w
      value: 1000
    timing_gen_reg_left:
      address: 0x164
      bitposition: 0
      bitwidth: 12
      description: '{ANA_SEL, 0bxxx, 0xXX, MonT[0:3]}'
      readwrite: w
      value: 15
    # OTA2_ibias_reg
    ota_ramp_ibias_trim_0_4_left:
      address: 0x165
      bitposition: 7
      bitwidth: 5
      description: 'TIA; reverse order'
      readwrite: w
      value: 15
    # OTA_ibias_reg
    cmp2_i_ibias_trim_0_4_left:
      address: 0x166
      bitposition: 7
      bitwidth: 5
      description: 'CMPbias; reverse order'
      readwrite: w
      value: 9
    cmp_i_ibias_trim_0_4_left:
      address: 0x166
      bitposition: 0
      bitwidth: 5
      description: 'CMPbias; reverse order'
      readwrite: w
      value: 9
    cmpbias_left:
      address: 0x167
      bitposition: 0
      bitwidth: 12
      description: 'cmp_pclk_SB'
      readwrite: w
      value: 1015
    pubias_left:
      address: 0x168
      bitposition: 0
      bitwidth: 12
      description: 'pubias_pclk_SB'
      readwrite: w
      value: 3150
    cmpbias2_left:
      address: 0x169
      bitposition: 0
      bitwidth: 12
      description: 'cmpbias2_pclk_SB'
      readwrite: w
      value: 750
    isel_left:
      address: 0x16A
      bitposition: 0
      bitwidth: 12
      description: 'isel_src'
      readwrite: w
      value: 2800
    trigger_offset_31:
      address: 0x16B
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 31'
      readwrite: w
      value: 0
    trigger_threshold_31:
      address: 0x16C
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 31'
      readwrite: w
      value: 0
    ch_rear_31:
      address: 0x16D
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_30:
      address: 0x16E
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 30'
      readwrite: w
      value: 0
    trigger_threshold_30:
      address: 0x16F
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 30'
      readwrite: w
      value: 0
    ch_rear_30:
      address: 0x170
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_29:
      address: 0x171
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 29'
      readwrite: w
      value: 0
    trigger_threshold_29:
      address: 0x172
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 29'
      readwrite: w
      value: 0
    ch_rear_29:
      address: 0x173
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_28:
      address: 0x174
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 28'
      readwrite: w
      value: 0
    trigger_threshold_28:
      address: 0x175
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 28'
      readwrite: w
      value: 0
    ch_rear_28:
      address: 0x176
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_27:
      address: 0x177
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 27'
      readwrite: w
      value: 0
    trigger_threshold_27:
      address: 0x178
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 27'
      readwrite: w
      value: 0
    ch_rear_27:
      address: 0x179
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_26:
      address: 0x17A
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 26'
      readwrite: w
      value: 0
    trigger_threshold_26:
      address: 0x17B
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 26'
      readwrite: w
      value: 0
    ch_rear_26:
      address: 0x17C
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_25:
      address: 0x17D
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 25'
      readwrite: w
      value: 0
    trigger_threshold_25:
      address: 0x17E
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 25'
      readwrite: w
      value: 0
    ch_rear_25:
      address: 0x17F
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    # East Lower Analog ----------------------------------------------------------
    trigger_offset_40:
      address: 0x80
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 40'
      readwrite: w
      value: 0
    trigger_threshold_40:
      address: 0x81
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 40'
      readwrite: w
      value: 0
    ch_rear_40:
      address: 0x82
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_39:
      address: 0x83
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 39'
      readwrite: w
      value: 0
    trigger_threshold_39:
      address: 0x84
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 39'
      readwrite: w
      value: 0
    ch_rear_39:
      address: 0x85
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_38:
      address: 0x86
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 38'
      readwrite: w
      value: 0
    trigger_threshold_38:
      address: 0x87
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 38'
      readwrite: w
      value: 0
    ch_rear_38:
      address: 0x88
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_37:
      address: 0x89
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 37'
      readwrite: w
      value: 0
    trigger_threshold_37:
      address: 0x8A
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 37'
      readwrite: w
      value: 0
    ch_rear_37:
      address: 0x8B
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_36:
      address: 0x8C
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 36'
      readwrite: w
      value: 0
    trigger_threshold_36:
      address: 0x8D
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 36'
      readwrite: w
      value: 0
    ch_rear_36:
      address: 0x8E
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_35:
      address: 0x8F
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 35'
      readwrite: w
      value: 0
    trigger_threshold_35:
      address: 0x90
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 35'
      readwrite: w
      value: 0
    ch_rear_35:
      address: 0x91
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_34:
      address: 0x92
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 34'
      readwrite: w
      value: 0
    trigger_threshold_34:
      address: 0x93
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 34'
      readwrite: w
      value: 0
    ch_rear_34:
      address: 0x94
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_33:
      address: 0x95
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 33'
      readwrite: w
      value: 0
    trigger_threshold_33:
      address: 0x96
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 33'
      readwrite: w
      value: 0
    ch_rear_33:
      address: 0x97
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_32:
      address: 0x98
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 32'
      readwrite: w
      value: 0
    trigger_threshold_32:
      address: 0x99
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 32'
      readwrite: w
      value: 0
    ch_rear_32:
      address: 0x9A
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    ch_fwd_32:
      address: 0x9B
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_33:
      address: 0x9C
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_34:
      address: 0x9D
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_35:
      address: 0x9E
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_36:
      address: 0x9F
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_37:
      address: 0xA0
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_38:
      address: 0xA1
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_39:
      address: 0xA2
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_40:
      address: 0xA3
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_41:
      address: 0xA4
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_42:
      address: 0xA5
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_43:
      address: 0xA6
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_44:
      address: 0xA7
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_45:
      address: 0xA8
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_46:
      address: 0xA9
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_47:
      address: 0xAA
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    tia_dac_47:
      address: 0xAB
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 47'
      readwrite: w
      value: 0
    tia_dac_46:
      address: 0xAC
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 46'
      readwrite: w
      value: 0
    tia_dac_45:
      address: 0xAD
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 45'
      readwrite: w
      value: 0
    tia_dac_44:
      address: 0xAE
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 44'
      readwrite: w
      value: 0
    tia_dac_43:
      address: 0xAF
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 43'
      readwrite: w
      value: 0
    tia_dac_42:
      address: 0xB0
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 42'
      readwrite: w
      value: 0
    tia_dac_41:
      address: 0xB1
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 41'
      readwrite: w
      value: 0
    tia_dac_40:
      address: 0xB2
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 40'
      readwrite: w
      value: 0
    tia_dac_39:
      address: 0xB3
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 39'
      readwrite: w
      value: 0
    tia_dac_38:
      address: 0xB4
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 38'
      readwrite: w
      value: 0
    tia_dac_37:
      address: 0xB5
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 37'
      readwrite: w
      value: 0
    tia_dac_36:
      address: 0xB6
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 36'
      readwrite: w
      value: 0
    tia_dac_35:
      address: 0xB7
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 35'
      readwrite: w
      value: 0
    tia_dac_34:
      address: 0xB8
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 34'
      readwrite: w
      value: 0
    tia_dac_33:
      address: 0xB9
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 33'
      readwrite: w
      value: 0
    tia_dac_32:
      address: 0xBA
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 32'
      readwrite: w
      value: 0
    # xfer_ibias_reg
    anatest_right:
      address: 0xBB
      bitposition: 9
      bitwidth: 3
      description: |
        Value | Connection
        0       NO CONNECT
        1       RAMP OTA
        2       CMP_BIAS
        3       CMP_BIAS2
        4       XFER
        5       TRIGOFS
        6       TRIGOTA
        7       TIA
      readwrite: w
      value: 0
    xfer_ibias_trim_right:
      address: 0xBB
      bitposition: 4
      bitwidth: 5
      description: 'xfer'
      readwrite: w
      value: 7
    ota_ofs_ibias_trim_4_1_right:
      address: 0xBB
      bitposition: 0
      bitwidth: 4
      description: 'TIA; upper 4 bits of OTA offset Ibias Trim'
      readwrite: w
      value: 7
    # tia_ibias_reg
    tia_iabias_trim_right:
      address: 0xBC
      bitposition: 7
      bitwidth: 5
      description: 'TIA'
      readwrite: w
      value: 15
    ota_trig_ibias_trim_right:
      address: 0xBC
      bitposition: 2
      bitwidth: 5
      description: 'TIA'
      readwrite: w
      value: 15
    ota_ofs_ibias_trim_0_right:
      address: 0xBC
      bitposition: 0
      bitwidth: 1
      description: 'TIA; lsb of OTA offset Ibias Trim'
      readwrite: w
      value: 1
    sub_ref_neg_32_47_offset:
      address: 0xBD
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the offset reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_32_47_offset:
      address: 0xBD
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the offset reference voltage'
      readwrite: w
      value: 15
    sub_ref_neg_48_63_offset:
      address: 0xBE
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the offset reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_48_63_offset:
      address: 0xBE
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the offset reference voltage'
      readwrite: w
      value: 15
    sub_ref_neg_48_63_trigger:
      address: 0xBF
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_48_63_trigger:
      address: 0xBF
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 15
    sub_ref_neg_32_47_trigger:
      address: 0xC0
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 0
    sub_ref_pos_32_47_trigger:
      address: 0xC0
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the triggering reference voltage'
      readwrite: w
      value: 15
    channel_dac_bias_right:
      address: 0xC1
      bitposition: 0
      bitwidth: 12
      description: 'ch_dac_bias_SB'
      readwrite: w
      value: 0
    channel_dac_bias_bias_right:
      address: 0xC2
      bitposition: 0
      bitwidth: 12
      description: 'ch_dac_bias_bias_SB'
      readwrite: w
      value: 0
    pll_pclk_right:
      address: 0xC3
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 0
    channel_wbias_source_right:
      address: 0xC4
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: w
      value: 1024
    tia_dac_48:
      address: 0xC5
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 48'
      readwrite: w
      value: 0
    tia_dac_49:
      address: 0xC6
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 49'
      readwrite: w
      value: 0
    tia_dac_50:
      address: 0xC7
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 50'
      readwrite: w
      value: 0
    tia_dac_51:
      address: 0xC8
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 51'
      readwrite: w
      value: 0
    tia_dac_52:
      address: 0xC9
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 52'
      readwrite: w
      value: 0
    tia_dac_53:
      address: 0xCA
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 53'
      readwrite: w
      value: 0
    tia_dac_54:
      address: 0xCB
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 54'
      readwrite: w
      value: 0
    tia_dac_55:
      address: 0xCC
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 55'
      readwrite: w
      value: 0
    tia_dac_56:
      address: 0xCD
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 56'
      readwrite: w
      value: 0
    tia_dac_57:
      address: 0xCE
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 57'
      readwrite: w
      value: 0
    tia_dac_58:
      address: 0xCF
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 58'
      readwrite: w
      value: 0
    tia_dac_59:
      address: 0xD0
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 59'
      readwrite: w
      value: 0
    tia_dac_60:
      address: 0xD1
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 60'
      readwrite: w
      value: 0
    tia_dac_61:
      address: 0xD2
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 61'
      readwrite: w
      value: 0
    tia_dac_62:
      address: 0xD3
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 62'
      readwrite: w
      value: 0
    tia_dac_63:
      address: 0xD4
      bitposition: 0
      bitwidth: 12
      description: 'TIA_DAC Channel 63'
      readwrite: w
      value: 0
    ch_fwd_63:
      address: 0xD5
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_62:
      address: 0xD6
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_61:
      address: 0xD7
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_60:
      address: 0xD8
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_59:
      address: 0xD9
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_58:
      address: 0xDA
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_57:
      address: 0xDB
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_56:
      address: 0xDC
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_55:
      address: 0xDD
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_54:
      address: 0xDE
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_53:
      address: 0xDF
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_52:
      address: 0xE0
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_51:
      address: 0xE1
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_50:
      address: 0xE2
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_49:
      address: 0xE3
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_fwd_48:
      address: 0xE4
      bitposition: 0
      bitwidth: 12
      description: '{TIA_en, TIA_DC_adj[0:6], tsel, ch_en, scv_legacy, tsgn}'
      readwrite: w
      value: 6
    ch_rear_48:
      address: 0xE5
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_48:
      address: 0xE6
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 48'
      readwrite: w
      value: 0
    trigger_offset_48:
      address: 0xE7
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 48'
      readwrite: w
      value: 0
    ch_rear_49:
      address: 0xE8
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_49:
      address: 0xE9
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 49'
      readwrite: w
      value: 0
    trigger_offset_49:
      address: 0xEA
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 49'
      readwrite: w
      value: 0
    ch_rear_50:
      address: 0xEB
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_50:
      address: 0xEC
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 50'
      readwrite: w
      value: 0
    trigger_offset_50:
      address: 0xED
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 50'
      readwrite: w
      value: 0
    ch_rear_51:
      address: 0xEE
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_51:
      address: 0xEF
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 51'
      readwrite: w
      value: 0
    trigger_offset_51:
      address: 0xF0
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 51'
      readwrite: w
      value: 0
    ch_rear_52:
      address: 0xF1
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_52:
      address: 0xF2
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 52'
      readwrite: w
      value: 0
    trigger_offset_52:
      address: 0xF3
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 52'
      readwrite: w
      value: 0
    ch_rear_53:
      address: 0xF4
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_53:
      address: 0xF5
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 53'
      readwrite: w
      value: 0
    trigger_offset_53:
      address: 0xF6
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 53'
      readwrite: w
      value: 0
    ch_rear_54:
      address: 0xF7
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_54:
      address: 0xF8
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 54'
      readwrite: w
      value: 0
    trigger_offset_54:
      address: 0xF9
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 54'
      readwrite: w
      value: 0
    ch_rear_55:
      address: 0xFA
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_55:
      address: 0xFB
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 55'
      readwrite: w
      value: 0
    trigger_offset_55:
      address: 0xFC
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 55'
      readwrite: w
      value: 0
    ch_rear_56:
      address: 0xFD
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_56:
      address: 0xFE
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 56'
      readwrite: w
      value: 0
    trigger_offset_56:
      address: 0xFF
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 56'
      readwrite: w
      value: 0
    # East Upper Analog ----------------------------------------------------------
    ch_rear_41:
      address: 0x180
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_41:
      address: 0x181
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 41'
      readwrite: w
      value: 0
    trigger_offset_41:
      address: 0x182
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 41'
      readwrite: w
      value: 0
    ch_rear_42:
      address: 0x183
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_42:
      address: 0x184
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 42'
      readwrite: w
      value: 0
    trigger_offset_42:
      address: 0x185
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 42'
      readwrite: w
      value: 0
    ch_rear_43:
      address: 0x186
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_43:
      address: 0x187
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 43'
      readwrite: w
      value: 0
    trigger_offset_43:
      address: 0x188
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 43'
      readwrite: w
      value: 0
    ch_rear_44:
      address: 0x189
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_44:
      address: 0x18A
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 44'
      readwrite: w
      value: 0
    trigger_offset_44:
      address: 0x18B
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 44'
      readwrite: w
      value: 0
    ch_rear_45:
      address: 0x18C
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_45:
      address: 0x18D
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 45'
      readwrite: w
      value: 0
    trigger_offset_45:
      address: 0x18E
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 45'
      readwrite: w
      value: 0
    ch_rear_46:
      address: 0x18F
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_46:
      address: 0x190
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 46'
      readwrite: w
      value: 0
    trigger_offset_46:
      address: 0x191
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 46'
      readwrite: w
      value: 0
    ch_rear_47:
      address: 0x192
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_threshold_47:
      address: 0x193
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 47'
      readwrite: w
      value: 0
    trigger_offset_47:
      address: 0x194
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 47'
      readwrite: w
      value: 0
    qbias_right:
      address: 0x19C
      bitposition: 0
      bitwidth: 12
      description: 'TMG 0'
      readwrite: w
      value: 0
    qbiasbuf_right:
      address: 0x19D
      bitposition: 0
      bitwidth: 12
      description: 'TMG 1'
      readwrite: w
      value: 2000
    vadjn_right:
      address: 0x19E
      bitposition: 0
      bitwidth: 12
      description: 'TMG 2'
      readwrite: w
      value: 1450
    vanbuf_right:
      address: 0x19F
      bitposition: 0
      bitwidth: 12
      description: 'TMG 3'
      readwrite: w
      value: 1000
    vadjp_right:
      address: 0x1A0
      bitposition: 0
      bitwidth: 12
      description: 'TMG 4'
      readwrite: w
      value: 2390
    vapbuf_right:
      address: 0x1A1
      bitposition: 0
      bitwidth: 12
      description: 'TMG 5'
      readwrite: w
      value: 1000
    sspin_le_right:
      address: 0x1A3
      bitposition: 0
      bitwidth: 12
      description: 'TMG 7; SSPin LE'
      readwrite: w
      value: 54
    sspin_te_right:
      address: 0x1A4
      bitposition: 0
      bitwidth: 12
      description: 'TMG 8; SSPin FE'
      readwrite: w
      value: 20
    wrstrb1_le_right:
      address: 0x1A5
      bitposition: 0
      bitwidth: 12
      description: 'TMG 9; WR_STRB1 LE'
      readwrite: w
      value: 0
    wrstrb1_te_right:
      address: 0x1A6
      bitposition: 0
      bitwidth: 12
      description: 'TMG 10; WR_STRB1 FE'
      readwrite: w
      value: 30
    wrstrb2_le_right:
      address: 0x1A7
      bitposition: 0
      bitwidth: 12
      description: 'TMG 11; WR_STRB2 LE'
      readwrite: w
      value: 32
    wrstrb2_te_right:
      address: 0x1A8
      bitposition: 0
      bitwidth: 12
      description: 'TMG 12; WR_STRB2 FE'
      readwrite: w
      value: 62
    sst_to_digital_right:
      address: 0x1A9
      bitposition: 0
      bitwidth: 12
      description: 'TMG 13; SST to digital TMK'
      readwrite: w
      value: 20
    scvstab_right:
      address: 0x1AA
      bitposition: 0
      bitwidth: 12
      description: 'scvstab_pclk_SB'
      readwrite: w
      value: 1000
    scvbias_right:
      address: 0x1B8
      bitposition: 0
      bitwidth: 12
      description: 'scvbias_PCLK_SB'
      readwrite: w
      value: 3000
    ref_output_bias_bias_right:
      address: 0x1E2
      bitposition: 0
      bitwidth: 12
      description: 'bias for subranging DAC buffer buffer'
      readwrite: w
      value: 1000
    ref_output_bias_right:
      address: 0x1E3
      bitposition: 0
      bitwidth: 12
      description: 'bias for subranging DACs'
      readwrite: w
      value: 1000
    timing_gen_reg_right:
      address: 0x1E4
      bitposition: 0
      bitwidth: 12
      description: '{ANA_SEL, 0bxxx, 0xXX, MonT[0:3]}'
      readwrite: w
      value: 15
    # OTA2_ibias_reg
    ota_ramp_ibias_trim_0_4_right:
      address: 0x1E5
      bitposition: 7
      bitwidth: 5
      description: 'TIA; reverse order'
      readwrite: w
      value: 15
    # OTA_ibias_reg
    cmp2_i_ibias_trim_0_4_right:
      address: 0x1E6
      bitposition: 7
      bitwidth: 5
      description: 'CMPbias; reverse order'
      readwrite: w
      value: 9
    cmp_i_ibias_trim_0_4_right:
      address: 0x1E6
      bitposition: 0
      bitwidth: 5
      description: 'CMPbias; reverse order'
      readwrite: w
      value: 9
    cmpbias_right:
      address: 0x1E7
      bitposition: 0
      bitwidth: 12
      description: 'cmp_pclk_SB'
      readwrite: w
      value: 1015
    pubias_right:
      address: 0x1E8
      bitposition: 0
      bitwidth: 12
      description: 'pubias_pclk_SB'
      readwrite: w
      value: 3150
    cmpbias2_right:
      address: 0x1E9
      bitposition: 0
      bitwidth: 12
      description: 'cmpbias2_pclk_SB'
      readwrite: w
      value: 750
    isel_right:
      address: 0x1EA
      bitposition: 0
      bitwidth: 12
      description: 'isel_src'
      readwrite: w
      value: 2800
    trigger_offset_63:
      address: 0x1EB
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 63'
      readwrite: w
      value: 0
    trigger_threshold_63:
      address: 0x1EC
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 63'
      readwrite: w
      value: 0
    ch_rear_63:
      address: 0x1ED
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_62:
      address: 0x1EE
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 62'
      readwrite: w
      value: 0
    trigger_threshold_62:
      address: 0x1EF
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 62'
      readwrite: w
      value: 0
    ch_rear_62:
      address: 0x1F0
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_61:
      address: 0x1F1
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 61'
      readwrite: w
      value: 0
    trigger_threshold_61:
      address: 0x1F2
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 61'
      readwrite: w
      value: 0
    ch_rear_61:
      address: 0x1F3
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_60:
      address: 0x1F4
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 60'
      readwrite: w
      value: 0
    trigger_threshold_60:
      address: 0x1F5
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 60'
      readwrite: w
      value: 0
    ch_rear_60:
      address: 0x1F6
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_59:
      address: 0x1F7
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 59'
      readwrite: w
      value: 0
    trigger_threshold_59:
      address: 0x1F8
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 59'
      readwrite: w
      value: 0
    ch_rear_59:
      address: 0x1F9
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_58:
      address: 0x1FA
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 58'
      readwrite: w
      value: 0
    trigger_threshold_58:
      address: 0x1FB
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 58'
      readwrite: w
      value: 0
    ch_rear_58:
      address: 0x1FC
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
    trigger_offset_57:
      address: 0x1FD
      bitposition: 0
      bitwidth: 8
      description: 'trigger offset DAC; Channel 57'
      readwrite: w
      value: 0
    trigger_threshold_57:
      address: 0x1FE
      bitposition: 0
      bitwidth: 8
      description: 'trigger threshold DAC; Channel 57'
      readwrite: w
      value: 0
    ch_rear_57:
      address: 0x1FF
      bitposition: 0
      bitwidth: 6
      description: '{isel_EN, CMP_legacy, lg_adj_cap_en, CMP2_legacy, fine_adj_cap_en, PU_legacy}'
      readwrite: w
      value: 0x35
  digital_registers:
    # scalers
    scal:
      address: 0x00
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers; channel selected via select_channel register'
      readwrite: r
      value: 0
    scalmon_left:
      address: 0x20
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: rw
      value: 0
    scalmon_right:
      address: 0x21
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: rw
      value: 0
    scalhigh:
      address: 0x40
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: rw
      value: 0
    # digital register control
    idconfig:
      address: 0x89
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    regclr_bk:
      address: 0x8A
      bitposition: 0
      bitwidth: 1
      description: ''
      readwrite: rw
      value: 0
    regloadperiod_bk:
      address: 0x8B
      bitposition: 0
      bitwidth: 7
      description: ''
      readwrite: rw
      value: 2
    reglatchperiod_bk:
      address: 0x8C
      bitposition: 0
      bitwidth: 7
      description: ''
      readwrite: rw
      value: 3
    regwaitread:
      address: 0x8E
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 0
    # channel masks
    chanmask0:
      address: 0xA0
      bitposition: 0
      bitwidth: 8
      description: 'partition 7 downto 0'
      readwrite: rw
      value: 0
    chanmask1:
      address: 0xA1
      bitposition: 0
      bitwidth: 8
      description: 'partition 15 downto 8'
      readwrite: rw
      value: 0
    chanmask2:
      address: 0xA2
      bitposition: 0
      bitwidth: 8
      description: 'partition 23 downto 16'
      readwrite: rw
      value: 0
    chanmask3:
      address: 0xA3
      bitposition: 0
      bitwidth: 8
      description: 'partition 31 downto 24'
      readwrite: rw
      value: 0
    chanmask4:
      address: 0xA4
      bitposition: 0
      bitwidth: 8
      description: 'partition 39 downto 32'
      readwrite: rw
      value: 0
    chanmask5:
      address: 0xA5
      bitposition: 0
      bitwidth: 8
      description: 'partition 47 downto 40'
      readwrite: rw
      value: 0
    chanmask6:
      address: 0xA6
      bitposition: 0
      bitwidth: 8
      description: 'partition 55 downto 48'
      readwrite: rw
      value: 0
    chanmask7:
      address: 0xA7
      bitposition: 0
      bitwidth: 8
      description: 'partition 63 downto 56'
      readwrite: rw
      value: 0
    # streaming patterns
    streamingpattern0:
      address: 0xA8
      bitposition: 0
      bitwidth: 10
      description: 'partition 9 downto 0'
      readwrite: rw
      value: 0
    streamingpattern1:
      address: 0xA9
      bitposition: 0
      bitwidth: 10
      description: 'partition 19 downto 10'
      readwrite: rw
      value: 0
    streamingpattern2:
      address: 0xAA
      bitposition: 0
      bitwidth: 10
      description: 'partition 29 downto 20'
      readwrite: rw
      value: 0
    streamingpattern3:
      address: 0xAB
      bitposition: 0
      bitwidth: 10
      description: 'partition 39 downto 30'
      readwrite: rw
      value: 0
    streamingpattern4:
      address: 0xAC
      bitposition: 0
      bitwidth: 10
      description: 'partition 49 downto 40'
      readwrite: rw
      value: 0
    streamingpattern5:
      address: 0xAD
      bitposition: 0
      bitwidth: 10
      description: 'partition 59 downto 50'
      readwrite: rw
      value: 0
    streamingpattern6:
      address: 0xAE
      bitposition: 0
      bitwidth: 10
      description: 'partition 69 downto 60'
      readwrite: rw
      value: 0
    streamingpattern7:
      address: 0xAF
      bitposition: 0
      bitwidth: 10
      description: 'partition 79 downto 70'
      readwrite: rw
      value: 0
    # address extension
    address_ext:
      address: 0xB6
      bitposition: 0
      bitwidth: 1
      description: 'Address extension for analog registers; functions as bit 7 of addressing'
      readwrite: rw
      value: 0
    # channel select
    selectchannel:
      address: 0xBF
      bitposition: 0
      bitwidth: 7
      description: 'Select specific channel to send digital setting, 64 is broadcast'
      readwrite: rw
      value: 64
    # readout parameters
    wraddrstart:
      address: 0xC0
      bitposition: 0
      bitwidth: 5
      description: ''
      readwrite: rw
      value: 0
    wraddrstop:
      address: 0xC1
      bitposition: 0
      bitwidth: 5
      description: ''
      readwrite: rw
      value: 30
    wraddrjunk:
      address: 0xC2
      bitposition: 0
      bitwidth: 5
      description: ''
      readwrite: rw
      value: 31
    writeaftertrig:
      address: 0xC3
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 20
    convertresetwait:
      address: 0xC4
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 1
    readoutlookback:
      address: 0xC5
      bitposition: 0
      bitwidth: 6
      description: ''
      readwrite: rw
      value: 8
    readoutwindows:
      address: 0xC6
      bitposition: 0
      bitwidth: 6
      description: ''
      readwrite: rw
      value: 8
    readoutchannels:
      address: 0xC7
      bitposition: 0
      bitwidth: 8
      description: ''
      readwrite: rw
      value: 60
    # channel register control
    regclr_chan:
      address: 0xCA
      bitposition: 0
      bitwidth: 1
      description: ''
      readwrite: rw
      value: 0
    regloadperiod_chan:
      address: 0xCB
      bitposition: 0
      bitwidth: 7
      description: ''
      readwrite: rw
      value: 2
    reglatchperiod_chan:
      address: 0xCC
      bitposition: 0
      bitwidth: 7
      description: ''
      readwrite: rw
      value: 3
    regmisc:
      address: 0xCD
      bitposition: 0
      bitwidth: 6
      description: ''
      readwrite: rw
      value: 1
    regwaitaddr:
      address: 0xCF
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 0
    writedelay:
      address: 0xD1
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 3
    regspeed:
      address: 0xD2
      bitposition: 0
      bitwidth: 11
      description: ''
      readwrite: rw
      value: 256
    # window-level control enable
    wlcon:
      address: 0xD5
      bitposition: 0
      bitwidth: 1
      description: ''
      readwrite: rw
      value: 0
    dig_to_an:
      address: 0xDD
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 1
