
*** Running vivado
    with args -log design_1_axi_protocol_checker_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_protocol_checker_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_axi_protocol_checker_0_0.tcl -notrace
Command: synth_design -top design_1_axi_protocol_checker_0_0 -part xc7k70tfbv676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4628 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 386.227 ; gain = 101.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_protocol_checker_0_0' [d:/Documents/AXI/AXI_Lite/AXIL_VivadoProj/AXIL_VivadoProj.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_checker_0_example_master_checker' [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:53]
	Parameter P_M_AXI_XACTIONS bound to: 16'b0000000000001010 
	Parameter P_M_AXI_DATA_BYTES bound to: 4 - type: integer 
	Parameter P_M_AXI_DONE bound to: 16'b0000000000001010 
	Parameter P_M_AXI_DONE_WIDTH bound to: 8'b00000100 
WARNING: [Synth 8-6014] Unused sequential element rvalid_i_reg was removed.  [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:178]
WARNING: [Synth 8-6014] Unused sequential element rresp_i_reg was removed.  [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:179]
WARNING: [Synth 8-6014] Unused sequential element xfer_w_i_reg was removed.  [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:199]
WARNING: [Synth 8-6014] Unused sequential element bvalid_i_reg was removed.  [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:273]
WARNING: [Synth 8-6014] Unused sequential element bresp_i_reg was removed.  [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:274]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_checker_0_example_master_checker' (1#1) [D:/Documents/AXI/AXILite_exmpleProj/axi_protocol_checker_0_ex/imports/axi_protocol_checker_0_example_master_checker.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_protocol_checker_0_0' (2#1) [d:/Documents/AXI/AXI_Lite/AXIL_VivadoProj/AXIL_VivadoProj.srcs/sources_1/bd/design_1/ip/design_1_axi_protocol_checker_0_0/synth/design_1_axi_protocol_checker_0_0.v:57]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[31]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[30]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[29]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[28]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[27]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[26]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[25]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[24]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[23]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[22]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[21]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[20]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[19]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[18]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[17]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[16]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[15]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[14]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[13]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[12]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[11]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[10]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[9]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[8]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[7]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[6]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[5]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[4]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[3]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[2]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[1]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rdata[0]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rresp[1]
WARNING: [Synth 8-3331] design axi_protocol_checker_0_example_master_checker has unconnected port m_axi_rresp[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.785 ; gain = 155.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.785 ; gain = 155.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.785 ; gain = 155.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "m_axi_arvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 440.785 ; gain = 155.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_checker_0_example_master_checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_araddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_axi_protocol_checker_0_0 has port m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[31]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[30]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[29]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[28]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[27]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[26]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[25]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[24]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[23]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[22]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[21]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[20]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[19]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[18]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[17]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[16]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[15]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[14]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[13]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[12]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[11]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[10]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[9]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[8]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[7]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[6]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[5]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[4]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[3]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[2]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[1]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rdata[0]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_axi_protocol_checker_0_0 has unconnected port m_axi_rresp[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     9|
|2     |LUT2 |    12|
|3     |LUT3 |     8|
|4     |LUT4 |     9|
|5     |LUT5 |     1|
|6     |LUT6 |     6|
|7     |FDRE |    36|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------------------------------------+------+
|      |Instance |Module                                        |Cells |
+------+---------+----------------------------------------------+------+
|1     |top      |                                              |    81|
|2     |  inst   |axi_protocol_checker_0_example_master_checker |    81|
+------+---------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 77 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 580.316 ; gain = 295.211
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 680.000 ; gain = 407.621
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/AXI/AXI_Lite/AXIL_VivadoProj/AXIL_VivadoProj.runs/design_1_axi_protocol_checker_0_0_synth_1/design_1_axi_protocol_checker_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1191.383 ; gain = 511.383
INFO: [Common 17-1381] The checkpoint 'D:/Documents/AXI/AXI_Lite/AXIL_VivadoProj/AXIL_VivadoProj.runs/design_1_axi_protocol_checker_0_0_synth_1/design_1_axi_protocol_checker_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_protocol_checker_0_0_utilization_synth.rpt -pb design_1_axi_protocol_checker_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1191.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 15 21:40:56 2018...
