#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000002a982bd7d30 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v000002a982be1dc0_0 .net "clock", 0 0, L_000002a982cebf10;  1 drivers
v000002a982be13c0_0 .net "out", 2 0, L_000002a982bb3690;  1 drivers
v000002a982be18c0_0 .var "reset_", 0 0;
S_000002a982be6820 .scope module, "clk" "clock_generator" 2 5, 2 32 0, S_000002a982bd7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock";
P_000002a982ceafd0 .param/l "HALF_PERIOD" 0 2 37, +C4<00000000000000000000000000000101>;
L_000002a982cebf10 .functor BUFZ 1, v000002a982cebe70_0, C4<0>, C4<0>, C4<0>;
v000002a982cebe70_0 .var "CLOCK", 0 0;
v000002a982be7b90_0 .net "clock", 0 0, L_000002a982cebf10;  alias, 1 drivers
S_000002a982be69b0 .scope module, "dut" "contatore" 2 12, 3 1 0, S_000002a982bd7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset_";
L_000002a982bb3690 .functor BUFZ 3, v000002a982be6b40_0, C4<000>, C4<000>, C4<000>;
v000002a982be6b40_0 .var "OUT", 2 0;
v000002a982be6be0_0 .net *"_ivl_3", 31 0, L_000002a982be1e60;  1 drivers
L_000002a982c30828 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a982bb2ce0_0 .net *"_ivl_6", 30 0, L_000002a982c30828;  1 drivers
L_000002a982c30870 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a982bb2d80_0 .net/2u *"_ivl_7", 31 0, L_000002a982c30870;  1 drivers
v000002a982bb2e20_0 .net *"_ivl_9", 0 0, L_000002a982be11e0;  1 drivers
v000002a982bb2ec0_0 .net "clock", 0 0, L_000002a982cebf10;  alias, 1 drivers
v000002a982bb2f60_0 .net "out", 2 0, L_000002a982bb3690;  alias, 1 drivers
v000002a982bb3000_0 .net "reset_", 0 0, v000002a982be18c0_0;  1 drivers
E_000002a982cea790 .event posedge, v000002a982be7b90_0;
E_000002a982cea7d0 .event edge, L_000002a982be11e0;
L_000002a982be1e60 .concat [ 1 31 0 0], v000002a982be18c0_0, L_000002a982c30828;
L_000002a982be11e0 .cmp/eq 32, L_000002a982be1e60, L_000002a982c30870;
    .scope S_000002a982be6820;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a982cebe70_0, 0;
    %end;
    .thread T_0;
    .scope S_000002a982be6820;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000002a982cebe70_0;
    %inv;
    %assign/vec4 v000002a982cebe70_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a982be69b0;
T_2 ;
    %wait E_000002a982cea7d0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002a982be6b40_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002a982be69b0;
T_3 ;
    %wait E_000002a982cea790;
    %load/vec4 v000002a982bb3000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %delay 3, 0;
    %load/vec4 v000002a982be6b40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002a982be6b40_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a982bd7d30;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a982be18c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a982be18c0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\contatore-1.v";
