<?xml version="1.0" encoding="UTF-8"?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd"><addressUnitBits>0x8</addressUnitBits>
<cpu>
  <dcachePresent>
    <dcachePresen></dcachePresen>
  </dcachePresent>
  <deviceNumInterrupts>0x0</deviceNumInterrupts>
  <dtcmPresent>
    <dtcmPresen></dtcmPresen>
  </dtcmPresent>
  <endian>little</endian>
  <fpuPresent>0x1</fpuPresent>
  <icachePresent>
    <icachePresen></icachePresen>
  </icachePresent>
  <itcmPresent>
    <itcmPresen></itcmPresen>
  </itcmPresent>
  <mpuPresent>0x0</mpuPresent>
  <name>CM4</name>
  <nvicPrioBits>0x4</nvicPrioBits>
  <revision>r0p1</revision>
  <sauNumRegions>0x0</sauNumRegions>
  <vendorSystickConfig>0x0</vendorSystickConfig>
  <vtorPresent>0x1</vtorPresent>
</cpu>
<description>MK02F12810 Freescale Microcontroller</description>
<name>MK02F12810</name>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xE</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400</baseAddress>
    <description>Flash configuration field</description>
    <interrupts></interrupts>
    <name>FTFA_FlashConfig</name>
    <prependToName>NV_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>Backdoor Comparison Key 3.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1</addressOffset>
        <description>Backdoor Comparison Key 2.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2</addressOffset>
        <description>Backdoor Comparison Key 1.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3</addressOffset>
        <description>Backdoor Comparison Key 0.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Backdoor Comparison Key 7.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY7</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x5</addressOffset>
        <description>Backdoor Comparison Key 6.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY6</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x6</addressOffset>
        <description>Backdoor Comparison Key 5.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7</addressOffset>
        <description>Backdoor Comparison Key 4.</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Backdoor Comparison Key.</description>
            <name>KEY</name>
          </field>
        </fields>
        <name>BACKKEY4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Non-volatile P-Flash Protection 1 - Low Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x9</addressOffset>
        <description>Non-volatile P-Flash Protection 1 - High Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xA</addressOffset>
        <description>Non-volatile P-Flash Protection 0 - Low Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xB</addressOffset>
        <description>Non-volatile P-Flash Protection 0 - High Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>P-Flash Region Protect</description>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Non-volatile Flash Security Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Flash Security</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is unsecure</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Freescale Failure Analysis Access Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access denied</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access granted</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FSLACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is disabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Backdoor Key Security Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KEYEN</name>
          </field>
        </fields>
        <name>FSEC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xD</addressOffset>
        <description>Non-volatile Flash Option Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-power boot</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal boot</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPBOOT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EzPort operation is disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EzPort operation is enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EZPORT_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NMI interrupts are always blocked</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NMI_b pin/interrupts reset default to enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NMI_DIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slower initialization</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast Initialization</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAST_INIT</name>
          </field>
        </fields>
        <name>FOPT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1080</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40008000</baseAddress>
    <description>Enhanced direct memory access controller</description>
    <interrupts>
      <interrupt>
        <name>DMA0</name>
        <value>0x0</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA1</name>
        <value>0x1</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA2</name>
        <value>0x2</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA3</name>
        <value>0x3</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>DMA_Error</name>
        <value>0x10</value>
      </interrupt>
    </interrupts>
    <name>DMA</name>
    <prependToName>DMA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Debug</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When in debug mode, the DMA continues to operate.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. Channel execution resumes when the system exits debug mode or the EDBG bit is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EDBG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Round Robin Channel Arbitration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fixed priority arbitration is used for channel selection .</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Round robin arbitration is used for channel selection .</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERCA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Halt On Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Halt DMA Operations</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stall the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this bit is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HALT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Link Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A minor loop channel link made to itself goes through channel arbitration before being activated again.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A minor loop channel link made to itself does not go through channel arbitration before being activated again. Upon minor loop completion, the channel activates again if that channel has a minor loop channel link enabled and the link channel is itself. This effectively applies the minor loop offsets and restarts the next minor loop.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Minor Loop Mapping</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled. TCDn.word2 is defined as a 32-bit NBYTES field.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled. TCDn.word2 is redefined to include individual enable fields, an offset field, and the NBYTES field. The individual enable fields allow the minor loop offset to be applied to the source address, the destination address, or both. The NBYTES field is reduced when either offset is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EMLM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error Cancel Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cancel the remaining data transfer in the same fashion as the CX bit. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The ECX bit clears itself after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating the Error Status register (DMAx_ES) and generating an optional error interrupt.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ECX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Cancel Transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cancel the remaining data transfer. Stop the executing channel and force the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. The CX bit clears itself after the cancel has been honored. This cancel retires the channel normally as if the minor loop was completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CX</name>
          </field>
        </fields>
        <name>CR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Error Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Bus Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No destination bus error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a bus error on a destination write</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Bus Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No source bus error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a bus error on a source read</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Scatter/Gather Configuration Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No scatter/gather configuration error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error detected in the TCDn_DLASTSGA field. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. TCDn_DLASTSGA is not on a 32 byte boundary.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>NBYTES/CITER Configuration Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No NBYTES/CITER configuration error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields. TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE], or TCDn_CITER[CITER] is equal to zero, or TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK]</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Offset Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No destination offset configuration error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error detected in the TCDn_DOFF field. TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Address Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No destination address configuration error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error detected in the TCDn_DADDR field. TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Offset Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No source offset configuration error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error detected in the TCDn_SOFF field. TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Address Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No source address configuration error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error detected in the TCDn_SADDR field. TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Error Channel Number or Canceled Channel Number</description>
            <name>ERRCHN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Priority Error</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel priority error</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded error was a configuration error in the channel priorities . Channel priorities are not unique.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Canceled</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No canceled transfers</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The last recorded entry was a canceled transfer by the error cancel transfer input</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ECX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Logical OR of all ERR status bits</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No ERR bits are set</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one ERR bit is set indicating a valid error exists that has not been cleared</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VLD</name>
          </field>
        </fields>
        <name>ES</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Enable Request Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable DMA Request 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable DMA Request 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable DMA Request 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable DMA Request 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DMA request signal for the corresponding channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERQ3</name>
          </field>
        </fields>
        <name>ERQ</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Enable Error Interrupt Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Error Interrupt 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The error signal for corresponding channel does not generate an error interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The assertion of the error signal for corresponding channel generates an error interrupt request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EEI0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Error Interrupt 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The error signal for corresponding channel does not generate an error interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The assertion of the error signal for corresponding channel generates an error interrupt request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EEI1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Error Interrupt 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The error signal for corresponding channel does not generate an error interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The assertion of the error signal for corresponding channel generates an error interrupt request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EEI2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Error Interrupt 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The error signal for corresponding channel does not generate an error interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The assertion of the error signal for corresponding channel generates an error interrupt request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EEI3</name>
          </field>
        </fields>
        <name>EEI</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Clear Enable Error Interrupt Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clear Enable Error Interrupt</description>
            <name>CEEI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear All Enable Error Interrupts</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear only the EEI bit specified in the CEEI field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear all bits in EEI</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAEE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>CEEI</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x19</addressOffset>
        <description>Set Enable Error Interrupt Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Set Enable Error Interrupt</description>
            <name>SEEI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sets All Enable Error Interrupts</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set only the EEI bit specified in the SEEI field.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sets all bits in EEI</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAEE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>SEEI</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1A</addressOffset>
        <description>Clear Enable Request Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clear Enable Request</description>
            <name>CERQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear All Enable Requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear only the ERQ bit specified in the CERQ field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear all bits in ERQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>CERQ</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1B</addressOffset>
        <description>Set Enable Request Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Set enable request</description>
            <name>SERQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Set All Enable Requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set only the ERQ bit specified in the SERQ field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set all bits in ERQ</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>SERQ</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Clear DONE Status Bit Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clear DONE Bit</description>
            <name>CDNE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clears All DONE Bits</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clears only the TCDn_CSR[DONE] bit specified in the CDNE field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clears all bits in TCDn_CSR[DONE]</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CADN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>CDNE</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1D</addressOffset>
        <description>Set START Bit Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Set START Bit</description>
            <name>SSRT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Set All START Bits (activates all channels)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set only the TCDn_CSR[START] bit specified in the SSRT field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set all bits in TCDn_CSR[START]</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SAST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>SSRT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1E</addressOffset>
        <description>Clear Error Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clear Error Indicator</description>
            <name>CERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear All Error Indicators</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear only the ERR bit specified in the CERR field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear all bits in ERR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAEI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>CERR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1F</addressOffset>
        <description>Clear Interrupt Request Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clear Interrupt Request</description>
            <name>CINT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear All Interrupt Requests</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear only the INT bit specified in the CINT field</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear all bits in INT</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>No Op enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No operation, ignore the other bits in this register</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOP</name>
          </field>
        </fields>
        <name>CINT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Interrupt Request Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Request 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is cleared</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is active</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Request 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is cleared</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is active</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Request 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is cleared</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is active</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INT2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Request 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is cleared</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The interrupt request for corresponding channel is active</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INT3</name>
          </field>
        </fields>
        <name>INT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Error Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error In Channel 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERR0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error In Channel 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERR1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error In Channel 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERR2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Error In Channel 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has not occurred</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An error in the corresponding channel has occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERR3</name>
          </field>
        </fields>
        <name>ERR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x34</addressOffset>
        <description>Hardware Request Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Request Status Channel 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 0 is not present</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 0 is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HRS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Request Status Channel 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 1 is not present</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 1 is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HRS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Request Status Channel 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 2 is not present</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 2 is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HRS2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Request Status Channel 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 3 is not present</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware service request for channel 3 is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HRS3</name>
          </field>
        </fields>
        <name>HRS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Enable Asynchronous Request in Stop Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA request in stop for channel 0.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable asynchronous DMA request for channel 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable asynchronous DMA request for channel 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EDREQ_0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA request in stop for channel 1.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable asynchronous DMA request for channel 1</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable asynchronous DMA request for channel 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EDREQ_1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA request in stop for channel 2.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable asynchronous DMA request for channel 2.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable asynchronous DMA request for channel 2.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EDREQ_2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable asynchronous DMA request in stop for channel 3.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable asynchronous DMA request for channel 3.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable asynchronous DMA request for channel 3.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EDREQ_3</name>
          </field>
        </fields>
        <name>EARS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>Channel n Priority Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Channel n Arbitration Priority</description>
            <name>CHPRI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Preempt Ability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can suspend a lower priority channel</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot suspend any channel, regardless of channel priority</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Channel Preemption</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot be suspended by a higher priority channel's service request</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can be temporarily suspended by the service request of a higher priority channel</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ECP</name>
          </field>
        </fields>
        <name>DCHPRI3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x101</addressOffset>
        <description>Channel n Priority Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Channel n Arbitration Priority</description>
            <name>CHPRI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Preempt Ability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can suspend a lower priority channel</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot suspend any channel, regardless of channel priority</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Channel Preemption</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot be suspended by a higher priority channel's service request</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can be temporarily suspended by the service request of a higher priority channel</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ECP</name>
          </field>
        </fields>
        <name>DCHPRI2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x102</addressOffset>
        <description>Channel n Priority Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Channel n Arbitration Priority</description>
            <name>CHPRI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Preempt Ability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can suspend a lower priority channel</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot suspend any channel, regardless of channel priority</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Channel Preemption</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot be suspended by a higher priority channel's service request</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can be temporarily suspended by the service request of a higher priority channel</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ECP</name>
          </field>
        </fields>
        <name>DCHPRI1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x103</addressOffset>
        <description>Channel n Priority Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Channel n Arbitration Priority</description>
            <name>CHPRI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Preempt Ability</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can suspend a lower priority channel</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot suspend any channel, regardless of channel priority</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Channel Preemption</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n cannot be suspended by a higher priority channel's service request</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel n can be temporarily suspended by the service request of a higher priority channel</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ECP</name>
          </field>
        </fields>
        <name>DCHPRI0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1000</addressOffset>
        <description>TCD Source Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Source Address</description>
            <name>SADDR</name>
          </field>
        </fields>
        <name>TCD0_SADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1020</addressOffset>
        <description>TCD Source Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Source Address</description>
            <name>SADDR</name>
          </field>
        </fields>
        <name>TCD1_SADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1040</addressOffset>
        <description>TCD Source Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Source Address</description>
            <name>SADDR</name>
          </field>
        </fields>
        <name>TCD2_SADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1060</addressOffset>
        <description>TCD Source Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Source Address</description>
            <name>SADDR</name>
          </field>
        </fields>
        <name>TCD3_SADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1004</addressOffset>
        <description>TCD Signed Source Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Source address signed offset</description>
            <name>SOFF</name>
          </field>
        </fields>
        <name>TCD0_SOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1024</addressOffset>
        <description>TCD Signed Source Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Source address signed offset</description>
            <name>SOFF</name>
          </field>
        </fields>
        <name>TCD1_SOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1044</addressOffset>
        <description>TCD Signed Source Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Source address signed offset</description>
            <name>SOFF</name>
          </field>
        </fields>
        <name>TCD2_SOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1064</addressOffset>
        <description>TCD Signed Source Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Source address signed offset</description>
            <name>SOFF</name>
          </field>
        </fields>
        <name>TCD3_SOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1006</addressOffset>
        <description>TCD Transfer Attributes</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Destination Data Transfer Size</description>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Destination Address Modulo</description>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Source data transfer size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-byte</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-byte</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Source Address Modulo.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source address modulo feature is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <name>TCD0_ATTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1026</addressOffset>
        <description>TCD Transfer Attributes</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Destination Data Transfer Size</description>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Destination Address Modulo</description>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Source data transfer size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-byte</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-byte</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Source Address Modulo.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source address modulo feature is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <name>TCD1_ATTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1046</addressOffset>
        <description>TCD Transfer Attributes</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Destination Data Transfer Size</description>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Destination Address Modulo</description>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Source data transfer size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-byte</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-byte</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Source Address Modulo.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source address modulo feature is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <name>TCD2_ATTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1066</addressOffset>
        <description>TCD Transfer Attributes</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Destination Data Transfer Size</description>
            <name>DSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Destination Address Modulo</description>
            <name>DMOD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Source data transfer size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8-bit</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-byte</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-byte</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Source Address Modulo.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source address modulo feature is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMOD</name>
          </field>
        </fields>
        <name>TCD3_ATTR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1008</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Minor Byte Count (Minor Loop Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <name>TCD0_NBYTES_MLNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1028</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Minor Byte Count (Minor Loop Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <name>TCD1_NBYTES_MLNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1048</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Minor Byte Count (Minor Loop Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <name>TCD2_NBYTES_MLNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1068</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Minor Byte Count (Minor Loop Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <name>TCD3_NBYTES_MLNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1008</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD0_NBYTES_MLOFFNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1028</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD1_NBYTES_MLOFFNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1048</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD2_NBYTES_MLOFFNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1068</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1E</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD3_NBYTES_MLOFFNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1008</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.</description>
            <name>MLOFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD0_NBYTES_MLOFFYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1028</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.</description>
            <name>MLOFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD1_NBYTES_MLOFFYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1048</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.</description>
            <name>MLOFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD2_NBYTES_MLOFFYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1068</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Signed Minor Loop Offset (Minor Loop and Offset Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Minor Byte Transfer Count</description>
            <name>NBYTES</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x14</bitWidth>
            <description>If SMLOE or DMLOE is set, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.</description>
            <name>MLOFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Destination Minor Loop Offset enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the DADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the DADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMLOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Source Minor Loop Offset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is not applied to the SADDR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minor loop offset is applied to the SADDR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMLOE</name>
          </field>
        </fields>
        <name>TCD3_NBYTES_MLOFFYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100C</addressOffset>
        <description>TCD Last Source Address Adjustment</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Last source Address Adjustment</description>
            <name>SLAST</name>
          </field>
        </fields>
        <name>TCD0_SLAST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x102C</addressOffset>
        <description>TCD Last Source Address Adjustment</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Last source Address Adjustment</description>
            <name>SLAST</name>
          </field>
        </fields>
        <name>TCD1_SLAST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104C</addressOffset>
        <description>TCD Last Source Address Adjustment</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Last source Address Adjustment</description>
            <name>SLAST</name>
          </field>
        </fields>
        <name>TCD2_SLAST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x106C</addressOffset>
        <description>TCD Last Source Address Adjustment</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Last source Address Adjustment</description>
            <name>SLAST</name>
          </field>
        </fields>
        <name>TCD3_SLAST</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1010</addressOffset>
        <description>TCD Destination Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination Address</description>
            <name>DADDR</name>
          </field>
        </fields>
        <name>TCD0_DADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1030</addressOffset>
        <description>TCD Destination Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination Address</description>
            <name>DADDR</name>
          </field>
        </fields>
        <name>TCD1_DADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1050</addressOffset>
        <description>TCD Destination Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination Address</description>
            <name>DADDR</name>
          </field>
        </fields>
        <name>TCD2_DADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1070</addressOffset>
        <description>TCD Destination Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination Address</description>
            <name>DADDR</name>
          </field>
        </fields>
        <name>TCD3_DADDR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1014</addressOffset>
        <description>TCD Signed Destination Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Destination Address Signed offset</description>
            <name>DOFF</name>
          </field>
        </fields>
        <name>TCD0_DOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1034</addressOffset>
        <description>TCD Signed Destination Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Destination Address Signed offset</description>
            <name>DOFF</name>
          </field>
        </fields>
        <name>TCD1_DOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1054</addressOffset>
        <description>TCD Signed Destination Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Destination Address Signed offset</description>
            <name>DOFF</name>
          </field>
        </fields>
        <name>TCD2_DOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1074</addressOffset>
        <description>TCD Signed Destination Address Offset</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Destination Address Signed offset</description>
            <name>DOFF</name>
          </field>
        </fields>
        <name>TCD3_DOFF</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1016</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD0_CITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1036</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD1_CITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1056</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD2_CITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1076</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD3_CITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1016</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD0_CITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1036</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD1_CITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1056</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD2_CITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1076</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Current Major Iteration Count</description>
            <name>CITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on minor-loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD3_CITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1018</addressOffset>
        <description>TCD Last Destination Address Adjustment/Scatter Gather Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)</description>
            <name>DLASTSGA</name>
          </field>
        </fields>
        <name>TCD0_DLASTSGA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1038</addressOffset>
        <description>TCD Last Destination Address Adjustment/Scatter Gather Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)</description>
            <name>DLASTSGA</name>
          </field>
        </fields>
        <name>TCD1_DLASTSGA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1058</addressOffset>
        <description>TCD Last Destination Address Adjustment/Scatter Gather Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)</description>
            <name>DLASTSGA</name>
          </field>
        </fields>
        <name>TCD2_DLASTSGA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1078</addressOffset>
        <description>TCD Last Destination Address Adjustment/Scatter Gather Address</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Destination last address adjustment or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather)</description>
            <name>DLASTSGA</name>
          </field>
        </fields>
        <name>TCD3_DLASTSGA</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x101C</addressOffset>
        <description>TCD Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Start</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is not explicitly started</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is explicitly started via a software initiated service request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major iteration count completes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTMAJOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major counter is half complete.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTHALF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the major loop is complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Scatter/Gather Processing</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD is normal format.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ESG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on major loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAJORELINK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Active</description>
            <name>ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Done</description>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>MAJORLINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bandwidth Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No eDMA engine stalls</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 4 cycles after each r/w</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 8 cycles after each r/w</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BWC</name>
          </field>
        </fields>
        <name>TCD0_CSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x103C</addressOffset>
        <description>TCD Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Start</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is not explicitly started</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is explicitly started via a software initiated service request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major iteration count completes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTMAJOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major counter is half complete.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTHALF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the major loop is complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Scatter/Gather Processing</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD is normal format.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ESG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on major loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAJORELINK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Active</description>
            <name>ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Done</description>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>MAJORLINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bandwidth Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No eDMA engine stalls</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 4 cycles after each r/w</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 8 cycles after each r/w</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BWC</name>
          </field>
        </fields>
        <name>TCD1_CSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x105C</addressOffset>
        <description>TCD Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Start</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is not explicitly started</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is explicitly started via a software initiated service request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major iteration count completes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTMAJOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major counter is half complete.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTHALF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the major loop is complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Scatter/Gather Processing</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD is normal format.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ESG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on major loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAJORELINK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Active</description>
            <name>ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Done</description>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>MAJORLINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bandwidth Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No eDMA engine stalls</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 4 cycles after each r/w</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 8 cycles after each r/w</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BWC</name>
          </field>
        </fields>
        <name>TCD2_CSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x107C</addressOffset>
        <description>TCD Control and Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Start</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is not explicitly started</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel is explicitly started via a software initiated service request</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>START</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major iteration count completes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The end-of-major loop interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTMAJOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable an interrupt when major counter is half complete.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The half-point interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INTHALF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is not affected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel's ERQ bit is cleared when the major loop is complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable Scatter/Gather Processing</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD is normal format.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The current channel's TCD specifies a scatter gather format. The DLASTSGA field provides a memory pointer to the next TCD to be loaded into this channel after the major loop completes its execution.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ESG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enable channel-to-channel linking on major loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAJORELINK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Active</description>
            <name>ACTIVE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Done</description>
            <name>DONE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>MAJORLINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bandwidth Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No eDMA engine stalls</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 4 cycles after each r/w</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>eDMA engine stalls for 8 cycles after each r/w</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BWC</name>
          </field>
        </fields>
        <name>TCD3_CSR</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x101E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD0_BITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x103E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD1_BITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x105E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD2_BITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x107E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xF</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD3_BITER_ELINKNO</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x101E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD0_BITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x103E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD1_BITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x105E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD2_BITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x107E</addressOffset>
        <alternateGroup>DMA</alternateGroup>
        <description>TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Starting Major Iteration Count</description>
            <name>BITER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Link Channel Number</description>
            <name>LINKCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables channel-to-channel linking on minor loop complete</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel-to-channel linking is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ELINK</name>
          </field>
        </fields>
        <name>TCD3_BITER_ELINKYES</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x300</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4001F000</baseAddress>
    <description>Flash Memory Controller</description>
    <interrupts></interrupts>
    <name>FMC</name>
    <prependToName>FMC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Flash Access Protection Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 0 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M0AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 1 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M1AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 2 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M2AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 3 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M3AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 4 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M4AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 5 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M5AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 6 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M6AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Master 7 Access Protection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access may be performed by this master.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only read accesses may be performed by this master.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only write accesses may be performed by this master.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both read and write accesses may be performed by this master.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M7AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 0 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M0PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 1 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M1PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 2 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M2PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 3 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M3PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 4 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M4PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 5 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M5PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 6 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M6PFD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master 7 Prefetch Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prefetching for this master is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M7PFD</name>
          </field>
        </fields>
        <name>PFAPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF8003F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Flash Bank 0 Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 0 Single Entry Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single entry buffer is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single entry buffer is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B0SEBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 0 Instruction Prefetch Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not prefetch in response to instruction fetches.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable prefetches in response to instruction fetches.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B0IPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 0 Data Prefetch Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not prefetch in response to data references.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable prefetches in response to data references.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B0DPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 0 Instruction Cache Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not cache instruction fetches.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cache instruction fetches.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B0ICE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 0 Data Cache Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not cache data references.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cache data references.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B0DCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Cache Replacement Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LRU replacement algorithm per set across all four ways</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Independent LRU with ways [0-1] for ifetches, [2-3] for data</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Independent LRU with ways [0-2] for ifetches, [3] for data</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bank 0 Memory Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 bits</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 bits</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B0MW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Invalidate Prefetch Speculation Buffer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Speculation buffer and single entry buffer are not affected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invalidate (clear) speculation buffer and single entry buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>S_B_INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Cache Invalidate Way x</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No cache way invalidation for the corresponding cache</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invalidate cache way for the corresponding cache: clear the tag, data, and vld bits of ways selected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CINV_WAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Cache Lock Way x</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cache way is unlocked and may be displaced</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cache way is locked and its contents are not displaced</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLCK_WAY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Bank 0 Read Wait State Control</description>
            <name>B0RWSC</name>
          </field>
        </fields>
        <name>PFB0CR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3002001F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Flash Bank 1 Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 1 Single Entry Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single entry buffer is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single entry buffer is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B1SEBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 1 Instruction Prefetch Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not prefetch in response to instruction fetches.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable prefetches in response to instruction fetches.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B1IPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 1 Data Prefetch Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not prefetch in response to data references.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable prefetches in response to data references.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B1DPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 1 Instruction Cache Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not cache instruction fetches.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cache instruction fetches.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B1ICE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bank 1 Data Cache Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not cache data references.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Cache data references.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B1DCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Bank 1 Memory Width</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 bits</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 bits</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>B1MW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Bank 1 Read Wait State Control</description>
            <name>B1RWSC</name>
          </field>
        </fields>
        <name>PFB1CR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x3002001F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x114</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW0S7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x124</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x134</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW1S7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x140</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x144</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x148</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x150</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x154</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x158</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW2S7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x160</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x164</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x168</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x170</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x174</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x178</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17C</addressOffset>
        <description>Cache Tag Storage</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>1-bit valid for cache entry</description>
            <name>valid</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0xE</bitWidth>
            <description>14-bit tag for cache entry</description>
            <name>tag</name>
          </field>
        </fields>
        <name>TAGVDW3S7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x200</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S0U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x208</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S1U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x210</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S2U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x218</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S3U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x220</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S4U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x228</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S5U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x230</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S6U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x238</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S7U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x204</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S0L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S1L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x214</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S2L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x21C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S3L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x224</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S4L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S5L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x234</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S6L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x23C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW0S7L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x240</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S0U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x248</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S1U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x250</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S2U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x258</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S3U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x260</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S4U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x268</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S5U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x270</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S6U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x278</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S7U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x244</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S0L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S1L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x254</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S2L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x25C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S3L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x264</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S4L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x26C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S5L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x274</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S6L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x27C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW1S7L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x280</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S0U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x288</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S1U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x290</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S2U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x298</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S3U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2A0</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S4U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2A8</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S5U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2B0</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S6U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2B8</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S7U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x284</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S0L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S1L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x294</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S2L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x29C</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S3L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2A4</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S4L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2AC</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S5L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2B4</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S6L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2BC</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW2S7L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C0</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S0U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C8</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S1U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2D0</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S2U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2D8</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S3U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2E0</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S4U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2E8</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S5U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2F0</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S6U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2F8</addressOffset>
        <description>Cache Data Storage (upper word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [63:32] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S7U</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C4</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S0L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2CC</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S1L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2D4</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S2L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2DC</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S3L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2E4</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S4L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2EC</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S5L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2F4</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S6L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2FC</addressOffset>
        <description>Cache Data Storage (lower word)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Bits [31:0] of data entry</description>
            <name>data</name>
          </field>
        </fields>
        <name>DATAW3S7L</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40020000</baseAddress>
    <description>Flash Memory Interface</description>
    <interrupts>
      <interrupt>
        <name>FTF</name>
        <value>0x12</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>Read_Collision</name>
        <value>0x13</value>
      </interrupt>
    </interrupts>
    <name>FTFA</name>
    <prependToName>FTFA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Flash Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Memory Controller Command Completion Status Flag</description>
            <name>MGSTAT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Protection Violation Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No protection violation detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Protection violation detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FPVIOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Access Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No access error detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access error detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACCERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Read Collision Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No collision error detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Collision error detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDCOLERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Command Complete Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash command in progress</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash command has completed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCIF</name>
          </field>
        </fields>
        <name>FSTAT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Flash Configuration Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase Suspend</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No suspend requested</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Suspend the current Erase Flash Sector command execution.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERSSUSP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Erase All Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No request or request complete</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request to: run the Erase All Blocks command, verify the erased state, program the security byte in the Flash Configuration Field to the unsecure state, and release MCU security by setting the FSEC[SEC] field to the unsecure state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERSAREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Read Collision Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Read collision error interrupt disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Read collision error interrupt enabled. An interrupt request is generated whenever a flash memory read collision error is detected (see the description of FSTAT[RDCOLERR]).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDCOLLIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Command Complete Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Command complete interrupt disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Command complete interrupt enabled. An interrupt request is generated whenever the FSTAT[CCIF] flag is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CCIE</name>
          </field>
        </fields>
        <name>FCNFG</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2</addressOffset>
        <description>Flash Security Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Flash Security</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is unsecure. (The standard shipping condition of the flash memory module is unsecure.)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCU security status is secure.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SEC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Freescale Failure Analysis Access Code</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access granted</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access denied</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access denied</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Freescale factory access granted</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FSLACC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Mass Erase Enable Bits</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is disabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mass erase is enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Backdoor Key Security Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled (preferred KEYEN state to disable backdoor key access)</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Backdoor key access disabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>KEYEN</name>
          </field>
        </fields>
        <name>FSEC</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3</addressOffset>
        <description>Flash Option Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Nonvolatile Option</description>
            <name>OPT</name>
          </field>
        </fields>
        <name>FOPT</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x28</addressOffset>
        <description>Flash Access Segment Size Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Segment Size</description>
            <name>SGSIZE</name>
          </field>
        </fields>
        <name>FACSS</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x2B</addressOffset>
        <description>Flash Access Segment Number Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Number of Segments Indicator</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash memory is divided into 32 segments (64 Kbytes, 128 Kbytes)</description>
                <name>100000</name>
                <value>0x20</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash memory is divided into 40 segments (160 Kbytes)</description>
                <name>101000</name>
                <value>0x28</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash memory is divided into 64 segments (256 Kbytes, 512 Kbytes)</description>
                <name>1000000</name>
                <value>0x40</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NUMSG</name>
          </field>
        </fields>
        <name>FACSN</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB7</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB6</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOBB</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOBA</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB9</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF</addressOffset>
        <description>Flash Common Command Object Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The FCCOB register provides a command code and relevant parameters to the memory controller</description>
            <name>CCOBn</name>
          </field>
        </fields>
        <name>FCCOB8</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13</addressOffset>
        <description>Program Flash Protection Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Program Flash Region Protect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is protected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Program flash region is not protected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PROT</name>
          </field>
        </fields>
        <name>FPROT0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x18</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x19</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1A</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1B</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1C</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1D</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1E</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1F</addressOffset>
        <description>Execute-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Execute-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in execute mode only (as an instruction fetch)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible as data or in execute mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>XA</name>
          </field>
        </fields>
        <name>XACCL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x20</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x21</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x22</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x23</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCH0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x24</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x25</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL2</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x26</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL1</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x27</addressOffset>
        <description>Supervisor-only Access Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Supervisor-only access control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in supervisor mode only</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Associated segment is accessible in user or supervisor mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SA</name>
          </field>
        </fields>
        <name>SACCL0</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40021000</baseAddress>
    <description>DMA channel multiplexor</description>
    <interrupts></interrupts>
    <name>DMAMUX</name>
    <prependToName>DMAMUX_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>Channel Configuration register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DMA Channel Source (Slot)</description>
            <name>SOURCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Channel Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is disabled. This mode is primarily used during configuration of the DMAMux. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA channel is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ENBL</name>
          </field>
        </fields>
        <name>CHCFG3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x8C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4002C000</baseAddress>
    <description>Serial Peripheral Interface</description>
    <interrupts>
      <interrupt>
        <name>SPI0</name>
        <value>0x1A</value>
      </interrupt>
    </interrupts>
    <name>SPI0</name>
    <prependToName>SPI0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Module Configuration Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Halt</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HALT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Sample Point</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>0 protocol clock cycles between SCK edge and SIN sample</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1 protocol clock cycle between SCK edge and SIN sample</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 protocol clock cycles between SCK edge and SIN sample</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMPL_PT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flushes the RX FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the RX FIFO counter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the RX FIFO counter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLR_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear TX FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the TX FIFO counter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the TX FIFO counter.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLR_TXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Receive FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIS_RXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Disable Transmit FIFO</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIS_TXF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Module Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the module clocks.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Allows external logic to disable the module clocks.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Doze Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Doze mode has no effect on the module.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Doze mode disables the module.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DOZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Peripheral Chip Select x Inactive State</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state of PCSx is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state of PCSx is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Overwrite Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming data is ignored.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Incoming data is shifted into the shift register.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ROOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Peripheral Chip Select Strobe Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS5/ PCSS is used as the Peripheral Chip Select[5] signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS5/ PCSS is used as an active-low PCS Strobe signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Modified Timing Format Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modified SPI transfer format disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Modified SPI transfer format enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MTFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Freeze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not halt serial transfers in Debug mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Halt serial transfers in Debug mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>SPI Configuration.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SPI</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DCONF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous SCK Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous SCK disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous SCK enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT_SCKE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master/Slave Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables Slave mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables Master mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSTR</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4001</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Transfer Count Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>SPI Transfer Counter</description>
            <name>SPI_TCNT</name>
          </field>
        </fields>
        <name>TCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Slave Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <name>CTAR_SLAVE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Pop Next Pointer</description>
            <name>POPNXTPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RX FIFO Counter</description>
            <name>RXCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Transmit Next Pointer</description>
            <name>TXNXTPTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>TX FIFO Counter</description>
            <name>TXCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RX FIFO is not empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Rx FIFO overflow.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rx FIFO overflow has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is full.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO is not full.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Underflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No TX FIFO underflow.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TX FIFO underflow has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End of Queue Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQ is not set in the executing command.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQ is set in the executing SPI command.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>TX and RX Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit and receive operations are disabled (The module is in Stopped state).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit and receive operations are enabled (The module is in Running state).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRXS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer not complete.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer complete.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>DMA/Interrupt Request Select and Enable Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain DMA or Interrupt Request Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF_DIRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Drain Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFDF interrupt or DMA requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFDF interrupt or DMA requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFDF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFOF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RFOF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RFOF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill DMA or Interrupt Request Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF flag generates interrupt requests.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF flag generates DMA requests.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF_DIRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Fill Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF interrupts or DMA requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFFF interrupts or DMA requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFFF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Underflow Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFUF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TFUF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFUF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Finished Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>EOQF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQF_RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Request Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TCF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF_RE</name>
          </field>
        </fields>
        <name>RSER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>PUSH TX FIFO Register In Master Mode</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Select which PCS signals are to be asserted for the transfer</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Negate the PCS[x] signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Assert the PCS[x] signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clear Transfer Counter</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not clear the TCR[TCNT] field.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clear the TCR[TCNT] field.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>End Of Queue</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SPI data is not the last data to transfer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The SPI data is the last data to transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EOQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Clock and Transfer Attributes Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTAR0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTAR1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CTAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Peripheral Chip Select Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Return PCSn signals to their inactive state between transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Keep PCSn signals asserted between transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT</name>
          </field>
        </fields>
        <name>PUSHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>PUSH TX FIFO Register In Slave Mode</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <name>PUSHR_SLAVE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x38</addressOffset>
        <description>POP RX FIFO Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Received Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>POPR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Master Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Scaler</description>
            <name>BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Delay After Transfer Scaler</description>
            <name>DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>After SCK Delay Scaler</description>
            <name>ASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PCS to SCK Delay Scaler</description>
            <name>CSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Baud Rate Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 2.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Delay after Transfer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>After SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PCS to SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred MSB first.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred LSB first.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LSBFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Baud Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is computed normally with a 50/50 duty cycle.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBR</name>
          </field>
        </fields>
        <name>CTAR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <alternateGroup>SPI0</alternateGroup>
        <description>Clock and Transfer Attributes Register (In Master Mode)</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Baud Rate Scaler</description>
            <name>BR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Delay After Transfer Scaler</description>
            <name>DT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>After SCK Delay Scaler</description>
            <name>ASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>PCS to SCK Delay Scaler</description>
            <name>CSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Baud Rate Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 2.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Baud Rate Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Delay after Transfer Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>After SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Delay after Transfer Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PASC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PCS to SCK Delay Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 3.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 5.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PCS to SCK Prescaler value is 7.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCSSCK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LSB First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred MSB first.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is transferred LSB first.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LSBFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Phase</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is captured on the leading edge of SCK and changed on the following edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Data is changed on the leading edge of SCK and captured on the following edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPHA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The inactive state value of SCK is high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Frame Size</description>
            <name>FMSZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Double Baud Rate</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is computed normally with a 50/50 duty cycle.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The baud rate is doubled with the duty cycle depending on the Baud Rate Prescaler.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBR</name>
          </field>
        </fields>
        <name>CTAR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x78000000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3C</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x40</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x44</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x48</addressOffset>
        <description>Transmit FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Data</description>
            <name>TXDATA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Transmit Command or Transmit Data</description>
            <name>TXCMD_TXDATA</name>
          </field>
        </fields>
        <name>TXFR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7C</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x88</addressOffset>
        <description>Receive FIFO Registers</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Receive Data</description>
            <name>RXDATA</name>
          </field>
        </fields>
        <name>RXFR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xC</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40032000</baseAddress>
    <description>Cyclic Redundancy Check</description>
    <interrupts></interrupts>
    <name>CRC</name>
    <prependToName>CRC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC Data register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CRC Low Lower Byte</description>
            <name>LL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CRC Low Upper Byte</description>
            <name>LU</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CRC High Lower Byte</description>
            <name>HL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CRC High Upper Byte</description>
            <name>HU</name>
          </field>
        </fields>
        <name>DATA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFFFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_DATAL register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DATAL stores the lower 16 bits of the 16/32 bit CRC</description>
            <name>DATAL</name>
          </field>
        </fields>
        <name>DATAL</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_DATALL register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>CRCLL stores the first 8 bits of the 32 bit DATA</description>
            <name>DATALL</name>
          </field>
        </fields>
        <name>DATALL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>CRC_DATALU register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATALL stores the second 8 bits of the 32 bit CRC</description>
            <name>DATALU</name>
          </field>
        </fields>
        <name>DATALU</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_DATAH register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DATAH stores the high 16 bits of the 16/32 bit CRC</description>
            <name>DATAH</name>
          </field>
        </fields>
        <name>DATAH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_DATAHL register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATAHL stores the third 8 bits of the 32 bit CRC</description>
            <name>DATAHL</name>
          </field>
        </fields>
        <name>DATAHL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>CRC_DATAHU register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>DATAHU stores the fourth 8 bits of the 32 bit CRC</description>
            <name>DATAHU</name>
          </field>
        </fields>
        <name>DATAHU</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC Polynomial register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Low Polynominal Half-word</description>
            <name>LOW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>High Polynominal Half-word</description>
            <name>HIGH</name>
          </field>
        </fields>
        <name>GPOLY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1021</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_GPOLYL register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial value</description>
            <name>GPOLYL</name>
          </field>
        </fields>
        <name>GPOLYL</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_GPOLYLL register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>POLYLL stores the first 8 bits of the 32 bit CRC</description>
            <name>GPOLYLL</name>
          </field>
        </fields>
        <name>GPOLYLL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>CRC_GPOLYLU register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>POLYLL stores the second 8 bits of the 32 bit CRC</description>
            <name>GPOLYLU</name>
          </field>
        </fields>
        <name>GPOLYLU</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_GPOLYH register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value</description>
            <name>GPOLYH</name>
          </field>
        </fields>
        <name>GPOLYH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <alternateGroup>CRC</alternateGroup>
        <description>CRC_GPOLYHL register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>POLYHL stores the third 8 bits of the 32 bit CRC</description>
            <name>GPOLYHL</name>
          </field>
        </fields>
        <name>GPOLYHL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>CRC_GPOLYHU register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>POLYHU stores the fourth 8 bits of the 32 bit CRC</description>
            <name>GPOLYHU</name>
          </field>
        </fields>
        <name>GPOLYHU</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>CRC Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Width of CRC protocol.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit CRC protocol.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit CRC protocol.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write CRC Data Register As Seed</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writes to the CRC data register are data values.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writes to the CRC data register are seed values.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Read Of CRC Data Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No XOR on reading.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert or complement the read value of the CRC Data register.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FXOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Type Of Transpose For Read</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No transposition.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bits in bytes are transposed; bytes are not transposed.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both bits in bytes and bytes are transposed.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only bytes are transposed; no bits in a byte are transposed.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Type Of Transpose For Writes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No transposition.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bits in bytes are transposed; bytes are not transposed.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both bits in bytes and bytes are transposed.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only bytes are transposed; no bits in a byte are transposed.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOT</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>CRC_CTRLHU register.</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>16-bit CRC protocol.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-bit CRC protocol.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writes to CRC data register are data values.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writes to CRC data reguster are seed values.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No XOR on reading.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Invert or complement the read value of CRC data register.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FXOR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Transposition.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bits in bytes are transposed, bytes are not transposed.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both bits in bytes and bytes are transposed.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only bytes are transposed; no bits in a byte are transposed.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>no description available</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No Transposition.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bits in bytes are transposed, bytes are not transposed.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Both bits in bytes and bytes are transposed.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only bytes are transposed; no bits in a byte are transposed.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOT</name>
          </field>
        </fields>
        <name>CTRLHU</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x19C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40036000</baseAddress>
    <description>Programmable Delay Block</description>
    <interrupts>
      <interrupt>
        <name>PDB0</name>
        <value>0x34</value>
      </interrupt>
    </interrupts>
    <name>PDB0</name>
    <prependToName>PDB0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status and Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load OK</description>
            <name>LDOK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB operation in One-Shot mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB operation in Continuous mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CONT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Multiplication Factor Select for Prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiplication factor is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiplication factor is 10.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiplication factor is 20.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Multiplication factor is 40.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MULT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PDB Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB interrupt disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB interrupt enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDBIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PDB Interrupt Flag</description>
            <name>PDBIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PDB Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB disabled. Counter is off.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDBEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Trigger Input Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 0 is selected.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 1 is selected.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 2 is selected.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 3 is selected.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 4 is selected.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 5 is selected.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 6 is selected.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 7 is selected.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 8 is selected.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 9 is selected.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 10 is selected.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 11 is selected.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 12 is selected.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 13 is selected.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger-In 14 is selected.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is selected.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescaler Divider Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by multiplication factor selected by MULT.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by twice of the multiplication factor selected by MULT.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by four times of the multiplication factor selected by MULT.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by eight times of the multiplication factor selected by MULT.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by 16 times of the multiplication factor selected by MULT.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by 32 times of the multiplication factor selected by MULT.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by 64 times of the multiplication factor selected by MULT.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting uses the peripheral clock divided by 128 times of the multiplication factor selected by MULT.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PRESCALER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software Trigger</description>
            <name>SWTRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PDB Sequence Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB sequence error interrupt disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB sequence error interrupt enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDBEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Load Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The internal registers are loaded with the values from their buffers immediately after 1 is written to LDOK.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The internal registers are loaded with the values from their buffers when the PDB counter reaches the MOD register value after 1 is written to LDOK.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The internal registers are loaded with the values from their buffers when a trigger input event is detected after 1 is written to LDOK.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The internal registers are loaded with the values from their buffers when either the PDB counter reaches the MOD register value or a trigger input event is detected, after 1 is written to LDOK.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LDMOD</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Modulus register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Modulus</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Counter register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Counter</description>
            <name>CNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Interrupt Delay register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Interrupt Delay</description>
            <name>IDLY</name>
          </field>
        </fields>
        <name>IDLY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xFFFF</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x150</addressOffset>
        <description>DAC Interval Trigger n Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Interval Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC interval trigger disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC interval trigger enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC External Trigger Input Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC external trigger input disabled. DAC interval counter is reset and started counting when a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC external trigger input enabled. DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EXT</name>
          </field>
        </fields>
        <name>DACINTC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x154</addressOffset>
        <description>DAC Interval n register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>DAC Interval</description>
            <name>INT</name>
          </field>
        </fields>
        <name>DACINT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x190</addressOffset>
        <description>Pulse-Out n Enable register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Pulse-Out Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB Pulse-Out disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB Pulse-Out enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POEN</name>
          </field>
        </fields>
        <name>POEN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel n Control register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Pre-Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Pre-Trigger Output Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Pre-Trigger Back-to-Back Operation Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger back-to-back operation disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger back-to-back operation enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BB</name>
          </field>
        </fields>
        <name>CH0C1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Channel n Control register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Pre-Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Pre-Trigger Output Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger is in bypassed mode. The pre-trigger asserts one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SWTRIG is written with 1.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger asserts when the counter reaches the channel delay register and one peripheral clock cycle after a rising edge is detected on selected trigger input source or software trigger is selected and SETRIG is written with 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Pre-Trigger Back-to-Back Operation Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger back-to-back operation disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB channel's corresponding pre-trigger back-to-back operation enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BB</name>
          </field>
        </fields>
        <name>CH1C1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel n Status register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Sequence Error Flags</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sequence error not detected on PDB channel's corresponding pre-trigger.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Flags</description>
            <name>CF</name>
          </field>
        </fields>
        <name>CH0S</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Channel n Status register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Sequence Error Flags</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sequence error not detected on PDB channel's corresponding pre-trigger.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sequence error detected on PDB channel's corresponding pre-trigger. ADCn block can be triggered for a conversion by one pre-trigger from PDB channel n. When one conversion, which is triggered by one of the pre-triggers from PDB channel n, is in progress, new trigger from PDB channel's corresponding pre-trigger m cannot be accepted by ADCn, and ERR[m] is set. Writing 0's to clear the sequence error flags.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>PDB Channel Flags</description>
            <name>CF</name>
          </field>
        </fields>
        <name>CH1S</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel n Delay 0 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Channel Delay</description>
            <name>DLY</name>
          </field>
        </fields>
        <name>CH0DLY0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Channel n Delay 0 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Channel Delay</description>
            <name>DLY</name>
          </field>
        </fields>
        <name>CH1DLY0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Channel n Delay 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Channel Delay</description>
            <name>DLY</name>
          </field>
        </fields>
        <name>CH0DLY1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Channel n Delay 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Channel Delay</description>
            <name>DLY</name>
          </field>
        </fields>
        <name>CH1DLY1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x194</addressOffset>
        <description>Pulse-Out n Delay register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Pulse-Out Delay 2</description>
            <name>DLY2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Pulse-Out Delay 1</description>
            <name>DLY1</name>
          </field>
        </fields>
        <name>PO0DLY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x198</addressOffset>
        <description>Pulse-Out n Delay register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Pulse-Out Delay 2</description>
            <name>DLY2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>PDB Pulse-Out Delay 1</description>
            <name>DLY1</name>
          </field>
        </fields>
        <name>PO1DLY</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x140</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40037000</baseAddress>
    <description>Periodic Interrupt Timer</description>
    <interrupts>
      <interrupt>
        <name>PIT0</name>
        <value>0x30</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PIT1</name>
        <value>0x31</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PIT2</name>
        <value>0x32</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>PIT3</name>
        <value>0x33</value>
      </interrupt>
    </interrupts>
    <name>PIT</name>
    <prependToName>PIT_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>PIT Module Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Freeze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timers continue to run in Debug mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timers are stopped in Debug mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRZ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Module Disable - (PIT section)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock for standard PIT timers is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock for standard PIT timers is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDIS</name>
          </field>
        </fields>
        <name>MCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x6</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100</addressOffset>
        <description>Timer Load Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timer Start Value</description>
            <name>TSV</name>
          </field>
        </fields>
        <name>LDVAL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x110</addressOffset>
        <description>Timer Load Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timer Start Value</description>
            <name>TSV</name>
          </field>
        </fields>
        <name>LDVAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x120</addressOffset>
        <description>Timer Load Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timer Start Value</description>
            <name>TSV</name>
          </field>
        </fields>
        <name>LDVAL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x130</addressOffset>
        <description>Timer Load Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Timer Start Value</description>
            <name>TSV</name>
          </field>
        </fields>
        <name>LDVAL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x104</addressOffset>
        <description>Current Timer Value Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Timer Value</description>
            <name>TVL</name>
          </field>
        </fields>
        <name>CVAL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x114</addressOffset>
        <description>Current Timer Value Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Timer Value</description>
            <name>TVL</name>
          </field>
        </fields>
        <name>CVAL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x124</addressOffset>
        <description>Current Timer Value Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Timer Value</description>
            <name>TVL</name>
          </field>
        </fields>
        <name>CVAL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x134</addressOffset>
        <description>Current Timer Value Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Current Timer Value</description>
            <name>TVL</name>
          </field>
        </fields>
        <name>CVAL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x108</addressOffset>
        <description>Timer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt requests from Timer n are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt will be requested whenever TIF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is not chained.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHN</name>
          </field>
        </fields>
        <name>TCTRL0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x118</addressOffset>
        <description>Timer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt requests from Timer n are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt will be requested whenever TIF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is not chained.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHN</name>
          </field>
        </fields>
        <name>TCTRL1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x128</addressOffset>
        <description>Timer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt requests from Timer n are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt will be requested whenever TIF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is not chained.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHN</name>
          </field>
        </fields>
        <name>TCTRL2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x138</addressOffset>
        <description>Timer Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer n is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt requests from Timer n are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt will be requested whenever TIF is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chain Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is not chained.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer is chained to previous timer. For example, for Channel 2, if this field is set, Timer 2 is chained to Timer 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHN</name>
          </field>
        </fields>
        <name>TCTRL3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10C</addressOffset>
        <description>Timer Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has not yet occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <name>TFLG0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11C</addressOffset>
        <description>Timer Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has not yet occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <name>TFLG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12C</addressOffset>
        <description>Timer Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has not yet occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <name>TFLG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13C</addressOffset>
        <description>Timer Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has not yet occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIF</name>
          </field>
        </fields>
        <name>TFLG3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x9C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40038000</baseAddress>
    <description>FlexTimer Module</description>
    <groupName>FTM</groupName>
    <interrupts>
      <interrupt>
        <name>FTM0</name>
        <value>0x2A</value>
      </interrupt>
    </interrupts>
    <name>FTM0</name>
    <prependToName>FTM0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescale Factor Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Source Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No clock selected. This in effect disables the FTM counter.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fixed frequency clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Center-Aligned PWM Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter operates in Up Counting mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter operates in Up-Down Counting mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPWMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TOF interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TOF interrupts. An interrupt is generated when TOF equals one.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Counter</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>COUNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Modulo</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Modulo Value</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Counter Initial Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Initial Value Of The FTM Counter</description>
            <name>INIT</name>
          </field>
        </fields>
        <name>CNTIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Capture And Compare Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7F</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Features Mode Selection</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialize The Channels Output</description>
            <name>INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Protection Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWMSYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Capture Test Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture test mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture test mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAPTEST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Fault Control Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is disabled for all channels.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for all channels, and the selected mode is the manual fault clearing.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for all channels, and the selected mode is the automatic fault clearing.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTIE</name>
          </field>
        </fields>
        <name>MODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Synchronization</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Loading Point Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minimum loading point is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minimum loading point is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTMIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Maximum Loading Point Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The maximum loading point is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The maximum loading point is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTMAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Counter Reinitialization By Synchronization (FTM counter synchronization)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter continues to count normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is updated with its initial value when the selected trigger is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REINIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output Mask Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OUTMASK register is updated with the value of its buffer in all rising edges of the system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OUTMASK register is updated with the value of its buffer only by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCHOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Software Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWSYNC</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Initial State For Channels Output</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OI</name>
          </field>
        </fields>
        <name>OUTINIT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Output Mask</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OM</name>
          </field>
        </fields>
        <name>OUTMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Function For Linked Channels</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) for n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN3</name>
          </field>
        </fields>
        <name>COMBINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Deadtime Insertion Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Deadtime Value</description>
            <name>DTVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Deadtime Prescaler Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 1.</description>
                <name>0x</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 4.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 16.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTPS</name>
          </field>
        </fields>
        <name>DEADTIME</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>FTM External Trigger</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialization Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of initialization trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of initialization trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INITTRIGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Trigger Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel trigger was generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel trigger was generated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIGF</name>
          </field>
        </fields>
        <name>EXTTRIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Channels Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL7</name>
          </field>
        </fields>
        <name>POL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Fault Mode Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Inputs</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The logic OR of the enabled fault inputs is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The logic OR of the enabled fault inputs is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Protection Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is disabled. Write protected bits can be written.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is enabled. Write protected bits cannot be written.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF</name>
          </field>
        </fields>
        <name>FMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Input Capture Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 0 Input Filter</description>
            <name>CH0FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 1 Input Filter</description>
            <name>CH1FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 2 Input Filter</description>
            <name>CH2FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 3 Input Filter</description>
            <name>CH3FVAL</name>
          </field>
        </fields>
        <name>FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Fault Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Fault Input Filter</description>
            <name>FFVAL</name>
          </field>
        </fields>
        <name>FLTCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Quadrature Decoder Control And Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature Decoder mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature Decoder mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Direction In Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOFDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Counter Direction In Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting direction is decreasing (FTM counter decrement).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting direction is increasing (FTM counter increment).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A and phase B encoding mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Count and direction encoding mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase B Input Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHBPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase A Input Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHAPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase B Input Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase B input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase B input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHBFLTREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase A Input Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHAFLTREN</name>
          </field>
        </fields>
        <name>QDCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TOF Frequency</description>
            <name>NUMTOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BDM Mode</description>
            <name>BDMMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use of an external global time base is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use of an external global time base is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A global time base signal generation is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A global time base signal generation is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEOUT</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>FTM Fault Input Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT0POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT1POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT2POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT3POL</name>
          </field>
        </fields>
        <name>FLTPOL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>Synchronization Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWTRIGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CNTIN Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNTIN register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNTIN register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INVCTRL Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>INVCTRL register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INVCTRL register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWOCTRL Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SWOCTRL register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SWOCTRL register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy PWM synchronization is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enhanced PWM synchronization is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWRSTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOD, CNTIN, and CV registers synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate MOD, CNTIN, and CV registers synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates MOD, CNTIN, and CV registers synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWWRBUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output mask synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the OUTMASK register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the OUTMASK register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Inverting control synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the INVCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the INVCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWINVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software output control synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the SWOCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the SWOCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWSOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWRSTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates MOD, CNTIN, and CV registers synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWWRBUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output mask synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the OUTMASK register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the OUTMASK register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Inverting control synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the INVCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the INVCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWINVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software output control synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the SWOCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the SWOCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWSOC</name>
          </field>
        </fields>
        <name>SYNCONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>FTM Inverting Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 0 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 1 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 2 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 3 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV3EN</name>
          </field>
        </fields>
        <name>INVCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>FTM Software Output Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OCV</name>
          </field>
        </fields>
        <name>SWOCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>FTM PWM Load</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loading updated values is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loading updated values is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LDOK</name>
          </field>
        </fields>
        <name>PWMLOAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C0SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C1SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C2SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C3SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C4SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C5SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C0V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C1V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C2V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C3V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C4V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C5V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x9C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40039000</baseAddress>
    <description>FlexTimer Module</description>
    <groupName>FTM</groupName>
    <interrupts>
      <interrupt>
        <name>FTM1</name>
        <value>0x2B</value>
      </interrupt>
    </interrupts>
    <name>FTM1</name>
    <prependToName>FTM1_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescale Factor Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Source Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No clock selected. This in effect disables the FTM counter.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fixed frequency clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Center-Aligned PWM Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter operates in Up Counting mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter operates in Up-Down Counting mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPWMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TOF interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TOF interrupts. An interrupt is generated when TOF equals one.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Counter</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>COUNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Modulo</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Modulo Value</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Counter Initial Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Initial Value Of The FTM Counter</description>
            <name>INIT</name>
          </field>
        </fields>
        <name>CNTIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Capture And Compare Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7F</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Features Mode Selection</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialize The Channels Output</description>
            <name>INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Protection Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWMSYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Capture Test Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture test mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture test mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAPTEST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Fault Control Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is disabled for all channels.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for all channels, and the selected mode is the manual fault clearing.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for all channels, and the selected mode is the automatic fault clearing.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTIE</name>
          </field>
        </fields>
        <name>MODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Synchronization</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Loading Point Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minimum loading point is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minimum loading point is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTMIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Maximum Loading Point Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The maximum loading point is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The maximum loading point is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTMAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Counter Reinitialization By Synchronization (FTM counter synchronization)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter continues to count normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is updated with its initial value when the selected trigger is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REINIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output Mask Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OUTMASK register is updated with the value of its buffer in all rising edges of the system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OUTMASK register is updated with the value of its buffer only by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCHOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Software Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWSYNC</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Initial State For Channels Output</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OI</name>
          </field>
        </fields>
        <name>OUTINIT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Output Mask</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OM</name>
          </field>
        </fields>
        <name>OUTMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Function For Linked Channels</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) for n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN3</name>
          </field>
        </fields>
        <name>COMBINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Deadtime Insertion Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Deadtime Value</description>
            <name>DTVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Deadtime Prescaler Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 1.</description>
                <name>0x</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 4.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 16.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTPS</name>
          </field>
        </fields>
        <name>DEADTIME</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>FTM External Trigger</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialization Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of initialization trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of initialization trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INITTRIGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Trigger Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel trigger was generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel trigger was generated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIGF</name>
          </field>
        </fields>
        <name>EXTTRIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Channels Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL7</name>
          </field>
        </fields>
        <name>POL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Fault Mode Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Inputs</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The logic OR of the enabled fault inputs is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The logic OR of the enabled fault inputs is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Protection Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is disabled. Write protected bits can be written.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is enabled. Write protected bits cannot be written.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF</name>
          </field>
        </fields>
        <name>FMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Input Capture Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 0 Input Filter</description>
            <name>CH0FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 1 Input Filter</description>
            <name>CH1FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 2 Input Filter</description>
            <name>CH2FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 3 Input Filter</description>
            <name>CH3FVAL</name>
          </field>
        </fields>
        <name>FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Fault Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Fault Input Filter</description>
            <name>FFVAL</name>
          </field>
        </fields>
        <name>FLTCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Quadrature Decoder Control And Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature Decoder mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature Decoder mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Direction In Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOFDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Counter Direction In Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting direction is decreasing (FTM counter decrement).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting direction is increasing (FTM counter increment).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A and phase B encoding mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Count and direction encoding mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase B Input Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHBPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase A Input Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHAPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase B Input Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase B input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase B input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHBFLTREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase A Input Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHAFLTREN</name>
          </field>
        </fields>
        <name>QDCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TOF Frequency</description>
            <name>NUMTOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BDM Mode</description>
            <name>BDMMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use of an external global time base is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use of an external global time base is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A global time base signal generation is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A global time base signal generation is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEOUT</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>FTM Fault Input Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT0POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT1POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT2POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT3POL</name>
          </field>
        </fields>
        <name>FLTPOL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>Synchronization Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWTRIGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CNTIN Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNTIN register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNTIN register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INVCTRL Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>INVCTRL register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INVCTRL register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWOCTRL Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SWOCTRL register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SWOCTRL register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy PWM synchronization is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enhanced PWM synchronization is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWRSTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOD, CNTIN, and CV registers synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate MOD, CNTIN, and CV registers synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates MOD, CNTIN, and CV registers synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWWRBUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output mask synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the OUTMASK register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the OUTMASK register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Inverting control synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the INVCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the INVCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWINVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software output control synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the SWOCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the SWOCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWSOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWRSTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates MOD, CNTIN, and CV registers synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWWRBUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output mask synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the OUTMASK register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the OUTMASK register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Inverting control synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the INVCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the INVCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWINVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software output control synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the SWOCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the SWOCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWSOC</name>
          </field>
        </fields>
        <name>SYNCONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>FTM Inverting Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 0 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 1 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 2 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 3 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV3EN</name>
          </field>
        </fields>
        <name>INVCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>FTM Software Output Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OCV</name>
          </field>
        </fields>
        <name>SWOCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>FTM PWM Load</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loading updated values is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loading updated values is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LDOK</name>
          </field>
        </fields>
        <name>PWMLOAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C0SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C1SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C0V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C1V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x9C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003A000</baseAddress>
    <description>FlexTimer Module</description>
    <groupName>FTM</groupName>
    <interrupts>
      <interrupt>
        <name>FTM2</name>
        <value>0x2C</value>
      </interrupt>
    </interrupts>
    <name>FTM2</name>
    <prependToName>FTM2_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Prescale Factor Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 2</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 4</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 8</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide by 128</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Source Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No clock selected. This in effect disables the FTM counter.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>System clock</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fixed frequency clock</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Center-Aligned PWM Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter operates in Up Counting mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter operates in Up-Down Counting mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPWMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable TOF interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable TOF interrupts. An interrupt is generated when TOF equals one.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter has not overflowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter has overflowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOF</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Counter</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>COUNT</name>
          </field>
        </fields>
        <name>CNT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Modulo</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Modulo Value</description>
            <name>MOD</name>
          </field>
        </fields>
        <name>MOD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Counter Initial Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Initial Value Of The FTM Counter</description>
            <name>INIT</name>
          </field>
        </fields>
        <name>CNTIN</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Capture And Compare Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6F</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7F</name>
          </field>
        </fields>
        <name>STATUS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Features Mode Selection</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Only the TPM-compatible registers (first set of registers) can be used without any restriction. Do not use the FTM-specific registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All registers including the FTM-specific registers (second set of registers) are available for use with no restrictions.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialize The Channels Output</description>
            <name>INIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Protection Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is disabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No restrictions. Software and hardware triggers can be used by MOD, CnV, OUTMASK, and FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger can only be used by MOD and CnV synchronization, and hardware triggers can only be used by OUTMASK and FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PWMSYNC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Capture Test Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture test mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Capture test mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CAPTEST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Fault Control Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is disabled for all channels.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for even channels only (channels 0, 2, 4, and 6), and the selected mode is the manual fault clearing.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for all channels, and the selected mode is the manual fault clearing.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control is enabled for all channels, and the selected mode is the automatic fault clearing.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault control interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTIE</name>
          </field>
        </fields>
        <name>MODE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Synchronization</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Minimum Loading Point Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minimum loading point is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The minimum loading point is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTMIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Maximum Loading Point Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The maximum loading point is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The maximum loading point is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTMAX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Counter Reinitialization By Synchronization (FTM counter synchronization)</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter continues to count normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is updated with its initial value when the selected trigger is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REINIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output Mask Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OUTMASK register is updated with the value of its buffer in all rising edges of the system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OUTMASK register is updated with the value of its buffer only by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCHOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Hardware Trigger 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIG2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PWM Synchronization Software Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWSYNC</name>
          </field>
        </fields>
        <name>SYNC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Initial State For Channels Output</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Output Initialization Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The initialization value is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OI</name>
          </field>
        </fields>
        <name>OUTINIT</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Output Mask</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Output Mask</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is not masked. It continues to operate normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channel output is masked. It is forced to its inactive state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OM</name>
          </field>
        </fields>
        <name>OUTMASK</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Function For Linked Channels</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Combine Channels For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are independent.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Channels (n) and (n+1) are combined.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMBINE3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Complement Of Channel (n) for n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the same as the channel (n) output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel (n+1) output is the complement of the channel (n) output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COMP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The Dual Edge Capture mode in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAPEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Dual Edge Capture Mode Captures For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dual edge captures are active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DECAP3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Deadtime Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The deadtime insertion in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The PWM synchronization in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCEN3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1E</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Control Enable For n = 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault control in this pair of channels is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTEN3</name>
          </field>
        </fields>
        <name>COMBINE</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Deadtime Insertion Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Deadtime Value</description>
            <name>DTVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Deadtime Prescaler Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 1.</description>
                <name>0x</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 4.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide the system clock by 16.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DTPS</name>
          </field>
        </fields>
        <name>DEADTIME</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>FTM External Trigger</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of the channel trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1TRIG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Initialization Trigger Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of initialization trigger is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The generation of initialization trigger is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INITTRIGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Trigger Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel trigger was generated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel trigger was generated.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIGF</name>
          </field>
        </fields>
        <name>EXTTRIG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Channels Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active high.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel polarity is active low.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POL7</name>
          </field>
        </fields>
        <name>POL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Fault Mode Status</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected at the fault input.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected at the fault input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Inputs</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The logic OR of the enabled fault inputs is 0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The logic OR of the enabled fault inputs is 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Write Protection Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is disabled. Write protected bits can be written.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write protection is enabled. Write protected bits cannot be written.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Detection Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No fault condition was detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A fault condition was detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULTF</name>
          </field>
        </fields>
        <name>FMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Input Capture Filter Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 0 Input Filter</description>
            <name>CH0FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 1 Input Filter</description>
            <name>CH1FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 2 Input Filter</description>
            <name>CH2FVAL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Channel 3 Input Filter</description>
            <name>CH3FVAL</name>
          </field>
        </fields>
        <name>FILTER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Fault Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAULT3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fault input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FFLTR3EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Fault Input Filter</description>
            <name>FFVAL</name>
          </field>
        </fields>
        <name>FLTCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x80</addressOffset>
        <description>Quadrature Decoder Control And Status</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature Decoder mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quadrature Decoder mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Overflow Direction In Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the bottom of counting. There was an FTM counter decrement and FTM counter changes from its minimum value (CNTIN register) to its maximum value (MOD register).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TOF bit was set on the top of counting. There was an FTM counter increment and FTM counter changes from its maximum value (MOD register) to its minimum value (CNTIN register).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TOFDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM Counter Direction In Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting direction is decreasing (FTM counter decrement).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Counting direction is increasing (FTM counter increment).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Quadrature Decoder Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A and phase B encoding mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Count and direction encoding mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>QUADMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase B Input Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity. Phase B input signal is not inverted before identifying the rising and falling edges of this signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverted polarity. Phase B input signal is inverted before identifying the rising and falling edges of this signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHBPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase A Input Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal polarity. Phase A input signal is not inverted before identifying the rising and falling edges of this signal.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverted polarity. Phase A input signal is inverted before identifying the rising and falling edges of this signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHAPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase B Input Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase B input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase B input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHBFLTREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Phase A Input Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A input filter is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Phase A input filter is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PHAFLTREN</name>
          </field>
        </fields>
        <name>QDCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x84</addressOffset>
        <description>Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>TOF Frequency</description>
            <name>NUMTOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>BDM Mode</description>
            <name>BDMMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use of an external global time base is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use of an external global time base is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Global Time Base Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A global time base signal generation is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A global time base signal generation is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GTBEOUT</name>
          </field>
        </fields>
        <name>CONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x88</addressOffset>
        <description>FTM Fault Input Polarity</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 0 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT0POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 1 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT1POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 2 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT2POL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fault Input 3 Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active high. A 1 at the fault input indicates a fault.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The fault input polarity is active low. A 0 at the fault input indicates a fault.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT3POL</name>
          </field>
        </fields>
        <name>FLTPOL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8C</addressOffset>
        <description>Synchronization Configuration</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Trigger Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM clears the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM does not clear the TRIGj bit when the hardware trigger j is detected, where j = 0, 1,2.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWTRIGMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CNTIN Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNTIN register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNTIN register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CNTINC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>INVCTRL Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>INVCTRL register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>INVCTRL register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SWOCTRL Register Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SWOCTRL register is updated with its buffer value at all rising edges of system clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SWOCTRL register is updated with its buffer value by the PWM synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Synchronization Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Legacy PWM synchronization is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enhanced PWM synchronization is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SYNCMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWRSTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOD, CNTIN, and CV registers synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate MOD, CNTIN, and CV registers synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates MOD, CNTIN, and CV registers synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWWRBUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output mask synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the OUTMASK register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the OUTMASK register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Inverting control synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the INVCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the INVCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWINVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software output control synchronization is activated by the software trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger does not activate the SWOCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software trigger activates the SWOCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWSOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the FTM counter synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the FTM counter synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWRSTCNT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MOD, CNTIN, and CV registers synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate MOD, CNTIN, and CV registers synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates MOD, CNTIN, and CV registers synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWWRBUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Output mask synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the OUTMASK register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the OUTMASK register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWOM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Inverting control synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the INVCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the INVCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWINVC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software output control synchronization is activated by a hardware trigger.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger does not activate the SWOCTRL register synchronization.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A hardware trigger activates the SWOCTRL register synchronization.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HWSOC</name>
          </field>
        </fields>
        <name>SYNCONF</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x90</addressOffset>
        <description>FTM Inverting Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 0 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV0EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 1 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV1EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 2 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV2EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pair Channels 3 Inverting Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverting is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV3EN</name>
          </field>
        </fields>
        <name>INVCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x94</addressOffset>
        <description>FTM Software Output Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Software Output Control Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is not affected by software output control.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The channel output is affected by software output control.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6OCV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Software Output Control Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 0 to the channel output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The software output control forces 1 to the channel output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7OCV</name>
          </field>
        </fields>
        <name>SWOCTRL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x98</addressOffset>
        <description>FTM PWM Load</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 0 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH0SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 1 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH1SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 2 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH2SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 3 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH3SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 4 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH4SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 5 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH5SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 6 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH6SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel 7 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Do not include the channel in the matching process.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Include the channel in the matching process.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CH7SEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Load Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loading updated values is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loading updated values is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LDOK</name>
          </field>
        </fields>
        <name>PWMLOAD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C0SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Channel (n) Status And Control</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable DMA transfers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable DMA transfers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM counter reset by the selected input capture event.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is not reset when the selected channel (n) input event is detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM counter is reset when the selected channel (n) input event is detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICRST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Edge or Level Select</description>
            <name>ELSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Mode Select</description>
            <name>MSB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable channel interrupts. Use software polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable channel interrupts.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Channel Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No channel event has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A channel event has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHF</name>
          </field>
        </fields>
        <name>C1SC</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C0V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Channel (n) Value</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Channel Value</description>
            <name>VAL</name>
          </field>
        </fields>
        <name>C1V</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x70</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003B000</baseAddress>
    <description>Analog-to-Digital Converter</description>
    <interrupts>
      <interrupt>
        <name>ADC0</name>
        <value>0x27</value>
      </interrupt>
    </interrupts>
    <name>ADC0</name>
    <prependToName>ADC0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>ADC Configuration Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Input Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternate clock 2 (ALTCLK2)</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternate clock (ALTCLK)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous clock (ADACK)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADICLK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Conversion mode selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 8-bit conversion; when DIFF=1, it is differential 9-bit conversion with 2's complement output.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 12-bit conversion ; when DIFF=1, it is differential 13-bit conversion with 2's complement output.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 10-bit conversion. ; when DIFF=1, it is differential 11-bit conversion with 2's complement output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0:It is single-ended 16-bit conversion..; when DIFF=1, it is differential 16-bit conversion with 2's complement output</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Time Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Short sample time.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Long sample time.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADLSMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Divide Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 1 and the clock rate is input clock.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 2 and the clock rate is (input clock)/2.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 4 and the clock rate is (input clock)/4.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divide ratio is 8 and the clock rate is (input clock)/8.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Power Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal power configuration.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-power configuration. The power is reduced at the expense of maximum clock speed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADLPC</name>
          </field>
        </fields>
        <name>CFG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>ADC Configuration Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Long Sample Time Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default longest sample time; 20 extra ADCK cycles; 24 ADCK cycles total.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>12 extra ADCK cycles; 16 ADCK cycles total sample time.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 extra ADCK cycles; 10 ADCK cycles total sample time.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 extra ADCK cycles; 6 ADCK cycles total sample time.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADLSTS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High-Speed Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal conversion sequence selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-speed conversion sequence selected with 2 additional ADCK cycles to total conversion time.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADHSC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Asynchronous Clock Output Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous clock output disabled; Asynchronous clock is enabled only if selected by ADICLK and a conversion is active.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Asynchronous clock and clock output is enabled regardless of the state of the ADC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADACKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC Mux Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADxxa channels are selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ADxxb channels are selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUXSEL</name>
          </field>
        </fields>
        <name>CFG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Status and Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Voltage Reference Selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Default voltage reference pin pair, that is, external pins VREFH and VREFL</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternate reference pair, that is, VALTH and VALTL . This pair may be additional external pins or internal sources depending on the MCU configuration. See the chip configuration information for details specific to this MCU</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REFSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled and will assert the ADC DMA request during an ADC conversion complete event noted when any of the SC1n[COCO] flags is asserted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compare Function Range Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range function disabled. Only CV1 is compared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range function enabled. Both CV1 and CV2 are compared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACREN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compare Function Greater Than Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configures less than threshold, outside range not inclusive and inside range not inclusive; functionality based on the values placed in CV1 and CV2.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configures greater than or equal to threshold, outside and inside ranges inclusive; functionality based on the values placed in CV1 and CV2.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACFGT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compare Function Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compare function disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compare function enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Software trigger selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware trigger selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADTRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Active</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion not in progress.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion in progress.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADACT</name>
          </field>
        </fields>
        <name>SC2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Status and Control Register 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Hardware Average Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 samples averaged.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 samples averaged.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 samples averaged.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 samples averaged.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVGS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Hardware Average Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware average function disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware average function enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Continuous Conversion Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>One conversion or one set of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Continuous conversions or sets of conversions if the hardware average function is enabled, that is, AVGE=1, after initiating a conversion.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADCO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Calibration Failed Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Calibration completed normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Calibration failed. ADC accuracy specifications are not guaranteed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CALF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Calibration</description>
            <name>CAL</name>
          </field>
        </fields>
        <name>SC3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>ADC Offset Correction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Offset Error Correction Value</description>
            <name>OFS</name>
          </field>
        </fields>
        <name>OFS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>ADC Plus-Side Gain Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Plus-Side Gain</description>
            <name>PG</name>
          </field>
        </fields>
        <name>PG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>ADC Minus-Side Gain Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Minus-Side Gain</description>
            <name>MG</name>
          </field>
        </fields>
        <name>MG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x8200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLPD</name>
          </field>
        </fields>
        <name>CLPD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLPS</name>
          </field>
        </fields>
        <name>CLPS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Calibration Value</description>
            <name>CLP4</name>
          </field>
        </fields>
        <name>CLP4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Calibration Value</description>
            <name>CLP3</name>
          </field>
        </fields>
        <name>CLP3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Calibration Value</description>
            <name>CLP2</name>
          </field>
        </fields>
        <name>CLP2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Calibration Value</description>
            <name>CLP1</name>
          </field>
        </fields>
        <name>CLP1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>ADC Plus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLP0</name>
          </field>
        </fields>
        <name>CLP0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLMD</name>
          </field>
        </fields>
        <name>CLMD</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xA</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLMS</name>
          </field>
        </fields>
        <name>CLMS</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0xA</bitWidth>
            <description>Calibration Value</description>
            <name>CLM4</name>
          </field>
        </fields>
        <name>CLM4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x200</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x9</bitWidth>
            <description>Calibration Value</description>
            <name>CLM3</name>
          </field>
        </fields>
        <name>CLM3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x100</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Calibration Value</description>
            <name>CLM2</name>
          </field>
        </fields>
        <name>CLM2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Calibration Value</description>
            <name>CLM1</name>
          </field>
        </fields>
        <name>CLM1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>ADC Minus-Side General Calibration Value Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Calibration Value</description>
            <name>CLM0</name>
          </field>
        </fields>
        <name>CLM0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>ADC Status and Control Registers 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Input channel select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input.</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input.</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input.</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input.</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input.</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input.</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module is disabled.</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Differential Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single-ended conversions and input channels are selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Differential conversions and input channels are selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is not completed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COCO</name>
          </field>
        </fields>
        <name>SC1A</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>ADC Status and Control Registers 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Input channel select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP0 is selected as input; when DIFF=1, DAD0 is selected as input.</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP1 is selected as input; when DIFF=1, DAD1 is selected as input.</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP2 is selected as input; when DIFF=1, DAD2 is selected as input.</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, DADP3 is selected as input; when DIFF=1, DAD3 is selected as input.</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD4 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD5 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD6 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD7 is selected as input; when DIFF=1, it is reserved.</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD8 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD9 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD10 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD11 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD12 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD13 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD14 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD15 is selected as input; when DIFF=1, it is reserved.</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD16 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD17 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD18 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD19 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD20 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD21 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD22 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, AD23 is selected as input; when DIFF=1, it is reserved.</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Temp Sensor (single-ended) is selected as input; when DIFF=1, Temp Sensor (differential) is selected as input.</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0, Bandgap (single-ended) is selected as input; when DIFF=1, Bandgap (differential) is selected as input.</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSH is selected as input; when DIFF=1, -VREFSH (differential) is selected as input. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When DIFF=0,VREFSL is selected as input; when DIFF=1, it is reserved. Voltage reference selected is determined by SC2[REFSEL].</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module is disabled.</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADCH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Differential Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single-ended conversions and input channels are selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Differential conversions and input channels are selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DIFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion complete interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Conversion Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is not completed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Conversion is completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COCO</name>
          </field>
        </fields>
        <name>SC1B</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>ADC Data Result Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data result</description>
            <name>D</name>
          </field>
        </fields>
        <name>RA</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>ADC Data Result Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Data result</description>
            <name>D</name>
          </field>
        </fields>
        <name>RB</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Compare Value Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Compare Value.</description>
            <name>CV</name>
          </field>
        </fields>
        <name>CV1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Compare Value Registers</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Compare Value.</description>
            <name>CV</name>
          </field>
        </fields>
        <name>CV2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x24</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4003F000</baseAddress>
    <description>12-Bit Digital-to-Analog Converter</description>
    <interrupts>
      <interrupt>
        <name>DAC0</name>
        <value>0x38</value>
      </interrupt>
    </interrupts>
    <name>DAC0</name>
    <prependToName>DAC0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>DAC Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Bottom Position Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is not equal to C2[DACBFUP].</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is equal to C2[DACBFUP].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFRPBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Top Position Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is not zero.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer is zero.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFRPTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Watermark Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer has not reached the watermark level.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer has reached the watermark level.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFWMF</name>
          </field>
        </fields>
        <name>SR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x21</addressOffset>
        <description>DAC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Bottom Flag Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer bottom flag interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer bottom flag interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBBIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Read Pointer Top Flag Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer top flag interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer read pointer top flag interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBTIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Watermark Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer watermark interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC buffer watermark interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBWIEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Low Power Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-Power mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Power mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Software Trigger</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC soft trigger is not valid.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC soft trigger is valid.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACSWTRG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Trigger Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC hardware trigger is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC software trigger is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACTRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC selects DACREF_1 as the reference voltage.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC selects DACREF_2 as the reference voltage.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACRFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC system is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The DAC system is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACEN</name>
          </field>
        </fields>
        <name>C0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x22</addressOffset>
        <description>DAC Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer read pointer is disabled. The converted data is always the first word of the buffer.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Buffer read pointer is enabled. The converted data is the word that the read pointer points to. It means converted data can be from any word of the buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DAC Buffer Work Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal mode</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Swing mode</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>One-Time Scan mode</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FIFO mode</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFMD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DAC Buffer Watermark Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>In normal mode, 1 word . In FIFO mode, 2 or less than 2 data remaining in FIFO will set watermark status bit.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>In normal mode, 2 words . In FIFO mode, Max/4 or less than Max/4 data remaining in FIFO will set watermark status bit.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>In normal mode, 3 words . In FIFO mode, Max/2 or less than Max/2 data remaining in FIFO will set watermark status bit.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>In normal mode, 4 words . In FIFO mode, Max-2 or less than Max-2 data remaining in FIFO will set watermark status bit.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACBFWM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled. When DMA is enabled, the DMA request will be generated by original interrupts. The interrupts will not be presented on this module at the same time.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x23</addressOffset>
        <description>DAC Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DAC Buffer Upper Limit</description>
            <name>DACBFUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>DAC Buffer Read Pointer</description>
            <name>DACBFRP</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT0L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT1L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT2L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT3L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT4L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT5L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT6L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT7L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT8L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT9L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT10L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT11L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT12L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1A</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT13L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT14L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1E</addressOffset>
        <description>DAC Data Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When the DAC buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula: V out = V in * (1 + DACDAT0[11:0])/4096 When the DAC buffer is enabled, DATA is mapped to the 16-word buffer</description>
            <name>DATA0</name>
          </field>
        </fields>
        <name>DAT15L</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT0H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT1H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT2H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT3H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT4H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT5H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT6H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xF</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT7H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT8H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT9H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT10H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x17</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT11H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x19</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT12H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1B</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT13H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1D</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT14H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1F</addressOffset>
        <description>DAC Data High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>When the DAC Buffer is not enabled, DATA[11:0] controls the output voltage based on the following formula</description>
            <name>DATA1</name>
          </field>
        </fields>
        <name>DAT15H</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x10</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40040000</baseAddress>
    <description>Low Power Timer</description>
    <interrupts>
      <interrupt>
        <name>LPTMR0</name>
        <value>0x3A</value>
      </interrupt>
    </interrupts>
    <name>LPTMR0</name>
    <prependToName>LPTMR0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Low Power Timer Control Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPTMR is disabled and internal logic is reset.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPTMR is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Time Counter mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse Counter mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Free-Running Counter</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNR is reset whenever TCF is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CNR is reset on overflow.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Pin Polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse Counter input source is active-high, and the CNR will increment on the rising-edge.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse Counter input source is active-low, and the CNR will increment on the falling-edge.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Timer Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 0 is selected.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 1 is selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 2 is selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pulse counter input 3 is selected.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TPS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer interrupt disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timer interrupt enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timer Compare Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The value of CNR is not equal to CMR and increments.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The value of CNR is equal to CMR and increments.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>CSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Low Power Timer Prescale Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Prescaler Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 0 selected.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 1 selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 2 selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter clock 3 selected.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Prescaler Bypass</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter is enabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler/glitch filter is bypassed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PBYP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Prescale Value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 2; glitch filter does not support this configuration.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 4; glitch filter recognizes change on input pin after 2 rising clock edges.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 8; glitch filter recognizes change on input pin after 4 rising clock edges.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 16; glitch filter recognizes change on input pin after 8 rising clock edges.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 32; glitch filter recognizes change on input pin after 16 rising clock edges.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 64; glitch filter recognizes change on input pin after 32 rising clock edges.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 128; glitch filter recognizes change on input pin after 64 rising clock edges.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 256; glitch filter recognizes change on input pin after 128 rising clock edges.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 512; glitch filter recognizes change on input pin after 256 rising clock edges.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 1024; glitch filter recognizes change on input pin after 512 rising clock edges.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 2048; glitch filter recognizes change on input pin after 1024 rising clock edges.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 4096; glitch filter recognizes change on input pin after 2048 rising clock edges.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 8192; glitch filter recognizes change on input pin after 4096 rising clock edges.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 16,384; glitch filter recognizes change on input pin after 8192 rising clock edges.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 32,768; glitch filter recognizes change on input pin after 16,384 rising clock edges.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Prescaler divides the prescaler clock by 65,536; glitch filter recognizes change on input pin after 32,768 rising clock edges.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PRESCALE</name>
          </field>
        </fields>
        <name>PSR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Low Power Timer Compare Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Compare Value</description>
            <name>COMPARE</name>
          </field>
        </fields>
        <name>CMR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Low Power Timer Counter Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counter Value</description>
            <name>COUNTER</name>
          </field>
        </fields>
        <name>CNR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x1064</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40047000</baseAddress>
    <description>System Integration Module</description>
    <interrupts></interrupts>
    <name>SIM</name>
    <prependToName>SIM_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>System Options Register 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>RAM size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>8 KB</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>16 KB</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>24 KB</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 KB</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>48 KB</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 KB</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>96 KB</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 KB</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 KB</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAMSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>32K Oscillator Clock Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>ERCLK32K is not output.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ERCLK32K is output on PTE0.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>ERCLK32K is output on PTE26.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSC32KOUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>32K oscillator clock select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>System oscillator (OSC32KCLK)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO 1 kHz</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSC32KSEL</name>
          </field>
        </fields>
        <name>SOPT1</name>
        <resetMask>0x1FFF0FC0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>SOPT1 Configuration Register</description>
        <fields></fields>
        <name>SOPT1CFG</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1004</addressOffset>
        <description>System Options Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>CLKOUT select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash clock</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock (1 kHz)</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OSCERCLK0</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IRC 48 MHz clock</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKOUTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Debug trace clock select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGOUTCLK</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Core/system clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRACECLKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>PLL/FLL clock select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGFLLCLK clock</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IRC48 MHz clock</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PLLFLLSEL</name>
          </field>
        </fields>
        <name>SOPT2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x100C</addressOffset>
        <description>System Options Register 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 Fault 0 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_FLT0 pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 out</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0FLT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 Fault 1 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_FLT1 pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP1 out</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0FLT1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM1 Fault 0 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM1_FLT0 pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 out</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM1FLT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM2 Fault 0 Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2_FLT0 pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 out</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM2FLT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>FTM1 channel 0 input capture source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM1_CH0 signal</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 output</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP1 output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM1CH0SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>FTM2 channel 0 input capture source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2_CH0 signal</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0 output</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP1 output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM2CH0SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM2 channel 1 input capture source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2_CH1 signal</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Exclusive OR of FTM2_CH1, FTM2_CH0 and FTM1_CH1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM2CH1SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FlexTimer 0 External Clock Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM_CLK0 pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM_CLK1 pin</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0CLKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM1 External Clock Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM_CLK0 pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM_CLK1 pin</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM1CLKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FlexTimer 2 External Clock Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2 external clock driven by FTM_CLK0 pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2 external clock driven by FTM_CLK1 pin.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM2CLKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FlexTimer 0 Hardware Trigger 0 Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>HSCMP0 output drives FTM0 hardware trigger 0</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM1 channel match drives FTM0 hardware trigger 0</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0TRG0SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1D</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FlexTimer 0 Hardware Trigger 1 Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB output trigger 1 drives FTM0 hardware trigger 1</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2 channel match drives FTM0 hardware trigger 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0TRG1SRC</name>
          </field>
        </fields>
        <name>SOPT4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1010</addressOffset>
        <description>System Options Register 5</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART 0 transmit data source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART0_TX pin</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART0_TX pin modulated with FTM1 channel 0 output</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART0_TX pin modulated with FTM2 channel 0 output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART0TXSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART 0 receive data source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART0_RX pin</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP1</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART0RXSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART 1 transmit data source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART1_TX pin</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART1_TX pin modulated with FTM1 channel 0 output</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART1_TX pin modulated with FTM2 channel 0 output</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART1TXSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>UART 1 receive data source select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART1_RX pin</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP0</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMP1</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART1RXSRC</name>
          </field>
        </fields>
        <name>SOPT5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1018</addressOffset>
        <description>System Options Register 7</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>ADC0 trigger select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB external trigger pin input (PDB0_EXTRG)</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High speed comparator 0 output</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High speed comparator 1 output</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIT trigger 0</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIT trigger 1</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIT trigger 2</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PIT trigger 3</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0 trigger</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM1 trigger</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM2 trigger</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-power timer (LPTMR) trigger</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0TRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC0 pretrigger select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pre-trigger A</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pre-trigger B</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0PRETRGSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC0 alternate trigger enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PDB trigger selected for ADC0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternate trigger selected for ADC0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0ALTTRGEN</name>
          </field>
        </fields>
        <name>SOPT7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x101C</addressOffset>
        <description>System Options Register 8</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 Hardware Trigger 0 Software Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write 1 to assert the TRIG0 input to FTM0, software must clear this bit to allow other trigger sources to assert.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0SYNCBIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM1 Hardware Trigger 0 Software Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write 1 to assert the TRIG0 input to FTM1, software must clear this bit to allow other trigger sources to assert.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM1SYNCBIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM2 Hardware Trigger 0 Software Synchronization</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Write 1 to assert the TRIG0 input to FTM2, software must clear this bit to allow other trigger sources to assert.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM2SYNCBIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 channel 0 output source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH0 pin is output of FTM0 channel 0 output</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH0 pin is output of FTM0 channel 0 output, modulated by FTM1 channel 1 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0OCH0SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x11</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 channel 1 output source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH1 pin is output of FTM0 channel 1 output</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH1 pin is output of FTM0 channel 1 output, modulated by FTM1 channel 1 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0OCH1SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 channel 2 output source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH2 pin is output of FTM0 channel 2 output</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH2 pin is output of FTM0 channel 2 output, modulated by FTM1 channel 1 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0OCH2SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 channel 3 output source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH3 pin is output of FTM0 channel 3 output</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH3 pin is output of FTM0 channel 3 output, modulated by FTM1 channel 1 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0OCH3SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 channel 4 output source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH4 pin is output of FTM0 channel 4 output</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH4 pin is output of FTM0 channel 4 output, modulated by FTM1 channel 1 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0OCH4SRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x15</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 channel 5 output source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH5 pin is output of FTM0 channel 5 output</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FTM0_CH5 pin is output of FTM0 channel 5 output, modulated by FTM1 channel 1 output</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0OCH5SRC</name>
          </field>
        </fields>
        <name>SOPT8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1024</addressOffset>
        <description>System Device Identification Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Pincount identification</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32-pin</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>48-pin</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64-pin</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>80-pin</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>81-pin or 121-pin</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>100-pin</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>121-pin</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>144-pin</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Custom pinout (WLCSP)</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>169-pin</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256-pin</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PINID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Kinetis family identification</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>K1x Family (without tamper)</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K2x Family (without tamper)</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K3x Family or K1x/K6x Family (with tamper)</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K4x Family or K2x Family (with tamper)</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K6x Family (without tamper)</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K7x Family</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAMID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Device Die ID</description>
            <name>DIEID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Device revision number</description>
            <name>REVID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Kinetis Series ID</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kinetis K series</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kinetis L series</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kinetis W series</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kinetis V series</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SERIESID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Kinetis Sub-Family ID</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx0 Subfamily</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx1 Subfamily (tamper detect)</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx2 Subfamily</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx3 Subfamily (tamper detect)</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx4 Subfamily</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx5 Subfamily (tamper detect)</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Kx6 Subfamily</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SUBFAMID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Kinetis Family ID</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>K0x Family</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K1x Family</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K2x Family</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K3x Family</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K4x Family</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K6x Family</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>K7x Family</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FAMILYID</name>
          </field>
        </fields>
        <name>SDID</name>
        <resetMask>0xF0F80</resetMask>
        <resetValue>0x280</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1034</addressOffset>
        <description>System Clock Gating Control Register 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EWM Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EWM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>I2C0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART1 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UART1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x13</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CMP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x14</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>VREF Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VREF</name>
          </field>
        </fields>
        <name>SCGC4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0100030</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1038</addressOffset>
        <description>System Clock Gating Control Register 5</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Power Timer Access Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Access enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LPTMR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port A Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port B Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port C Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port D Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xD</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Port E Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORTE</name>
          </field>
        </fields>
        <name>SCGC5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x40180</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x103C</addressOffset>
        <description>System Clock Gating Control Register 6</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Memory Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Mux Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAMUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SPI0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SPI0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x12</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>CRC Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x16</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PDB Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDB</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x17</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>PIT Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PIT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM1 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FTM2 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FTM2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>ADC0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADC0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC0 Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DAC0</name>
          </field>
        </fields>
        <name>SCGC6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1040</addressOffset>
        <description>System Clock Gating Control Register 7</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Clock Gate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Clock enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMA</name>
          </field>
        </fields>
        <name>SCGC7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1044</addressOffset>
        <description>System Clock Divider Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Clock 4 output divider value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-1.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-2.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-3.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-4.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-5.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-6.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-7.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-8.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-9.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-10.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-11.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-12.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-13.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-14.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-15.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-16.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OUTDIV4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Clock 2 output divider value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-1.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-2.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-3.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-4.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-5.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-6.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-7.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-8.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-9.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-10.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-11.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-12.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-13.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-14.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-15.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-16.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OUTDIV2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Clock 1 output divider value</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-1.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-2.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-3.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-4.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-5.</description>
                <name>0100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-6.</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-7.</description>
                <name>0110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-8.</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-9.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-10.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-11.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-12.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-13.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-14.</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-15.</description>
                <name>1110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide-by-16.</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OUTDIV1</name>
          </field>
        </fields>
        <name>CLKDIV1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x10000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x104C</addressOffset>
        <description>Flash Configuration Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Disable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash is enabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash is disabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASHDIS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Flash Doze</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash remains enabled during Wait mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Flash is disabled for the duration of Wait mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLASHDOZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Program flash size</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 KB of program flash memory</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>64 KB of program flash memory</description>
                <name>0101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 KB of program flash memory</description>
                <name>0111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>256 KB of program flash memory</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>512 KB of program flash memory</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1024 KB of program flash memory</description>
                <name>1101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>128 KB of program flash memory</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFSIZE</name>
          </field>
        </fields>
        <name>FCFG1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF0F0F00</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1050</addressOffset>
        <description>Flash Configuration Register 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Max address block 0</description>
            <name>MAXADDR0</name>
          </field>
        </fields>
        <name>FCFG2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0xF900007F</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1054</addressOffset>
        <description>Unique Identification Register High</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1058</addressOffset>
        <description>Unique Identification Register Mid-High</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDMH</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x105C</addressOffset>
        <description>Unique Identification Register Mid Low</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDML</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1060</addressOffset>
        <description>Unique Identification Register Low</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Unique Identification</description>
            <name>UID</name>
          </field>
        </fields>
        <name>UIDL</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40049000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTA</name>
        <value>0x3B</value>
      </interrupt>
    </interrupts>
    <name>PORTA</name>
    <prependToName>PORTA_</prependToName>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x702</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4004A000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTB</name>
        <value>0x3C</value>
      </interrupt>
    </interrupts>
    <name>PORTB</name>
    <prependToName>PORTB_</prependToName>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4004B000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTC</name>
        <value>0x3D</value>
      </interrupt>
    </interrupts>
    <name>PORTC</name>
    <prependToName>PORTC_</prependToName>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xCC</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4004C000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTD</name>
        <value>0x3E</value>
      </interrupt>
    </interrupts>
    <name>PORTD</name>
    <prependToName>PORTD_</prependToName>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC0</addressOffset>
        <description>Digital Filter Enable Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Digital Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Digital filter is disabled on the corresponding pin and output of the digital filter is reset to zero.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Digital filter is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DFE</name>
          </field>
        </fields>
        <name>DFER</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC4</addressOffset>
        <description>Digital Filter Clock Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Source</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Digital filters are clocked by the bus clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Digital filters are clocked by the 1 kHz LPO clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CS</name>
          </field>
        </fields>
        <name>DFCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC8</addressOffset>
        <description>Digital Filter Width Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Filter Length</description>
            <name>FILT</name>
          </field>
        </fields>
        <name>DFWR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4004D000</baseAddress>
    <description>Pin Control and Interrupts</description>
    <groupName>PORT</groupName>
    <interrupts>
      <interrupt>
        <name>PORTE</name>
        <value>0x3F</value>
      </interrupt>
    </interrupts>
    <name>PORTE</name>
    <prependToName>PORTE_</prependToName>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x80</addressOffset>
        <description>Global Pin Control Low Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCLR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x84</addressOffset>
        <description>Global Pin Control High Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Data</description>
            <name>GPWD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Global Pin Write Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is not updated with the value in GPWD.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding Pin Control Register is updated with the value in GPWD.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GPWE</name>
          </field>
        </fields>
        <name>GPCHR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA0</addressOffset>
        <description>Interrupt Status Flag Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>ISFR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR0</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR1</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR2</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR3</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR4</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR5</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x18</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR6</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR7</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x20</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR8</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x24</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR9</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x28</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR10</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR11</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x30</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR12</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x34</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR13</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x38</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR14</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR15</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR16</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x44</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR17</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x48</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR18</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR19</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x50</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR20</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x54</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR21</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x58</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR22</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR23</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x60</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR24</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x64</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR25</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x68</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR26</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR27</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x70</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR28</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x74</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR29</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x78</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR30</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7C</addressOffset>
        <description>Pin Control Register n</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup resistor is enabled on the corresponding pin, if the corresponding PE field is set.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Pull Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a digital input.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slew Rate Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Passive Filter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer to the device data sheet for filter characteristics.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Open Drain Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is disabled on the corresponding pin.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Open drain output is enabled on the corresponding pin, if the pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Drive Strength Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive strength is configured on the corresponding pin, if pin is configured as a digital output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Pin Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin disabled (analog).</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 1 (GPIO).</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 2 (chip-specific).</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 3 (chip-specific).</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 4 (chip-specific).</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 5 (chip-specific).</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 6 (chip-specific).</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Alternative 7 (chip-specific).</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MUX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Lock Register</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are not locked.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Control Register fields [15:0] are locked and cannot be updated until the next system reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x10</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Interrupt Configuration</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt/DMA request disabled.</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on rising edge.</description>
                <name>0001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on falling edge.</description>
                <name>0010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA request on either edge.</description>
                <name>0011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 0.</description>
                <name>1000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on rising-edge.</description>
                <name>1001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on falling-edge.</description>
                <name>1010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt on either edge.</description>
                <name>1011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt when logic 1.</description>
                <name>1100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Status Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is not detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configured interrupt is detected. If the pin is configured to generate a DMA request, then the corresponding flag will be cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic 1 is written to the flag. If the pin is configured for a level sensitive interrupt and the pin remains asserted, then the flag is set again immediately after it is cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ISF</name>
          </field>
        </fields>
        <name>PCR31</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40052000</baseAddress>
    <description>Generation 2008 Watchdog Timer</description>
    <interrupts>
      <interrupt>
        <name>WDOG_EWM</name>
        <value>0x16</value>
      </interrupt>
    </interrupts>
    <name>WDOG</name>
    <prependToName>WDOG_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Watchdog Status and Control Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables or disables the WDOG's operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WDOGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Selects clock source for the WDOG timer and other internal timing operations.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG clock sourced from LPO .</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG clock sourced from alternate clock source.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Used to enable the debug breadcrumbs feature</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG time-out generates reset only.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG time-out initially generates an interrupt. After WCT, it generates a reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRQRSTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables Windowing mode.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WINEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables updates to watchdog write-once registers, after the reset-triggered initial configuration window (WCT) closes, through unlock sequence</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No further updates allowed to WDOG write-once registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG write-once registers can be unlocked for updating.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALLOWUPDATE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables or disables WDOG in Debug mode.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is disabled in CPU Debug mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is enabled in CPU Debug mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DBGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables or disables WDOG in Stop mode.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is disabled in CPU Stop mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is enabled in CPU Stop mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Enables or disables WDOG in Wait mode.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is disabled in CPU Wait mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG is enabled in CPU Wait mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAITEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Puts the watchdog in the functional test mode</description>
            <name>TESTWDOG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Effective only if TESTWDOG is set. Selects the test to be run on the watchdog timer.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Quick test. The timer runs in normal operation. You can load a small time-out value to do a quick test.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte test. Puts the timer in the byte test mode where individual bytes of the timer are enabled for operation and are compared for time-out against the corresponding byte of the programmed time-out value. Select the byte through BYTESEL[1:0] for testing.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TESTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>This 2-bit field selects the byte to be tested when the watchdog is in the byte test mode.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte 0 selected</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte 1 selected</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte 2 selected</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Byte 3 selected</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BYTESEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xE</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allows the WDOG's functional test mode to be disabled permanently</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG functional test mode is not disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>WDOG functional test mode is disabled permanently until reset.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DISTESTWDOG</name>
          </field>
        </fields>
        <name>STCTRLH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x1D3</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Watchdog Status and Control Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt flag</description>
            <name>INTFLG</name>
          </field>
        </fields>
        <name>STCTRLL</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Watchdog Time-out Value Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Defines the upper 16 bits of the 32-bit time-out value for the watchdog timer</description>
            <name>TOVALHIGH</name>
          </field>
        </fields>
        <name>TOVALH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x4C</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>Watchdog Time-out Value Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Defines the lower 16 bits of the 32-bit time-out value for the watchdog timer</description>
            <name>TOVALLOW</name>
          </field>
        </fields>
        <name>TOVALL</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x4B4C</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Watchdog Window Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Defines the upper 16 bits of the 32-bit window for the windowed mode of operation of the watchdog</description>
            <name>WINHIGH</name>
          </field>
        </fields>
        <name>WINH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>Watchdog Window Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Defines the lower 16 bits of the 32-bit window for the windowed mode of operation of the watchdog</description>
            <name>WINLOW</name>
          </field>
        </fields>
        <name>WINL</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Watchdog Refresh register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Watchdog refresh register</description>
            <name>WDOGREFRESH</name>
          </field>
        </fields>
        <name>REFRESH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xB480</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>Watchdog Unlock register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Writing the unlock sequence values to this register to makes the watchdog write-once registers writable again</description>
            <name>WDOGUNLOCK</name>
          </field>
        </fields>
        <name>UNLOCK</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xD928</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Watchdog Timer Output Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Shows the value of the upper 16 bits of the watchdog timer.</description>
            <name>TIMEROUTHIGH</name>
          </field>
        </fields>
        <name>TMROUTH</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12</addressOffset>
        <description>Watchdog Timer Output Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Shows the value of the lower 16 bits of the watchdog timer.</description>
            <name>TIMEROUTLOW</name>
          </field>
        </fields>
        <name>TMROUTL</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Watchdog Reset Count register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x10</bitWidth>
            <description>Counts the number of times the watchdog resets the system</description>
            <name>RSTCNT</name>
          </field>
        </fields>
        <name>RSTCNT</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x16</addressOffset>
        <description>Watchdog Prescaler register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>3-bit prescaler for the watchdog clock source</description>
            <name>PRESCVAL</name>
          </field>
        </fields>
        <name>PRESC</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x400</resetValue>
        <size>0x10</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x6</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40061000</baseAddress>
    <description>External Watchdog Monitor</description>
    <interrupts>
      <interrupt>
        <name>WDOG_EWM</name>
        <value>0x16</value>
      </interrupt>
    </interrupts>
    <name>EWM</name>
    <prependToName>EWM_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EWM enable.</description>
            <name>EWMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>EWM_in's Assertion State Select.</description>
            <name>ASSIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Input Enable.</description>
            <name>INEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Enable.</description>
            <name>INTEN</name>
          </field>
        </fields>
        <name>CTRL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x1</addressOffset>
        <description>Service Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>The EWM service mechanism requires the CPU to write two values to the SERV register: a first data byte of 0xB4, followed by a second data byte of 0x2C</description>
            <name>SERVICE</name>
          </field>
        </fields>
        <name>SERV</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Compare Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) minimum service time is required</description>
            <name>COMPAREL</name>
          </field>
        </fields>
        <name>CMPL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>Compare High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>To prevent runaway code from changing this field, software should write to this field after a CPU reset even if the (default) maximum service time is required</description>
            <name>COMPAREH</name>
          </field>
        </fields>
        <name>CMPH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xFF</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>Clock Prescaler Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Selected low power source for running the EWM counter can be prescaled as below</description>
            <name>CLK_DIV</name>
          </field>
        </fields>
        <name>CLKPRESCALER</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xE</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40064000</baseAddress>
    <description>Multipurpose Clock Generator module</description>
    <interrupts></interrupts>
    <name>MCG</name>
    <prependToName>MCG_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>MCG Control 1 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Stop Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal reference clock is disabled in Stop mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal reference clock is enabled in Stop mode if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI modes before entering Stop mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREFSTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Clock Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MCGIRCLK active.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRCLKEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock is selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The slow internal reference clock is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>FLL External Reference Divider</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 1; for all other RANGE values, Divide Factor is 32.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 2; for all other RANGE values, Divide Factor is 64.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 4; for all other RANGE values, Divide Factor is 128.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 8; for all other RANGE values, Divide Factor is 256.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 16; for all other RANGE values, Divide Factor is 512.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 32; for all other RANGE values, Divide Factor is 1024.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 64; for all other RANGE values, Divide Factor is 1280 .</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If RANGE = 0 or OSCSEL=1 , Divide Factor is 128; for all other RANGE values, Divide Factor is 1536 .</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FRDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Output of FLL is selected.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - Internal reference clock is selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - External reference clock is selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 3 - Reserved.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKS</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>MCG Control 2 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slow internal reference clock selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fast internal reference clock selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRCS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Power Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FLL is not disabled in bypass modes.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FLL is disabled in bypass modes (lower power)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reference Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock requested.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Oscillator requested.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EREFS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Gain Oscillator Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configure crystal oscillator for low-power operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Configure crystal oscillator for high-gain operation.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HGO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Frequency Range Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Low frequency range selected for the crystal oscillator .</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - High frequency range selected for the crystal oscillator .</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RANGE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast Internal Reference Clock Fine Trim</description>
            <name>FCFTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loss of Clock Reset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request is generated on a loss of OSC0 external reference clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generate a reset request on a loss of OSC0 external reference clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCRE0</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>MCG Control 3 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Slow Internal Reference Clock Trim Setting</description>
            <name>SCTRIM</name>
          </field>
        </fields>
        <name>C3</name>
        <resetMask>0x0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>MCG Control 4 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slow Internal Reference Clock Fine Trim</description>
            <name>SCFTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Fast Internal Reference Clock Trim Setting</description>
            <name>FCTRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>DCO Range Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Low range (reset default).</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - Mid range.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - Mid-high range.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 3 - High range.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DRST_DRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DCO Maximum Frequency with 32.768 kHz Reference</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCO has a default range of 25%.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DCO is fine-tuned for maximum frequency with 32.768 kHz reference.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMX32</name>
          </field>
        </fields>
        <name>C4</name>
        <resetMask>0xE0</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>MCG Control 5 Register</description>
        <fields></fields>
        <name>C5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>MCG Control 6 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Monitor Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock monitor is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generate a reset request on loss of external clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CME</name>
          </field>
        </fields>
        <name>C6</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x6</addressOffset>
        <description>MCG Status Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Clock Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of internal reference clock is the slow clock (32 kHz IRC).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of internal reference clock is the fast clock (4 MHz IRC).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IRCST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OSC Initialization</description>
            <name>OSCINIT0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Clock Mode Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 0 - Output of the FLL is selected (reset default).</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 1 - Internal reference clock is selected.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Encoding 2 - External reference clock is selected.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CLKST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Reference Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of FLL reference clock is the external reference clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Source of FLL reference clock is the internal reference clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREFST</name>
          </field>
        </fields>
        <name>S</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>MCG Status and Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>OSC0 Loss of Clock Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of OSC0 has not occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of OSC0 has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCS0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Fast Clock Internal Reference Divider</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 1</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 2.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 4.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 8.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 16</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 32</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 64</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Divide Factor is 128.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FCRDIV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FLL Filter Preserve Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FLL filter and FLL frequency will reset on changes to currect clock mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fll filter and FLL frequency retain their previous values during new clock mode change.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLTPRSRV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Trim Machine Fail Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Automatic Trim Machine completed normally.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Automatic Trim Machine failed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ATMF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Trim Machine Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>32 kHz Internal Reference Clock selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 MHz Internal Reference Clock selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ATMS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Automatic Trim Machine Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto Trim Machine disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Auto Trim Machine enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ATME</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>MCG Auto Trim Compare Value High Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ATM Compare Value High</description>
            <name>ATCVH</name>
          </field>
        </fields>
        <name>ATCVH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>MCG Auto Trim Compare Value Low Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>ATM Compare Value Low</description>
            <name>ATCVL</name>
          </field>
        </fields>
        <name>ATCVL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>MCG Control 7 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>MCG OSC Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects Oscillator (OSCCLK0).</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects 32 kHz RTC Oscillator.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects Oscillator (OSCCLK1).</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OSCSEL</name>
          </field>
        </fields>
        <name>C7</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>MCG Control 8 Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RTC Loss of Clock Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of RTC has not occur.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of RTC has occur</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCS1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Clock Monitor Enable1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock monitor is disabled for RTC clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External clock monitor is enabled for RTC clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CME1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loss of Clock Reset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt request is generated on a loss of RTC external reference clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Generate a reset request on a loss of RTC external reference clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCRE1</name>
          </field>
        </fields>
        <name>C8</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x3</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40065000</baseAddress>
    <description>Oscillator</description>
    <interrupts></interrupts>
    <name>OSC</name>
    <prependToName>OSC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>OSC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 16 pF Capacitor Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the selection.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Add 16 pF capacitor to the oscillator load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC16P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 8 pF Capacitor Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the selection.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Add 8 pF capacitor to the oscillator load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC8P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 4 pF Capacitor Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the selection.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Add 4 pF capacitor to the oscillator load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC4P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Oscillator 2 pF Capacitor Load Configure</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable the selection.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Add 2 pF capacitor to the oscillator load.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SC2P</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reference Stop Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock is disabled in Stop mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock stays enabled in Stop mode if ERCLKEN is set before entering Stop mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EREFSTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reference Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock is inactive.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External reference clock is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERCLKEN</name>
          </field>
        </fields>
        <name>CR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>OSC_DIV</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>ERCLK prescaler</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divisor ratio is 1.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divisor ratio is 2.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divisor ratio is 4.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The divisor ratio is 8.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ERPS</name>
          </field>
        </fields>
        <name>DIV</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xC</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40066000</baseAddress>
    <description>Inter-Integrated Circuit</description>
    <interrupts>
      <interrupt>
        <name>I2C0</name>
        <value>0x18</value>
      </interrupt>
    </interrupts>
    <name>I2C0</name>
    <prependToName>I2C0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>I2C Address Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Address</description>
            <name>AD</name>
          </field>
        </fields>
        <name>A1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>I2C Frequency Divider register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>ClockRate</description>
            <name>ICR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Multiplier Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 1</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 2</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>mul = 4</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MULT</name>
          </field>
        </fields>
        <name>F</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>I2C Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All DMA signalling disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA transfer is enabled. While SMB[FACK] = 0, the following conditions trigger the DMA request: a data byte is received, and either address or data is transmitted. (ACK/NACK is automatic) the first byte received matches the A1 register or is a general call address. If any address matching occurs, S[IAAS] and S[TCF] are set. If the direction of transfer is known from master to slave, then it is not required to check S[SRW]. With this assumption, DMA can also be used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite the C1 register operation. With this assumption, DMA cannot be used. When FACK = 1, an address or a data byte is transmitted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation. No interrupt generated when address matching in low power mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables the wakeup function in low power mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Repeat START</description>
            <name>RSTA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Acknowledge Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the current receiving byte (if FACK is set).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or the current receiving data byte (if FACK is set).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TX</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Master Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Master mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICEN</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>I2C Status register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Acknowledge</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Acknowledge signal was received after the completion of one byte of data transmission on the bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>No acknowledge signal detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXAK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt pending</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt pending</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IICIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slave Read/Write</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave receive, master writing to slave</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave transmit, master reading from slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Range Address Match</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not addressed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Addressed as a slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration Lost</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Standard bus operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loss of arbitration.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ARBL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bus Busy</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus is idle</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus is busy</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BUSY</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Addressed As A Slave</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Not addressed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Addressed as a slave</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IAAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transfer Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer in progress</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transfer complete</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCF</name>
          </field>
        </fields>
        <name>S</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x80</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>I2C Data I/O register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Data</description>
            <name>DATA</name>
          </field>
        </fields>
        <name>D</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>I2C Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Slave Address</description>
            <name>AD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Range Address Matching Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range mode disabled. No address matching occurs for an address within the range of values of the A1 and RA registers.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Range mode enabled. Address matching occurs when a slave receives an address within the range of values of the A1 and RA registers.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RMEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Slave Baud Rate Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The slave baud rate follows the master baud rate and clock stretching may occur</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Slave baud rate is independent of the master baud rate</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>High Drive Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal drive mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High drive mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HDRS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Address Extension</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>7-bit address scheme</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>10-bit address scheme</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ADEXT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>General Call Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>GCAEN</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>I2C Programmable Input Glitch Filter register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>I2C Programmable Filter Factor</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No filter/bypass</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FLT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Start Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No start happens on I2C bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Start detected on I2C bus</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STARTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Stop or Start Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop or start detection interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop or start detection interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>I2C Bus Stop Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No stop happens on I2C bus</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop detected on I2C bus</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Hold Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop holdoff is disabled. The MCU's entry to stop mode is not gated.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Stop holdoff is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHEN</name>
          </field>
        </fields>
        <name>FLT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>I2C Range Address register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>Range Slave Address</description>
            <name>RAD</name>
          </field>
        </fields>
        <name>RA</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>I2C SMBus Control and Status register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SHTF2 Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHTF2 interrupt is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SHTF2 interrupt is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF2IE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL High Timeout Flag 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No SCL high and SDA low timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SCL high and SDA low timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL High Timeout Flag 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No SCL high and SDA high timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SCL high and SDA high timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SHTF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SCL Low Timeout Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No low timeout occurs</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low timeout occurs</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLTF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Timeout Counter Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout counter counts at the frequency of the I2C module clock / 64</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Timeout counter counts at the frequency of the I2C module clock</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCKSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Second I2C Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C address register 2 matching is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>I2C address register 2 matching is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SIICAEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>SMBus Alert Response Address Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>SMBus alert response address matching is disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>SMBus alert response address matching is enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALERTEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Fast NACK/ACK Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>An ACK or NACK is sent on the following receiving data byte</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Writing 0 to TXAK after receiving a data byte generates an ACK. Writing 1 to TXAK after receiving a data byte generates a NACK.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FACK</name>
          </field>
        </fields>
        <name>SMB</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>I2C Address Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x7</bitWidth>
            <description>SMBus Address</description>
            <name>SAD</name>
          </field>
        </fields>
        <name>A2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC2</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>I2C SCL Low Timeout Register High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Most significant byte of SCL low timeout value that determines the timeout period of SCL low.</description>
            <name>SSLT</name>
          </field>
        </fields>
        <name>SLTH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>I2C SCL Low Timeout Register Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Least significant byte of SCL low timeout value that determines the timeout period of SCL low.</description>
            <name>SSLT</name>
          </field>
        </fields>
        <name>SLTL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x17</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4006A000</baseAddress>
    <description>Serial Communication Interface</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART0_RX_TX</name>
        <value>0x1F</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>UART0_ERR</name>
        <value>0x20</value>
      </interrupt>
    </interrupts>
    <name>UART0</name>
    <prependToName>UART0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Baud Rate Registers: High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>UART Baud Rate Bits</description>
            <name>SBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RxD Input Active Edge Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from RXEDGIF disabled using polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXEDGIF interrupt request enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEDGIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detect Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LBKDIF interrupt requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LBKDIF interrupt requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDIE</name>
          </field>
        </fields>
        <name>BDH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>UART Baud Rate Registers: Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>UART Baud Rate Bits</description>
            <name>SBR</name>
          </field>
        </fields>
        <name>BDL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>UART Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even parity.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd parity.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Parity function disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Parity function enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Type Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle character bit count starts after start bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle character bit count starts after stop bit.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ILT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Wakeup Method Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle line wakeup.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Address mark wakeup.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAKE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-bit or 8-bit Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects internal loop back mode. The receiver input is internally connected to transmitter output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single wire UART mode where the receiver input is connected to the transmit pin input signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stops in Wait Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART clock continues to run in Wait mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART clock freezes while CPU is in Wait mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UARTSWAI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loop Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOOPS</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>UART Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send Break</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal transmitter operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Queue break characters to be sent.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Wakeup Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RWU</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver off.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver on.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter off.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter on.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE interrupt requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE interrupt requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ILIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Full Interrupt or DMA Transfer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RDRF interrupt and DMA transfer requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RDRF interrupt or DMA transfer requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TC interrupt requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TC interrupt requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Interrupt or DMA Transfer Enable.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TDRE interrupt and DMA transfer requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TDRE interrupt or DMA transfer requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Status Register 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one dataword was received with a parity error since the last time this flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No framing error detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Framing error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Noise Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one dataword was received with noise detected since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Overrun Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No overrun has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Overrun has occurred or the overrun flag has not been cleared since the last overrun occured.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver input is either active now or has never become active since the IDLE flag was last cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver input has become idle or the flag has not been cleared since it last asserted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Data Register Full Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The number of datawords in the receive buffer is less than the number indicated by RXWATER.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter active (sending data, a preamble, or a break).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter idle (transmission activity complete).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Data Register Empty Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER].</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TDRE</name>
          </field>
        </fields>
        <name>S1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>UART Status Register 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Active Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART receiver idle/inactive waiting for a start bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART receiver active, RxD input not idle.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detection Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character detection is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Transmit Character Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is 10, 11, or 12 bits long.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is 13 or 14 bits long.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BRK13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Wakeup Idle Detect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>S1[IDLE] is not set upon detection of an idle character.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>S1[IDLE] is set upon detection of an idle character.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RWUID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Data Inversion</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data is not inverted.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data is inverted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Most Significant Bit First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RxD Pin Active Edge Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No active edge on the receive pin has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An active edge on the receive pin has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEDGIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detect Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No LIN break character detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LIN break character detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDIF</name>
          </field>
        </fields>
        <name>S2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>UART Control Register 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FE interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FE interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Noise Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OR interrupts are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OR interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ORIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Data Inversion.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data is not inverted.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data is inverted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Pin Data Direction in Single-Wire mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXD pin is an input in single wire mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXD pin is an output in single wire mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Bit 8</description>
            <name>T8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Received Bit 8</description>
            <name>R8</name>
          </field>
        </fields>
        <name>C3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>UART Data Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register</description>
            <name>RT</name>
          </field>
        </fields>
        <name>D</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>UART Match Address Registers 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Match Address</description>
            <name>MA</name>
          </field>
        </fields>
        <name>MA1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>UART Match Address Registers 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Match Address</description>
            <name>MA</name>
          </field>
        </fields>
        <name>MA2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>UART Control Register 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Baud Rate Fine Adjust</description>
            <name>BRFA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>10-bit Mode select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The parity bit is the ninth bit in the serial transmission.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The parity bit is the tenth bit in the serial transmission.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match Address Mode Enable 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received is transferred to the data buffer if MAEN1 is cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match Address Mode Enable 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received is transferred to the data buffer if MAEN2 is cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAEN1</name>
          </field>
        </fields>
        <name>C4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>UART Control Register 5</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Full DMA Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDMAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter DMA Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TDMAS</name>
          </field>
        </fields>
        <name>C5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>UART Extended Data Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The current received dataword contained in D and C3[R8] was received with a parity error.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without a parity error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received with a parity error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PARITYE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The current received dataword contained in D and C3[R8] was received with noise.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without noise.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The data was received with noise.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOISY</name>
          </field>
        </fields>
        <name>ED</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>UART Modem Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter clear-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS has no effect on the transmitter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXCTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter request-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The transmitter has no effect on RTS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter request-to-send polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter RTS is active low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter RTS is active high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRTSPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver request-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The receiver has no effect on RTS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXRTSE</name>
          </field>
        </fields>
        <name>MODEM</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>UART Infrared Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Transmitter narrow pulse</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>3/16.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TNP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Infrared enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IR disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IR enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREN</name>
          </field>
        </fields>
        <name>IR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>UART FIFO Parameters</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Receive FIFO. Buffer Depth</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 1 dataword.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 4 datawords.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 8 datawords.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 16 datawords.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 32 datawords.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 64 datawords.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 128 datawords.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXFIFOSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Transmit FIFO. Buffer Depth</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 1 dataword.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 4 datawords.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 8 datawords.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 16 datawords.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 32 datawords.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 64 datawords.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 128 datawords.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXFIFOSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXFE</name>
          </field>
        </fields>
        <name>PFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11</addressOffset>
        <description>UART FIFO Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Underflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXUF flag does not generate an interrupt to the host.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXUF flag generates an interrupt to the host.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXUFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXOF flag does not generate an interrupt to the host.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXOF flag generates an interrupt to the host.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXOFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXOF flag does not generate an interrupt to the host.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXOF flag generates an interrupt to the host.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXOFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO/Buffer Flush</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No flush operation occurs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data in the receive FIFO/buffer is cleared out.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO/Buffer Flush</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No flush operation occurs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data in the transmit FIFO/Buffer is cleared out.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXFLUSH</name>
          </field>
        </fields>
        <name>CFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12</addressOffset>
        <description>UART FIFO Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Buffer Underflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No receive buffer underflow has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one receive buffer underflow has occurred since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Buffer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No transmit buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one transmit buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Buffer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No receive buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one receive buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Buffer/FIFO Empty</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive buffer is not empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive buffer is empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEMPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Buffer/FIFO Empty</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit buffer is not empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit buffer is empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXEMPT</name>
          </field>
        </fields>
        <name>SFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13</addressOffset>
        <description>UART FIFO Transmit Watermark</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Transmit Watermark</description>
            <name>TXWATER</name>
          </field>
        </fields>
        <name>TWFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>UART FIFO Transmit Count</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Transmit Counter</description>
            <name>TXCOUNT</name>
          </field>
        </fields>
        <name>TCFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15</addressOffset>
        <description>UART FIFO Receive Watermark</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Receive Watermark</description>
            <name>RXWATER</name>
          </field>
        </fields>
        <name>RWFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x16</addressOffset>
        <description>UART FIFO Receive Count</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Receive Counter</description>
            <name>RXCOUNT</name>
          </field>
        </fields>
        <name>RCFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x17</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4006B000</baseAddress>
    <description>Serial Communication Interface</description>
    <groupName>UART</groupName>
    <interrupts>
      <interrupt>
        <name>UART1_RX_TX</name>
        <value>0x21</value>
      </interrupt>
    </interrupts>
    <interrupts>
      <interrupt>
        <name>UART1_ERR</name>
        <value>0x22</value>
      </interrupt>
    </interrupts>
    <name>UART1</name>
    <prependToName>UART1_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>UART Baud Rate Registers: High</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>UART Baud Rate Bits</description>
            <name>SBR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RxD Input Active Edge Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupts from RXEDGIF disabled using polling.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXEDGIF interrupt request enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEDGIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detect Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LBKDIF interrupt requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LBKDIF interrupt requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDIE</name>
          </field>
        </fields>
        <name>BDH</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>UART Baud Rate Registers: Low</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>UART Baud Rate Bits</description>
            <name>SBR</name>
          </field>
        </fields>
        <name>BDL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>UART Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Type</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Even parity.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Odd parity.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Parity function disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Parity function enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Type Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle character bit count starts after start bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle character bit count starts after stop bit.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ILT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Wakeup Method Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Idle line wakeup.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Address mark wakeup.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAKE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>9-bit or 8-bit Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal-start + 8 data bits (MSB/LSB first as determined by MSBF) + stop.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Use-start + 9 data bits (MSB/LSB first as determined by MSBF) + stop.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Selects internal loop back mode. The receiver input is internally connected to transmitter output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Single wire UART mode where the receiver input is connected to the transmit pin input signal.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSRC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>UART Stops in Wait Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART clock continues to run in Wait mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART clock freezes while CPU is in Wait mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>UARTSWAI</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loop Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Loop mode where transmitter output is internally connected to receiver input. The receiver input is determined by RSRC.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOOPS</name>
          </field>
        </fields>
        <name>C1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>UART Control Register 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Send Break</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal transmitter operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Queue break characters to be sent.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SBK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Wakeup Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal operation.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RWU enables the wakeup function and inhibits further receiver interrupt requests. Normally, hardware wakes the receiver by automatically clearing RWU.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RWU</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver off.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver on.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter off.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter on.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE interrupt requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IDLE interrupt requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ILIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Full Interrupt or DMA Transfer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RDRF interrupt and DMA transfer requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RDRF interrupt or DMA transfer requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmission Complete Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TC interrupt requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TC interrupt requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TCIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Interrupt or DMA Transfer Enable.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TDRE interrupt and DMA transfer requests disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TDRE interrupt or DMA transfer requests enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TIE</name>
          </field>
        </fields>
        <name>C2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x4</addressOffset>
        <description>UART Status Register 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No parity error detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1, then there may be data in the receive buffer what was received with a parity error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one dataword was received with a parity error since the last time this flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No framing error detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Framing error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Noise Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No noise detected since the last time this flag was cleared. If the receive buffer has a depth greater than 1 then there may be data in the receiver buffer that was received with noise.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one dataword was received with noise detected since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Overrun Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No overrun has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Overrun has occurred or the overrun flag has not been cleared since the last overrun occured.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Idle Line Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver input is either active now or has never become active since the IDLE flag was last cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receiver input has become idle or the flag has not been cleared since it last asserted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IDLE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Data Register Full Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The number of datawords in the receive buffer is less than the number indicated by RXWATER.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The number of datawords in the receive buffer is equal to or greater than the number indicated by RXWATER at some point in time since this flag was last cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDRF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Complete Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter active (sending data, a preamble, or a break).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter idle (transmission activity complete).</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Data Register Empty Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The amount of data in the transmit buffer is greater than the value indicated by TWFIFO[TXWATER].</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The amount of data in the transmit buffer is less than or equal to the value indicated by TWFIFO[TXWATER] at some point in time since the flag has been cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TDRE</name>
          </field>
        </fields>
        <name>S1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>UART Status Register 2</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Active Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART receiver idle/inactive waiting for a start bit.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>UART receiver active, RxD input not idle.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RAF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detection Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character detection is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is detected at length of 11 bit times if C1[M] = 0 or 12 bits time if C1[M] = 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Break Transmit Character Length</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is 10, 11, or 12 bits long.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Break character is 13 or 14 bits long.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BRK13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Wakeup Idle Detect</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>S1[IDLE] is not set upon detection of an idle character.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>S1[IDLE] is set upon detection of an idle character.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RWUID</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Data Inversion</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data is not inverted.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive data is inverted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Most Significant Bit First</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LSB (bit0) is the first bit that is transmitted following the start bit. Further, the first bit received after the start bit is identified as bit0.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>MSB (bit8, bit7 or bit6) is the first bit that is transmitted following the start bit, depending on the setting of C1[M] and C1[PE]. Further, the first bit received after the start bit is identified as bit8, bit7, or bit6, depending on the setting of C1[M] and C1[PE].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSBF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>RxD Pin Active Edge Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No active edge on the receive pin has occurred.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>An active edge on the receive pin has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEDGIF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>LIN Break Detect Interrupt Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No LIN break character detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LIN break character detected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LBKDIF</name>
          </field>
        </fields>
        <name>S2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>UART Control Register 3</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Parity Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>PF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Framing Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>FE interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>FE interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Noise Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>NF interrupt requests are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>NF interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NEIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Overrun Error Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>OR interrupts are disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>OR interrupt requests are enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ORIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Data Inversion.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data is not inverted.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit data is inverted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXINV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Pin Data Direction in Single-Wire mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXD pin is an input in single wire mode.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXD pin is an output in single wire mode.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXDIR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Bit 8</description>
            <name>T8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Received Bit 8</description>
            <name>R8</name>
          </field>
        </fields>
        <name>C3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x7</addressOffset>
        <description>UART Data Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Reads return the contents of the read-only receive data register and writes go to the write-only transmit data register</description>
            <name>RT</name>
          </field>
        </fields>
        <name>D</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>UART Match Address Registers 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Match Address</description>
            <name>MA</name>
          </field>
        </fields>
        <name>MA1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>UART Match Address Registers 2</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Match Address</description>
            <name>MA</name>
          </field>
        </fields>
        <name>MA2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xA</addressOffset>
        <description>UART Control Register 4</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Baud Rate Fine Adjust</description>
            <name>BRFA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>10-bit Mode select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The parity bit is the ninth bit in the serial transmission.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The parity bit is the tenth bit in the serial transmission.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>M10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match Address Mode Enable 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received is transferred to the data buffer if MAEN1 is cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA2 register. If no match occurs, the data is discarded. If a match occurs, data is transferred to the data buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAEN2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Match Address Mode Enable 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received is transferred to the data buffer if MAEN2 is cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data received with the most significant bit cleared, is discarded. All data received with the most significant bit set, is compared with contents of MA1 register. If no match occurs, the data is discarded. If match occurs, data is transferred to the data buffer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MAEN1</name>
          </field>
        </fields>
        <name>C4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xB</addressOffset>
        <description>UART Control Register 5</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Full DMA Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[RIE] and S1[RDRF] are set, the RDFR interrupt request signal is asserted to request an interrupt service.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[RIE] and S1[RDRF] are set, the RDRF DMA request signal is asserted to request a DMA transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RDMAS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter DMA Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE interrupt request signal is asserted to request interrupt service.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>If C2[TIE] is set and the S1[TDRE] flag is set, the TDRE DMA request signal is asserted to request a DMA transfer.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TDMAS</name>
          </field>
        </fields>
        <name>C5</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xC</addressOffset>
        <description>UART Extended Data Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The current received dataword contained in D and C3[R8] was received with a parity error.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without a parity error.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received with a parity error.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PARITYE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>The current received dataword contained in D and C3[R8] was received with noise.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The dataword was received without noise.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The data was received with noise.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>NOISY</name>
          </field>
        </fields>
        <name>ED</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xD</addressOffset>
        <description>UART Modem Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter clear-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CTS has no effect on the transmitter.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enables clear-to-send operation. The transmitter checks the state of CTS each time it is ready to send a character. If CTS is asserted, the character is sent. If CTS is deasserted, the signal TXD remains in the mark state and transmission is delayed until CTS is asserted. Changes in CTS as a character is being sent do not affect its transmission.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXCTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter request-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The transmitter has no effect on RTS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When a character is placed into an empty transmitter data buffer , RTS asserts one bit time before the start bit is transmitted. RTS deasserts one bit time after all characters in the transmitter data buffer and shift register are completely sent, including the last stop bit. (FIFO) (FIFO)</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRTSE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter request-to-send polarity</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter RTS is active low.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmitter RTS is active high.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXRTSPOL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver request-to-send enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The receiver has no effect on RTS.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RTS is deasserted if the number of characters in the receiver data register (FIFO) is equal to or greater than RWFIFO[RXWATER]. RTS is asserted when the number of characters in the receiver data register (FIFO) is less than RWFIFO[RXWATER].</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXRTSE</name>
          </field>
        </fields>
        <name>MODEM</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xE</addressOffset>
        <description>UART Infrared Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Transmitter narrow pulse</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>3/16.</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/16.</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/32.</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>1/4.</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TNP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Infrared enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IR disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IR enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IREN</name>
          </field>
        </fields>
        <name>IR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>UART FIFO Parameters</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Receive FIFO. Buffer Depth</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 1 dataword.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 4 datawords.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 8 datawords.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 16 datawords.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 32 datawords.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 64 datawords.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO/Buffer depth = 128 datawords.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXFIFOSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO is not enabled. Buffer is depth 1. (Legacy support)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Transmit FIFO. Buffer Depth</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 1 dataword.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 4 datawords.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 8 datawords.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 16 datawords.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 32 datawords.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 64 datawords.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO/Buffer depth = 128 datawords.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXFIFOSIZE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO is not enabled. Buffer is depth 1. (Legacy support).</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXFE</name>
          </field>
        </fields>
        <name>PFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x11</addressOffset>
        <description>UART FIFO Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Underflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXUF flag does not generate an interrupt to the host.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXUF flag generates an interrupt to the host.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXUFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXOF flag does not generate an interrupt to the host.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>TXOF flag generates an interrupt to the host.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXOFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO Overflow Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXOF flag does not generate an interrupt to the host.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>RXOF flag generates an interrupt to the host.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXOFE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive FIFO/Buffer Flush</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No flush operation occurs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data in the receive FIFO/buffer is cleared out.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXFLUSH</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit FIFO/Buffer Flush</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No flush operation occurs.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>All data in the transmit FIFO/Buffer is cleared out.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXFLUSH</name>
          </field>
        </fields>
        <name>CFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x12</addressOffset>
        <description>UART FIFO Status Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Buffer Underflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No receive buffer underflow has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one receive buffer underflow has occurred since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXUF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmitter Buffer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No transmit buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one transmit buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receiver Buffer Overflow Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No receive buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>At least one receive buffer overflow has occurred since the last time the flag was cleared.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXOF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Receive Buffer/FIFO Empty</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive buffer is not empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Receive buffer is empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RXEMPT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Transmit Buffer/FIFO Empty</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit buffer is not empty.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Transmit buffer is empty.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TXEMPT</name>
          </field>
        </fields>
        <name>SFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0xC0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x13</addressOffset>
        <description>UART FIFO Transmit Watermark</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Transmit Watermark</description>
            <name>TXWATER</name>
          </field>
        </fields>
        <name>TWFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x14</addressOffset>
        <description>UART FIFO Transmit Count</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Transmit Counter</description>
            <name>TXCOUNT</name>
          </field>
        </fields>
        <name>TCFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x15</addressOffset>
        <description>UART FIFO Receive Watermark</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Receive Watermark</description>
            <name>RXWATER</name>
          </field>
        </fields>
        <name>RWFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x16</addressOffset>
        <description>UART FIFO Receive Count</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Receive Counter</description>
            <name>RXCOUNT</name>
          </field>
        </fields>
        <name>RCFIFO</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x6</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40073000</baseAddress>
    <description>High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)</description>
    <groupName>CMP</groupName>
    <interrupts>
      <interrupt>
        <name>CMP0</name>
        <value>0x28</value>
      </interrupt>
    </interrupts>
    <name>CMP0</name>
    <prependToName>CMP0_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CMP Control Register 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparator hard block hysteresis control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HYSTCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Filter Sample Count</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>One sample must agree. The comparator output is simply sampled.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 consecutive samples must agree.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 consecutive samples must agree.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 consecutive samples must agree.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 consecutive samples must agree.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 consecutive samples must agree.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 consecutive samples must agree.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTER_CNT</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>CMP Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Module Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Pin Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set the filtered comparator output (CMPO) to equal COUT.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set the unfiltered comparator output (CMPO) to equal COUTA.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator INVERT</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Does not invert the comparator output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverts the comparator output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIGM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Windowing Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sampling mode is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sampling mode is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SE</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>CMP Filter Period Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Filter Sample Period</description>
            <name>FILT_PER</name>
          </field>
        </fields>
        <name>FPR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>CMP Status and Control Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Output</description>
            <name>COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Flag Falling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling-edge on COUT has not been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling-edge on COUT has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Flag Rising</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising-edge on COUT has not been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising-edge on COUT has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CFR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Interrupt Enable Falling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IEF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Interrupt Enable Rising</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <name>SCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DAC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DAC Output Voltage Select</description>
            <name>VOSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Supply Voltage Reference Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>V is selected as resistor ladder network supply reference V. in1 in</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>V is selected as resistor ladder network supply reference V. in2 in</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VRSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACEN</name>
          </field>
        </fields>
        <name>DACCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>MUX Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Minus Input Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN2</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN3</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN4</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN5</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN6</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN7</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Plus Input Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN2</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN3</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN4</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN5</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN6</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN7</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PSEL</name>
          </field>
        </fields>
        <name>MUXCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x6</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40073008</baseAddress>
    <description>High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog Converter (DAC), and Analog Mux (ANMUX)</description>
    <groupName>CMP</groupName>
    <interrupts>
      <interrupt>
        <name>CMP1</name>
        <value>0x29</value>
      </interrupt>
    </interrupts>
    <name>CMP1</name>
    <prependToName>CMP1_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>CMP Control Register 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Comparator hard block hysteresis control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 0</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 1</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 2</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Level 3</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>HYSTCTR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Filter Sample Count</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter is disabled. If SE = 1, then COUT is a logic 0. This is not a legal state, and is not recommended. If SE = 0, COUT = COUTA.</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>One sample must agree. The comparator output is simply sampled.</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>2 consecutive samples must agree.</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>3 consecutive samples must agree.</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>4 consecutive samples must agree.</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>5 consecutive samples must agree.</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>6 consecutive samples must agree.</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>7 consecutive samples must agree.</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTER_CNT</name>
          </field>
        </fields>
        <name>CR0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>CMP Control Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Module Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Analog Comparator is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>EN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Pin Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMPO is not available on the associated CMPO output pin. If the comparator does not own the pin, this field has no effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>CMPO is available on the associated CMPO output pin. The comparator output (CMPO) is driven out on the associated CMPO output pin if the comparator owns the pin. If the comparator does not own the field, this bit has no effect.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>OPE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Output Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set the filtered comparator output (CMPO) to equal COUT.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Set the unfiltered comparator output (CMPO) to equal COUTA.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>COS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator INVERT</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Does not invert the comparator output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Inverts the comparator output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>INV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power Mode Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower output propagation delay and lower current consumption.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High-Speed (HS) Comparison mode selected. In this mode, CMP has faster output propagation delay and higher current consumption.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PMODE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Trigger Mode Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger mode is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Trigger mode is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIGM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Windowing Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Windowing mode is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sample Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sampling mode is not selected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Sampling mode is selected.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SE</name>
          </field>
        </fields>
        <name>CR1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>CMP Filter Period Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Filter Sample Period</description>
            <name>FILT_PER</name>
          </field>
        </fields>
        <name>FPR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>CMP Status and Control Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Output</description>
            <name>COUT</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Flag Falling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling-edge on COUT has not been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Falling-edge on COUT has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CFF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Analog Comparator Flag Rising</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising-edge on COUT has not been detected.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Rising-edge on COUT has occurred.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CFR</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Interrupt Enable Falling</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IEF</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Comparator Interrupt Enable Rising</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>IER</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DMA Enable Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DMA is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DMAEN</name>
          </field>
        </fields>
        <name>SCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>DAC Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>DAC Output Voltage Select</description>
            <name>VOSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Supply Voltage Reference Source Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>V is selected as resistor ladder network supply reference V. in1 in</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>V is selected as resistor ladder network supply reference V. in2 in</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VRSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>DAC Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>DAC is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>DACEN</name>
          </field>
        </fields>
        <name>DACCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>MUX Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Minus Input Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN2</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN3</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN4</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN5</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN6</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN7</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Plus Input Mux Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN0</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN1</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN2</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN3</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN4</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN5</description>
                <name>101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN6</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>IN7</description>
                <name>111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PSEL</name>
          </field>
        </fields>
        <name>MUXCR</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x2</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x40074000</baseAddress>
    <description>Voltage Reference</description>
    <interrupts></interrupts>
    <name>VREF</name>
    <prependToName>VREF_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>VREF Trim Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x6</bitWidth>
            <description>Trim bits</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Min</description>
                <name>000000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Max</description>
                <name>111111</name>
                <value>0x3F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>TRIM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Chop oscillator enable. When set, internal chopping operation is enabled and the internal analog offset will be minimized.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Chop oscillator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Chop oscillator is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CHOPEN</name>
          </field>
        </fields>
        <name>TRM</name>
        <resetMask>0x40</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>VREF Status and Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Buffer Mode selection</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap on only, for stabilization and startup</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High power buffer mode enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-power buffer mode enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MODE_LV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Voltage Reference stable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The module is disabled or not stable.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The module is stable.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VREFST</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Second order curvature compensation enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ICOMPEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Regulator enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal 1.75 V regulator is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal 1.75 V regulator is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REGEN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Internal Voltage Reference enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The module is disabled.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The module is enabled.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>VREFEN</name>
          </field>
        </fields>
        <name>SC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007C000</baseAddress>
    <description>Low leakage wakeup unit</description>
    <interrupts>
      <interrupt>
        <name>LLWU</name>
        <value>0x15</value>
      </interrupt>
    </interrupts>
    <name>LLWU</name>
    <prependToName>LLWU_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>LLWU Pin Enable 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE3</name>
          </field>
        </fields>
        <name>PE1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>LLWU Pin Enable 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE7</name>
          </field>
        </fields>
        <name>PE2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>LLWU Pin Enable 3 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P8</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P9</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P10</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P11</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE11</name>
          </field>
        </fields>
        <name>PE3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x3</addressOffset>
        <description>LLWU Pin Enable 4 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P12</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE12</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P13</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P14</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE14</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Wakeup Pin Enable For LLWU_P15</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin disabled as wakeup input</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with rising edge detection</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with falling edge detection</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>External input pin enabled with any change detection</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUPE15</name>
          </field>
        </fields>
        <name>PE4</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>LLWU Module Enable register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable for Module 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Module Enable For Module 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag not used as wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Internal module flag used as wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUME7</name>
          </field>
        </fields>
        <name>ME</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>LLWU Flag 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P0 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P0 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P1 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P1 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P2 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P2 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P3 input was not a wake-up source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P3 input was a wake-up source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P4 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P4 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P5 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P5 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P6 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P6 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P7 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P7 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF7</name>
          </field>
        </fields>
        <name>F1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x6</addressOffset>
        <description>LLWU Flag 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P8</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P8 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P8 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF8</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P9</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P9 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P9 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF9</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P10</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P10 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P10 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF10</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P11</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P11 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P11 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF11</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P12</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P12 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P12 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF12</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P13</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P13 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P13 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF13</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P14</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P14 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P14 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF14</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup Flag For LLWU_P15</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P15 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LLWU_P15 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WUF15</name>
          </field>
        </fields>
        <name>F2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x7</addressOffset>
        <description>LLWU Flag 3 register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 0</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 0 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 0 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF0</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 1</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 1 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 1 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF1</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 2</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 2 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 2 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF2</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 3</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 3 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 3 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF3</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 4</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 4 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 4 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF4</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 5</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 5 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 5 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF5</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 6</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 6 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 6 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF6</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Wakeup flag For module 7</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 7 input was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Module 7 input was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MWUF7</name>
          </field>
        </fields>
        <name>F3</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>LLWU Pin Filter 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Filter Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P0 for filter</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P15 for filter</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Digital Filter On External Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter posedge detect enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter negedge detect enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter any edge detect enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Filter Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 1 was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 1 was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTF</name>
          </field>
        </fields>
        <name>FILT1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>LLWU Pin Filter 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x4</bitWidth>
            <description>Filter Pin Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P0 for filter</description>
                <name>0000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Select LLWU_P15 for filter</description>
                <name>1111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTSEL</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Digital Filter On External Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter posedge detect enabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter negedge detect enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Filter any edge detect enabled</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Filter Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 2 was not a wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin Filter 2 was a wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FILTF</name>
          </field>
        </fields>
        <name>FILT2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x3</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007D000</baseAddress>
    <description>Power Management Controller</description>
    <interrupts>
      <interrupt>
        <name>LVD_LVW</name>
        <value>0x14</value>
      </interrupt>
    </interrupts>
    <name>PMC</name>
    <prependToName>PMC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Low Voltage Detect Status And Control 1 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Low-Voltage Detect Voltage Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low trip point selected (V LVD = V LVDL )</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High trip point selected (V LVD = V LVDH )</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Reset Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>LVDF does not generate hardware resets</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Force an MCU reset when LVDF = 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDRE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt disabled (use polling)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request a hardware interrupt when LVDF = 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Acknowledge</description>
            <name>LVDACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage event not detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage event detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVDF</name>
          </field>
        </fields>
        <name>LVDSC1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x10</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Low Voltage Detect Status And Control 2 register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Low-Voltage Warning Voltage Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low trip point selected (VLVW = VLVW1)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid 1 trip point selected (VLVW = VLVW2)</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Mid 2 trip point selected (VLVW = VLVW3)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High trip point selected (VLVW = VLVW4)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVWV</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Warning Interrupt Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Hardware interrupt disabled (use polling)</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request a hardware interrupt when LVWF = 1</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVWIE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Warning Acknowledge</description>
            <name>LVWACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Warning Flag</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage warning event not detected</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-voltage warning event detected</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVWF</name>
          </field>
        </fields>
        <name>LVDSC2</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Regulator Status And Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bandgap Buffer Enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap buffer not enabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap buffer enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BGBE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Regulator In Run Regulation Status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Regulator is in stop regulation or in transition to/from it</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Regulator is in run regulation</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>REGONS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Acknowledge Isolation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Peripherals and I/O pads are in normal run state.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Certain peripherals and I/O pads are in an isolated and latched state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ACKISO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x4</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Bandgap Enable In VLPx Operation</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap voltage reference is disabled in VLPx , LLS , and VLLSx modes.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bandgap voltage reference is enabled in VLPx , LLS , and VLLSx modes.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>BGEN</name>
          </field>
        </fields>
        <name>REGSC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x4</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x4</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007E000</baseAddress>
    <description>System Mode Controller</description>
    <interrupts></interrupts>
    <name>SMC</name>
    <prependToName>SMC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Power Mode Protection register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow Very-Low-Leakage Stop Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any VLLSx mode is not allowed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any VLLSx mode is allowed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVLLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow Low-Leakage Stop Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any LLSx mode is not allowed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Any LLSx mode is allowed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ALLS</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow Very-Low-Power Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLPR, VLPW, and VLPS are not allowed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLPR, VLPW, and VLPS are allowed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AVLP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Allow High Speed Run mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>HSRUN is not allowed</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>HSRUN is allowed</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AHSRUN</name>
          </field>
        </fields>
        <name>PMPROT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x1</addressOffset>
        <description>Power Mode Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>Stop Mode Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal Stop (STOP)</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Very-Low-Power Stop (VLPS)</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Low-Leakage Stop (LLSx)</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Very-Low-Leakage Stop (VLLSx)</description>
                <name>100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reseved</description>
                <name>110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Aborted</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>The previous stop mode entry was successsful.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>The previous stop mode entry was aborted.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>STOPA</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Run Mode Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Normal Run mode (RUN)</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Very-Low-Power Run mode (VLPR)</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>High Speed Run mode (HSRUN)</description>
                <name>11</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RUNM</name>
          </field>
        </fields>
        <name>PMCTRL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x2</addressOffset>
        <description>Stop Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x3</bitWidth>
            <description>LLS or VLLS Mode Control</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS0 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx</description>
                <name>000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS1 if PMCTRL[STOPM]=VLLSx, reserved if PMCTRL[STOPM]=LLSx</description>
                <name>001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS2 if PMCTRL[STOPM]=VLLSx, LLS2 if PMCTRL[STOPM]=LLSx</description>
                <name>010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>VLLS3 if PMCTRL[STOPM]=VLLSx, LLS3 if PMCTRL[STOPM]=LLSx</description>
                <name>011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LLSM</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>POR Power Option</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>POR detect circuit is enabled in VLLS0</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>POR detect circuit is disabled in VLLS0</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PORPO</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Partial Stop Option</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>STOP - Normal Stop mode</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PSTOP1 - Partial Stop with both system and bus clocks disabled</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>PSTOP2 - Partial Stop with system clock disabled and bus clock enabled</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PSTOPO</name>
          </field>
        </fields>
        <name>STOPCTRL</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x3</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x3</addressOffset>
        <description>Power Mode Status register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>When debug is enabled, the PMSTAT will not update to STOP or VLPS When a PSTOP mode is enabled, the PMSTAT will not update to STOP or VLPS</description>
            <name>PMSTAT</name>
          </field>
        </fields>
        <name>PMSTAT</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x1</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0xA</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x4007F000</baseAddress>
    <description>Reset Control Module</description>
    <interrupts></interrupts>
    <name>RCM</name>
    <prependToName>RCM_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x0</addressOffset>
        <description>System Reset Status Register 0</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low Leakage Wakeup Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by LLWU module wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by LLWU module wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WAKEUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Low-Voltage Detect Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by LVD trip or POR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by LVD trip or POR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LVD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Loss-of-Clock Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by a loss of external clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by a loss of external clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Watchdog</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by watchdog timeout</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by watchdog timeout</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>WDOG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>External Reset Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by external reset pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by external reset pin</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Power-On Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by POR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by POR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>POR</name>
          </field>
        </fields>
        <name>SRS0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x82</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x1</addressOffset>
        <description>System Reset Status Register 1</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>JTAG Generated Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by JTAG</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by JTAG</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>JTAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Core Lockup</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by core LOCKUP event</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by core LOCKUP event</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>LOCKUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Software</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by software setting of SYSRESETREQ bit</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by software setting of SYSRESETREQ bit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>MDM-AP System Reset Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by host debugger system setting of the System Reset Request bit</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by host debugger system setting of the System Reset Request bit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>MDM_AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Stop Mode Acknowledge Error Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by peripheral failure to acknowledge attempt to enter stop mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by peripheral failure to acknowledge attempt to enter stop mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SACKERR</name>
          </field>
        </fields>
        <name>SRS1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x4</addressOffset>
        <description>Reset Pin Filter Control register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x2</bitWidth>
            <description>Reset Pin Filter Select in Run and Wait Modes</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All filtering disabled</description>
                <name>00</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter enabled for normal operation</description>
                <name>01</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock filter enabled for normal operation</description>
                <name>10</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSTFLTSRW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Reset Pin Filter Select in Stop Mode</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>All filtering disabled</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>LPO clock filter enabled</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSTFLTSS</name>
          </field>
        </fields>
        <name>RPFC</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x5</addressOffset>
        <description>Reset Pin Filter Width register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x5</bitWidth>
            <description>Reset Pin Filter Bus Clock Select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 1</description>
                <name>00000</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 2</description>
                <name>00001</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 3</description>
                <name>00010</name>
                <value>0x2</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 4</description>
                <name>00011</name>
                <value>0x3</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 5</description>
                <name>00100</name>
                <value>0x4</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 6</description>
                <name>00101</name>
                <value>0x5</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 7</description>
                <name>00110</name>
                <value>0x6</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 8</description>
                <name>00111</name>
                <value>0x7</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 9</description>
                <name>01000</name>
                <value>0x8</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 10</description>
                <name>01001</name>
                <value>0x9</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 11</description>
                <name>01010</name>
                <value>0xA</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 12</description>
                <name>01011</name>
                <value>0xB</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 13</description>
                <name>01100</name>
                <value>0xC</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 14</description>
                <name>01101</name>
                <value>0xD</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 15</description>
                <name>01110</name>
                <value>0xE</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 16</description>
                <name>01111</name>
                <value>0xF</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 17</description>
                <name>10000</name>
                <value>0x10</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 18</description>
                <name>10001</name>
                <value>0x11</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 19</description>
                <name>10010</name>
                <value>0x12</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 20</description>
                <name>10011</name>
                <value>0x13</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 21</description>
                <name>10100</name>
                <value>0x14</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 22</description>
                <name>10101</name>
                <value>0x15</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 23</description>
                <name>10110</name>
                <value>0x16</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 24</description>
                <name>10111</name>
                <value>0x17</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 25</description>
                <name>11000</name>
                <value>0x18</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 26</description>
                <name>11001</name>
                <value>0x19</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 27</description>
                <name>11010</name>
                <value>0x1A</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 28</description>
                <name>11011</name>
                <value>0x1B</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 29</description>
                <name>11100</name>
                <value>0x1C</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 30</description>
                <name>11101</name>
                <value>0x1D</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 31</description>
                <name>11110</name>
                <value>0x1E</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Bus clock filter count is 32</description>
                <name>11111</name>
                <value>0x1F</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>RSTFLTSEL</name>
          </field>
        </fields>
        <name>RPFW</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x8</addressOffset>
        <description>Sticky System Reset Status Register 0</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Low Leakage Wakeup Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by LLWU module wakeup source</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by LLWU module wakeup source</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWAKEUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Low-Voltage Detect Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by LVD trip or POR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by LVD trip or POR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLVD</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Loss-of-Clock Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by a loss of external clock.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by a loss of external clock.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Watchdog</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by watchdog timeout</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by watchdog timeout</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SWDOG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x6</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky External Reset Pin</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by external reset pin</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by external reset pin</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SPIN</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x7</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Power-On Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by POR</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by POR</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SPOR</name>
          </field>
        </fields>
        <name>SSRS0</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x82</resetValue>
        <size>0x8</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x9</addressOffset>
        <description>Sticky System Reset Status Register 1</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky JTAG Generated Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by JTAG</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by JTAG</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SJTAG</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Core Lockup</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by core LOCKUP event</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by core LOCKUP event</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SLOCKUP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Software</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by software setting of SYSRESETREQ bit</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by software setting of SYSRESETREQ bit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSW</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x3</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky MDM-AP System Reset Request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by host debugger system setting of the System Reset Request bit</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by host debugger system setting of the System Reset Request bit</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SMDM_AP</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x5</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Sticky Stop Mode Acknowledge Error Reset</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset not caused by peripheral failure to acknowledge attempt to enter stop mode</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Reset caused by peripheral failure to acknowledge attempt to enter stop mode</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>SSACKERR</name>
          </field>
        </fields>
        <name>SSRS1</name>
        <resetMask>0xFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x8</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF000</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTA</name>
        <value>0x3B</value>
      </interrupt>
    </interrupts>
    <name>PTA</name>
    <prependToName>GPIOA_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF040</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTB</name>
        <value>0x3C</value>
      </interrupt>
    </interrupts>
    <name>PTB</name>
    <prependToName>GPIOB_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF080</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTC</name>
        <value>0x3D</value>
      </interrupt>
    </interrupts>
    <name>PTC</name>
    <prependToName>GPIOC_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF0C0</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTD</name>
        <value>0x3E</value>
      </interrupt>
    </interrupts>
    <name>PTD</name>
    <prependToName>GPIOD_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x0</offset>
      <size>0x18</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0x400FF100</baseAddress>
    <description>General Purpose Input/Output</description>
    <groupName>GPIO</groupName>
    <interrupts>
      <interrupt>
        <name>PORTE</name>
        <value>0x3F</value>
      </interrupt>
    </interrupts>
    <name>PTE</name>
    <prependToName>GPIOE_</prependToName>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x0</addressOffset>
        <description>Port Data Output Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 0 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Logic level 1 is driven on pin, provided pin is configured for general-purpose output.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDO</name>
          </field>
        </fields>
        <name>PDOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x4</addressOffset>
        <description>Port Set Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Set Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTSO</name>
          </field>
        </fields>
        <name>PSOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Port Clear Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Clear Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is cleared to logic 0.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTCO</name>
          </field>
        </fields>
        <name>PCOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>write-only</access>
        <addressOffset>0xC</addressOffset>
        <description>Port Toggle Output Register</description>
        <fields>
          <field>
            <access>write-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Toggle Output</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn does not change.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Corresponding bit in PDORn is set to the inverse of its existing logic state.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PTTO</name>
          </field>
        </fields>
        <name>PTOR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x10</addressOffset>
        <description>Port Data Input Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Input</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 0, or is not configured for use by digital function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin logic level is logic 1.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDI</name>
          </field>
        </fields>
        <name>PDIR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x14</addressOffset>
        <description>Port Data Direction Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x20</bitWidth>
            <description>Port Data Direction</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose input, for the GPIO function.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Pin is configured as general-purpose output, for the GPIO function.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>PDD</name>
          </field>
        </fields>
        <name>PDDR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<peripherals>
  <peripheral>
    <addressBlock>
      <offset>0x8</offset>
      <size>0x3C</size>
      <usage>registers</usage>
    </addressBlock>
    <baseAddress>0xE0080000</baseAddress>
    <description>Core Platform Miscellaneous Control Module</description>
    <interrupts>
      <interrupt>
        <name>MCM</name>
        <value>0x11</value>
      </interrupt>
    </interrupts>
    <name>MCM</name>
    <prependToName>MCM_</prependToName>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0x8</addressOffset>
        <description>Crossbar Switch (AXBS) Slave Configuration</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Each bit in the ASC field indicates whether there is a corresponding connection to the crossbar switch's slave input port.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus slave connection to AXBS input port n is absent</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus slave connection to AXBS input port n is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ASC</name>
          </field>
        </fields>
        <name>PLASC</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0xF</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-only</access>
        <addressOffset>0xA</addressOffset>
        <description>Crossbar Switch (AXBS) Master Configuration</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x8</bitWidth>
            <description>Each bit in the AMC field indicates whether there is a corresponding connection to the AXBS master input port.</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus master connection to AXBS input port n is absent</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>A bus master connection to AXBS input port n is present</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>AMC</name>
          </field>
        </fields>
        <name>PLAMC</name>
        <resetMask>0xFFFF</resetMask>
        <resetValue>0x17</resetValue>
        <size>0x10</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0xC</addressOffset>
        <description>Crossbar Switch (AXBS) Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Arbitration select</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Fixed-priority arbitration for the crossbar masters</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Round-robin arbitration for the crossbar masters</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>ARB</name>
          </field>
        </fields>
        <name>PLACR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x10</addressOffset>
        <description>Interrupt Status and Control Register</description>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x8</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU invalid operation interrupt status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FIOC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x9</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU divide-by-zero interrupt status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FDZC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xA</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU overflow interrupt status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FOFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xB</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU underflow interrupt status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FUFC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xC</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU inexact interrupt status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FIXC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0xF</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU input denormal interrupt status</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Interrupt occurred</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FIDC</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x18</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU invalid operation interrupt enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FIOCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x19</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU divide-by-zero interrupt enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FDZCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1A</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU overflow interrupt enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FOFCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1B</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU underflow interrupt enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FUFCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1C</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU inexact interrupt enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FIXCE</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x1F</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>FPU input denormal interrupt enable</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Disable interrupt</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Enable interrupt</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>FIDCE</name>
          </field>
        </fields>
        <name>ISCR</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x20000</resetValue>
        <size>0x20</size>
      </register>
    </registers>
    <registers>
      <register>
        <access>read-write</access>
        <addressOffset>0x40</addressOffset>
        <description>Compute Operation Control Register</description>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x0</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compute Operation request</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request is cleared.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Request Compute Operation.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOREQ</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-only</access>
            <bitOffset>0x1</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compute Operation acknowledge</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compute operation entry has not completed or compute operation exit has completed.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>Compute operation entry has completed or compute operation exit has not completed.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOACK</name>
          </field>
        </fields>
        <fields>
          <field>
            <access>read-write</access>
            <bitOffset>0x2</bitOffset>
            <bitWidth>0x1</bitWidth>
            <description>Compute Operation wakeup on interrupt</description>
            <enumeratedValues>
              <enumeratedValue>
                <description>No effect.</description>
                <name>0</name>
                <value>0x0</value>
              </enumeratedValue>
            </enumeratedValues>
            <enumeratedValues>
              <enumeratedValue>
                <description>When set, the CPOREQ is cleared on any interrupt or exception vector fetch.</description>
                <name>1</name>
                <value>0x1</value>
              </enumeratedValue>
            </enumeratedValues>
            <name>CPOWOI</name>
          </field>
        </fields>
        <name>CPO</name>
        <resetMask>0xFFFFFFFF</resetMask>
        <resetValue>0x0</resetValue>
        <size>0x20</size>
      </register>
    </registers>
  </peripheral>
</peripherals>
<vendor>Freescale Semiconductor, Inc.</vendor>
<vendorId>Freescale</vendorId>
<version>1.6</version>
<width>0x20</width></device>