[INF:CM0023] Creating log file ../../build/tests/GenerateInterface/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.sv".

[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.sv".

LIB:  work
FILE: top.sv
n<> u<0> t<Null_rule> p<141> s<140> l<1>
n<abc_if> u<1> t<StringConst> p<2> l<1>
n<> u<2> t<Interface_identifier> p<16> c<1> s<15> l<1>
n<> u<3> t<IntegerAtomType_Int> p<4> l<1>
n<> u<4> t<Data_type> p<14> c<3> s<13> l<1>
n<NO_Input> u<5> t<StringConst> p<12> s<11> l<1>
n<3> u<6> t<IntConst> p<7> l<1>
n<> u<7> t<Primary_literal> p<8> c<6> l<1>
n<> u<8> t<Constant_primary> p<9> c<7> l<1>
n<> u<9> t<Constant_expression> p<10> c<8> l<1>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<1>
n<> u<12> t<Param_assignment> p<13> c<5> l<1>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1>
n<> u<14> t<Parameter_port_declaration> p<15> c<4> l<1>
n<> u<15> t<Parameter_port_list> p<16> c<14> l<1>
n<> u<16> t<Interface_ansi_header> p<121> c<2> s<44> l<1>
n<> u<17> t<IntVec_TypeLogic> p<34> s<33> l<3>
n<NO_Input> u<18> t<StringConst> p<19> l<3>
n<> u<19> t<Primary_literal> p<20> c<18> l<3>
n<> u<20> t<Constant_primary> p<21> c<19> l<3>
n<> u<21> t<Constant_expression> p<27> c<20> s<26> l<3>
n<1> u<22> t<IntConst> p<23> l<3>
n<> u<23> t<Primary_literal> p<24> c<22> l<3>
n<> u<24> t<Constant_primary> p<25> c<23> l<3>
n<> u<25> t<Constant_expression> p<27> c<24> l<3>
n<> u<26> t<BinOp_Minus> p<27> s<25> l<3>
n<> u<27> t<Constant_expression> p<32> c<21> s<31> l<3>
n<0> u<28> t<IntConst> p<29> l<3>
n<> u<29> t<Primary_literal> p<30> c<28> l<3>
n<> u<30> t<Constant_primary> p<31> c<29> l<3>
n<> u<31> t<Constant_expression> p<32> c<30> l<3>
n<> u<32> t<Constant_range> p<33> c<27> l<3>
n<> u<33> t<Packed_dimension> p<34> c<32> l<3>
n<> u<34> t<Data_type> p<38> c<17> s<37> l<3>
n<xyz_o> u<35> t<StringConst> p<36> l<3>
n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<3>
n<> u<37> t<List_of_variable_decl_assignments> p<38> c<36> l<3>
n<> u<38> t<Variable_declaration> p<39> c<34> l<3>
n<> u<39> t<Data_declaration> p<40> c<38> l<3>
n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3>
n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<3>
n<> u<42> t<Module_common_item> p<43> c<41> l<3>
n<> u<43> t<Interface_or_generate_item> p<44> c<42> l<3>
n<> u<44> t<Non_port_interface_item> p<121> c<43> s<72> l<3>
n<> u<45> t<IntVec_TypeLogic> p<62> s<61> l<4>
n<NO_Input> u<46> t<StringConst> p<47> l<4>
n<> u<47> t<Primary_literal> p<48> c<46> l<4>
n<> u<48> t<Constant_primary> p<49> c<47> l<4>
n<> u<49> t<Constant_expression> p<55> c<48> s<54> l<4>
n<1> u<50> t<IntConst> p<51> l<4>
n<> u<51> t<Primary_literal> p<52> c<50> l<4>
n<> u<52> t<Constant_primary> p<53> c<51> l<4>
n<> u<53> t<Constant_expression> p<55> c<52> l<4>
n<> u<54> t<BinOp_Minus> p<55> s<53> l<4>
n<> u<55> t<Constant_expression> p<60> c<49> s<59> l<4>
n<0> u<56> t<IntConst> p<57> l<4>
n<> u<57> t<Primary_literal> p<58> c<56> l<4>
n<> u<58> t<Constant_primary> p<59> c<57> l<4>
n<> u<59> t<Constant_expression> p<60> c<58> l<4>
n<> u<60> t<Constant_range> p<61> c<55> l<4>
n<> u<61> t<Packed_dimension> p<62> c<60> l<4>
n<> u<62> t<Data_type> p<66> c<45> s<65> l<4>
n<clk_i> u<63> t<StringConst> p<64> l<4>
n<> u<64> t<Variable_decl_assignment> p<65> c<63> l<4>
n<> u<65> t<List_of_variable_decl_assignments> p<66> c<64> l<4>
n<> u<66> t<Variable_declaration> p<67> c<62> l<4>
n<> u<67> t<Data_declaration> p<68> c<66> l<4>
n<> u<68> t<Package_or_generate_item_declaration> p<69> c<67> l<4>
n<> u<69> t<Module_or_generate_item_declaration> p<70> c<68> l<4>
n<> u<70> t<Module_common_item> p<71> c<69> l<4>
n<> u<71> t<Interface_or_generate_item> p<72> c<70> l<4>
n<> u<72> t<Non_port_interface_item> p<121> c<71> s<119> l<4>
n<i> u<73> t<StringConst> p<78> s<77> l<6>
n<0> u<74> t<IntConst> p<75> l<6>
n<> u<75> t<Primary_literal> p<76> c<74> l<6>
n<> u<76> t<Constant_primary> p<77> c<75> l<6>
n<> u<77> t<Constant_expression> p<78> c<76> l<6>
n<> u<78> t<Genvar_initialization> p<116> c<73> s<88> l<6>
n<i> u<79> t<StringConst> p<80> l<6>
n<> u<80> t<Primary_literal> p<81> c<79> l<6>
n<> u<81> t<Constant_primary> p<82> c<80> l<6>
n<> u<82> t<Constant_expression> p<88> c<81> s<87> l<6>
n<NO_Input> u<83> t<StringConst> p<84> l<6>
n<> u<84> t<Primary_literal> p<85> c<83> l<6>
n<> u<85> t<Constant_primary> p<86> c<84> l<6>
n<> u<86> t<Constant_expression> p<88> c<85> l<6>
n<> u<87> t<BinOp_Less> p<88> s<86> l<6>
n<> u<88> t<Constant_expression> p<116> c<82> s<91> l<6>
n<i> u<89> t<StringConst> p<91> s<90> l<6>
n<> u<90> t<IncDec_PlusPlus> p<91> l<6>
n<> u<91> t<Genvar_iteration> p<116> c<89> s<115> l<6>
n<block> u<92> t<StringConst> p<115> s<112> l<6>
n<abc_cb> u<93> t<StringConst> p<108> s<106> l<7>
n<> u<94> t<Edge_Posedge> p<105> s<104> l<7>
n<clk_i> u<95> t<StringConst> p<102> s<101> l<7>
n<i> u<96> t<StringConst> p<97> l<7>
n<> u<97> t<Primary_literal> p<98> c<96> l<7>
n<> u<98> t<Primary> p<99> c<97> l<7>
n<> u<99> t<Expression> p<100> c<98> l<7>
n<> u<100> t<Bit_select> p<101> c<99> l<7>
n<> u<101> t<Select> p<102> c<100> l<7>
n<> u<102> t<Complex_func_call> p<103> c<95> l<7>
n<> u<103> t<Primary> p<104> c<102> l<7>
n<> u<104> t<Expression> p<105> c<103> l<7>
n<> u<105> t<Event_expression> p<106> c<94> l<7>
n<> u<106> t<Clocking_event> p<108> c<105> s<107> l<7>
n<> u<107> t<Endclocking> p<108> l<9>
n<> u<108> t<Clocking_declaration> p<109> c<93> l<7>
n<> u<109> t<Module_or_generate_item_declaration> p<110> c<108> l<7>
n<> u<110> t<Module_common_item> p<111> c<109> l<7>
n<> u<111> t<Module_or_generate_item> p<112> c<110> l<7>
n<> u<112> t<Generate_item> p<115> c<111> s<114> l<7>
n<block> u<113> t<StringConst> p<115> l<10>
n<> u<114> t<End> p<115> s<113> l<10>
n<> u<115> t<Generate_block> p<116> c<92> l<6>
n<> u<116> t<Loop_generate_construct> p<117> c<78> l<6>
n<> u<117> t<Module_common_item> p<118> c<116> l<6>
n<> u<118> t<Interface_or_generate_item> p<119> c<117> l<6>
n<> u<119> t<Non_port_interface_item> p<121> c<118> s<120> l<6>
n<> u<120> t<Endinterface> p<121> l<13>
n<> u<121> t<Interface_declaration> p<122> c<16> l<1>
n<> u<122> t<Description> p<140> c<121> s<139> l<1>
n<> u<123> t<Module_keyword> p<127> s<124> l<16>
n<top> u<124> t<StringConst> p<127> s<126> l<16>
n<> u<125> t<Port> p<126> l<16>
n<> u<126> t<List_of_ports> p<127> c<125> l<16>
n<> u<127> t<Module_nonansi_header> p<138> c<123> s<137> l<16>
n<abc_if> u<128> t<StringConst> p<134> s<133> l<17>
n<intf> u<129> t<StringConst> p<130> l<17>
n<> u<130> t<Name_of_instance> p<133> c<129> s<132> l<17>
n<> u<131> t<Ordered_port_connection> p<132> l<17>
n<> u<132> t<List_of_port_connections> p<133> c<131> l<17>
n<> u<133> t<Hierarchical_instance> p<134> c<130> l<17>
n<> u<134> t<Module_instantiation> p<135> c<128> l<17>
n<> u<135> t<Module_or_generate_item> p<136> c<134> l<17>
n<> u<136> t<Non_port_module_item> p<137> c<135> l<17>
n<> u<137> t<Module_item> p<138> c<136> l<17>
n<> u<138> t<Module_declaration> p<139> c<127> l<16>
n<> u<139> t<Description> p<140> c<138> l<16>
n<> u<140> t<Source_text> p<141> c<122> l<1>
n<> u<141> t<Top_level_rule> l<1>
[WRN:PA0205] top.sv:1: No timescale set for "abc_if".

[WRN:PA0205] top.sv:16: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0304] top.sv:1: Compile interface "work@abc_if".

[INF:CP0303] top.sv:16: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] top.sv:6: Compile generate block "work@top.intf.block[0]".

[INF:CP0335] top.sv:6: Compile generate block "work@top.intf.block[1]".

[INF:CP0335] top.sv:6: Compile generate block "work@top.intf.block[2]".

Instance tree:
[TOP] work@top work@top
[I/F] work@abc_if work@top.intf
[SCO] work@top.intf.block[0] work@top.intf.block[0]
[SCO] work@top.intf.block[1] work@top.intf.block[1]
[SCO] work@top.intf.block[2] work@top.intf.block[2]

[NTE:EL0503] top.sv:16: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[NTE:EL0523] top.sv:16: Instance "work@top".

[NTE:EL0524] top.sv:17: Interface Instance "work@top.intf".

[NTE:EL0522] top.sv:6: Scope "work@top.intf.block[0]".

[NTE:EL0522] top.sv:6: Scope "work@top.intf.block[1]".

[NTE:EL0522] top.sv:6: Scope "work@top.intf.block[2]".

UHDM HTML COVERAGE REPORT: ../../build/tests/GenerateInterface/slpp_unit//surelog.uhdm.chk
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiFullName:builtin::builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiFullName:builtin::builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiFullName:builtin::builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiFullName:builtin::builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:4, parent:work@top
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:33, parent:work@top
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/build/bin/sv/builtin.sv, line:58, parent:work@top
  |vpiName:work@semaphore
|uhdmallInterfaces:
\_interface: work@abc_if, file:top.sv, line:1, parent:work@top
  |vpiDefName:work@abc_if
  |vpiFullName:work@abc_if
  |vpiNet:
  \_logic_net: (xyz_o), line:3
    |vpiName:xyz_o
    |vpiFullName:work@abc_if.xyz_o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (clk_i), line:4
    |vpiName:clk_i
    |vpiFullName:work@abc_if.clk_i
    |vpiNetType:36
|uhdmallModules:
\_module: work@top, file:top.sv, line:16, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:top.sv, line:16
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiInterface:
  \_interface: work@abc_if (intf), file:top.sv, line:17, parent:work@top
    |vpiDefName:work@abc_if
    |vpiName:intf
    |vpiFullName:work@top.intf
    |vpiNet:
    \_logic_net: (xyz_o), line:3, parent:intf
      |vpiName:xyz_o
      |vpiFullName:work@top.intf.xyz_o
      |vpiNetType:36
      |vpiRange:
      \_range: , line:3
        |vpiLeftRange:
        \_constant: , line:3
          |vpiConstType:7
          |vpiDecompile:2
          |vpiSize:32
          |INT:2
        |vpiRightRange:
        \_constant: , line:3
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
    |vpiNet:
    \_logic_net: (clk_i), line:4, parent:intf
      |vpiName:clk_i
      |vpiFullName:work@top.intf.clk_i
      |vpiNetType:36
      |vpiRange:
      \_range: , line:4
        |vpiLeftRange:
        \_constant: , line:4
          |vpiConstType:7
          |vpiDecompile:2
          |vpiSize:32
          |INT:2
        |vpiRightRange:
        \_constant: , line:4
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:32
          |INT:0
    |vpiInstance:
    \_module: work@top (work@top), file:top.sv, line:16
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 10

