Classic Timing Analyzer report for MY_LIGHT
Thu Dec 06 11:15:26 2018
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. Clock Hold: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------+------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From     ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.682 ns                         ; EN       ; COUNT[0]   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.682 ns                        ; A_NUM[3] ; A_NUM10[0] ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.384 ns                        ; RES      ; COUNT[0]   ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 299.49 MHz ( period = 3.339 ns ) ; COUNT[2] ; COUNT[0]   ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; COUNT[2] ; B_NUM[2]   ; CLK        ; CLK      ; 60           ;
; Total number of failed paths ;                                          ;               ;                                  ;          ;            ;            ;          ; 60           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; COUNT[2] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; COUNT[2] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; COUNT[2] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; COUNT[2] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; COUNT[2] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; COUNT[2] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; COUNT[1] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; COUNT[1] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; COUNT[1] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; COUNT[1] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; COUNT[1] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; COUNT[1] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; COUNT[3] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; COUNT[3] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; COUNT[3] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; COUNT[3] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; COUNT[3] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 315.56 MHz ( period = 3.169 ns )               ; COUNT[3] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.955 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; COUNT[5] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; COUNT[5] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; COUNT[5] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; COUNT[5] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; COUNT[5] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; COUNT[5] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.910 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; COUNT[4] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; COUNT[4] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; COUNT[4] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; COUNT[4] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; COUNT[4] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; 376.65 MHz ( period = 2.655 ns )               ; COUNT[4] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[5] ; CLK        ; CLK      ; None                        ; None                      ; 1.686 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[4] ; CLK        ; CLK      ; None                        ; None                      ; 1.615 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[3] ; CLK        ; CLK      ; None                        ; None                      ; 1.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[2] ; CLK        ; CLK      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[1] ; CLK        ; CLK      ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; COUNT[0] ; CLK        ; CLK      ; None                        ; None                      ; 1.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; A_NUM[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; A_NUM[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.419 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[4] ; A_NUM[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.277 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; A_NUM[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.248 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; B_NUM[2] ; CLK        ; CLK      ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; A_NUM[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.221 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; B_NUM[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.392 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; B_NUM[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.384 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[3] ; A_NUM[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.153 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; B_NUM[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.312 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[5] ; A_NUM[1] ; CLK        ; CLK      ; None                        ; None                      ; 3.135 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; A_NUM[4] ; CLK        ; CLK      ; None                        ; None                      ; 3.105 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[0] ; A_NUM[2] ; CLK        ; CLK      ; None                        ; None                      ; 3.096 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[2] ; A_NUM[0] ; CLK        ; CLK      ; None                        ; None                      ; 3.007 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; COUNT[1] ; A_NUM[2] ; CLK        ; CLK      ; None                        ; None                      ; 3.029 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                           ;
+------------------------------------------+----------+----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From     ; To       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------+----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; B_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; B_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; A_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; B_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; B_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; B_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; A_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; A_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; A_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; A_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; B_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; A_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; B_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; B_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; B_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; B_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; B_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; A_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; B_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; B_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; B_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; B_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; A_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; A_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; B_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; B_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; A_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; A_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; A_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.253 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; B_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; A_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; A_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; A_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; B_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; B_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; B_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; A_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; B_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; B_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; A_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; B_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; A_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; B_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; B_NUM[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; A_NUM[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; B_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; A_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; A_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; A_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; A_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; A_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; B_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; A_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; B_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[4] ; B_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0] ; A_NUM[4] ; CLK        ; CLK      ; None                       ; None                       ; 2.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[5] ; A_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3] ; A_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1] ; A_NUM[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2] ; A_NUM[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.907 ns                 ;
+------------------------------------------+----------+----------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 4.682 ns   ; EN   ; COUNT[4] ; CLK      ;
; N/A   ; None         ; 4.682 ns   ; EN   ; COUNT[3] ; CLK      ;
; N/A   ; None         ; 4.682 ns   ; EN   ; COUNT[5] ; CLK      ;
; N/A   ; None         ; 4.682 ns   ; EN   ; COUNT[2] ; CLK      ;
; N/A   ; None         ; 4.682 ns   ; EN   ; COUNT[1] ; CLK      ;
; N/A   ; None         ; 4.682 ns   ; EN   ; COUNT[0] ; CLK      ;
; N/A   ; None         ; 1.695 ns   ; RES  ; COUNT[4] ; CLK      ;
; N/A   ; None         ; 1.695 ns   ; RES  ; COUNT[3] ; CLK      ;
; N/A   ; None         ; 1.695 ns   ; RES  ; COUNT[5] ; CLK      ;
; N/A   ; None         ; 1.695 ns   ; RES  ; COUNT[2] ; CLK      ;
; N/A   ; None         ; 1.695 ns   ; RES  ; COUNT[1] ; CLK      ;
; N/A   ; None         ; 1.695 ns   ; RES  ; COUNT[0] ; CLK      ;
+-------+--------------+------------+------+----------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+----------+------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To         ; From Clock ;
+-------+--------------+------------+----------+------------+------------+
; N/A   ; None         ; 14.682 ns  ; A_NUM[3] ; A_NUM10[0] ; CLK        ;
; N/A   ; None         ; 14.662 ns  ; A_NUM[2] ; A_NUM10[0] ; CLK        ;
; N/A   ; None         ; 14.600 ns  ; A_NUM[1] ; A_NUM10[0] ; CLK        ;
; N/A   ; None         ; 14.542 ns  ; A_NUM[4] ; A_NUM10[0] ; CLK        ;
; N/A   ; None         ; 13.886 ns  ; B_NUM[3] ; B_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 13.885 ns  ; B_NUM[3] ; B_NUM10[1] ; CLK        ;
; N/A   ; None         ; 13.846 ns  ; B_NUM[4] ; B_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 13.839 ns  ; B_NUM[4] ; B_NUM10[1] ; CLK        ;
; N/A   ; None         ; 13.667 ns  ; B_NUM[2] ; B_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 13.661 ns  ; B_NUM[2] ; B_NUM10[1] ; CLK        ;
; N/A   ; None         ; 13.655 ns  ; B_NUM[3] ; B_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 13.610 ns  ; B_NUM[4] ; B_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 13.569 ns  ; B_NUM[1] ; B_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 13.446 ns  ; B_NUM[3] ; B_NUM10[0] ; CLK        ;
; N/A   ; None         ; 13.433 ns  ; B_NUM[2] ; B_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 13.417 ns  ; B_NUM[3] ; B_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 13.405 ns  ; B_NUM[4] ; B_NUM10[0] ; CLK        ;
; N/A   ; None         ; 13.377 ns  ; B_NUM[4] ; B_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 13.335 ns  ; B_NUM[1] ; B_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 13.243 ns  ; B_NUM[0] ; B_NUM1[0]  ; CLK        ;
; N/A   ; None         ; 13.222 ns  ; B_NUM[2] ; B_NUM10[0] ; CLK        ;
; N/A   ; None         ; 13.197 ns  ; B_NUM[2] ; B_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 13.124 ns  ; B_NUM[1] ; B_NUM10[0] ; CLK        ;
; N/A   ; None         ; 13.099 ns  ; B_NUM[1] ; B_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 12.914 ns  ; A_NUM[3] ; A_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 12.896 ns  ; A_NUM[2] ; A_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 12.826 ns  ; A_NUM[1] ; A_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 12.770 ns  ; A_NUM[4] ; A_NUM1[3]  ; CLK        ;
; N/A   ; None         ; 12.689 ns  ; A_NUM[3] ; A_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 12.687 ns  ; A_NUM[3] ; A_NUM10[1] ; CLK        ;
; N/A   ; None         ; 12.675 ns  ; A_NUM[3] ; A_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 12.667 ns  ; A_NUM[2] ; A_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 12.664 ns  ; A_NUM[2] ; A_NUM10[1] ; CLK        ;
; N/A   ; None         ; 12.657 ns  ; A_NUM[2] ; A_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 12.610 ns  ; A_NUM[1] ; A_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 12.591 ns  ; A_NUM[1] ; A_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 12.554 ns  ; A_NUM[4] ; A_NUM1[1]  ; CLK        ;
; N/A   ; None         ; 12.552 ns  ; A_NUM[4] ; A_NUM10[1] ; CLK        ;
; N/A   ; None         ; 12.530 ns  ; A_NUM[4] ; A_NUM1[2]  ; CLK        ;
; N/A   ; None         ; 11.982 ns  ; A_NUM[0] ; A_NUM1[0]  ; CLK        ;
+-------+--------------+------------+----------+------------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -1.384 ns ; RES  ; COUNT[4] ; CLK      ;
; N/A           ; None        ; -1.384 ns ; RES  ; COUNT[3] ; CLK      ;
; N/A           ; None        ; -1.384 ns ; RES  ; COUNT[5] ; CLK      ;
; N/A           ; None        ; -1.384 ns ; RES  ; COUNT[2] ; CLK      ;
; N/A           ; None        ; -1.384 ns ; RES  ; COUNT[1] ; CLK      ;
; N/A           ; None        ; -1.384 ns ; RES  ; COUNT[0] ; CLK      ;
; N/A           ; None        ; -4.452 ns ; EN   ; COUNT[4] ; CLK      ;
; N/A           ; None        ; -4.452 ns ; EN   ; COUNT[3] ; CLK      ;
; N/A           ; None        ; -4.452 ns ; EN   ; COUNT[5] ; CLK      ;
; N/A           ; None        ; -4.452 ns ; EN   ; COUNT[2] ; CLK      ;
; N/A           ; None        ; -4.452 ns ; EN   ; COUNT[1] ; CLK      ;
; N/A           ; None        ; -4.452 ns ; EN   ; COUNT[0] ; CLK      ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Dec 06 11:15:25 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MY_LIGHT -c MY_LIGHT --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "A_NUM[3]" is a latch
    Warning: Node "A_NUM[1]" is a latch
    Warning: Node "A_NUM[4]" is a latch
    Warning: Node "A_NUM[2]" is a latch
    Warning: Node "B_NUM[3]" is a latch
    Warning: Node "B_NUM[4]" is a latch
    Warning: Node "B_NUM[2]" is a latch
    Warning: Node "B_NUM[1]" is a latch
    Warning: Node "A_NUM[0]" is a latch
    Warning: Node "A_LIGHT[0]$latch" is a latch
    Warning: Node "A_LIGHT[1]$latch" is a latch
    Warning: Node "A_LIGHT[2]$latch" is a latch
    Warning: Node "B_NUM[0]" is a latch
    Warning: Node "B_LIGHT[0]$latch" is a latch
    Warning: Node "B_LIGHT[1]$latch" is a latch
    Warning: Node "B_LIGHT[2]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "COUNT[1]" as buffer
    Info: Detected ripple clock "COUNT[2]" as buffer
    Info: Detected gated clock "B_NUM[3]~1897" as buffer
    Info: Detected ripple clock "COUNT[5]" as buffer
    Info: Detected ripple clock "COUNT[3]" as buffer
    Info: Detected gated clock "A_NUM[0]~844" as buffer
    Info: Detected ripple clock "COUNT[4]" as buffer
Info: Clock "CLK" has Internal fmax of 299.49 MHz between source register "COUNT[2]" and destination register "COUNT[4]" (period= 3.339 ns)
    Info: + Longest register to register delay is 3.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT[2]'
        Info: 2: + IC(0.352 ns) + CELL(0.275 ns) = 0.627 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 6; COMB Node = 'B_NUM[3]~1897'
        Info: 3: + IC(0.486 ns) + CELL(0.275 ns) = 1.388 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 9; COMB Node = 'A_NUM[0]~844'
        Info: 4: + IC(0.445 ns) + CELL(0.150 ns) = 1.983 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 6; COMB Node = 'COUNT[0]~353'
        Info: 5: + IC(0.632 ns) + CELL(0.510 ns) = 3.125 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT[4]'
        Info: Total cell delay = 1.210 ns ( 38.72 % )
        Info: Total interconnect delay = 1.915 ns ( 61.28 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.999 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT[4]'
            Info: Total cell delay = 1.516 ns ( 50.55 % )
            Info: Total interconnect delay = 1.483 ns ( 49.45 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.999 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT[2]'
            Info: Total cell delay = 1.516 ns ( 50.55 % )
            Info: Total interconnect delay = 1.483 ns ( 49.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "COUNT[2]" and destination pin or register "B_NUM[2]" for clock "CLK" (Hold time is 3.042 ns)
    Info: + Largest clock skew is 4.748 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.747 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT[2]'
            Info: 3: + IC(0.352 ns) + CELL(0.275 ns) = 3.876 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 6; COMB Node = 'B_NUM[3]~1897'
            Info: 4: + IC(0.486 ns) + CELL(0.275 ns) = 4.637 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 9; COMB Node = 'A_NUM[0]~844'
            Info: 5: + IC(1.641 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'A_NUM[0]~844clkctrl'
            Info: 6: + IC(1.319 ns) + CELL(0.150 ns) = 7.747 ns; Loc. = LCCOMB_X43_Y25_N6; Fanout = 5; REG Node = 'B_NUM[2]'
            Info: Total cell delay = 2.466 ns ( 31.83 % )
            Info: Total interconnect delay = 5.281 ns ( 68.17 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.999 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
            Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT[2]'
            Info: Total cell delay = 1.516 ns ( 50.55 % )
            Info: Total interconnect delay = 1.483 ns ( 49.45 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 1.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT[2]'
        Info: 2: + IC(0.511 ns) + CELL(0.420 ns) = 0.931 ns; Loc. = LCCOMB_X43_Y25_N4; Fanout = 1; COMB Node = 'B_NUM[2]~1901'
        Info: 3: + IC(0.254 ns) + CELL(0.271 ns) = 1.456 ns; Loc. = LCCOMB_X43_Y25_N6; Fanout = 5; REG Node = 'B_NUM[2]'
        Info: Total cell delay = 0.691 ns ( 47.46 % )
        Info: Total interconnect delay = 0.765 ns ( 52.54 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "COUNT[4]" (data pin = "EN", clock pin = "CLK") is 4.682 ns
    Info: + Longest pin to register delay is 7.717 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B18; Fanout = 1; PIN Node = 'EN'
        Info: 2: + IC(4.814 ns) + CELL(0.149 ns) = 5.813 ns; Loc. = LCCOMB_X45_Y33_N0; Fanout = 6; COMB Node = 'COUNT[0]~354'
        Info: 3: + IC(1.244 ns) + CELL(0.660 ns) = 7.717 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT[4]'
        Info: Total cell delay = 1.659 ns ( 21.50 % )
        Info: Total interconnect delay = 6.058 ns ( 78.50 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT[4]'
        Info: Total cell delay = 1.516 ns ( 50.55 % )
        Info: Total interconnect delay = 1.483 ns ( 49.45 % )
Info: tco from clock "CLK" to destination pin "A_NUM10[0]" through register "A_NUM[3]" is 14.682 ns
    Info: + Longest clock path from clock "CLK" to source register is 7.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.483 ns) + CELL(0.787 ns) = 3.249 ns; Loc. = LCFF_X43_Y25_N21; Fanout = 13; REG Node = 'COUNT[2]'
        Info: 3: + IC(0.352 ns) + CELL(0.275 ns) = 3.876 ns; Loc. = LCCOMB_X43_Y25_N0; Fanout = 6; COMB Node = 'B_NUM[3]~1897'
        Info: 4: + IC(0.486 ns) + CELL(0.275 ns) = 4.637 ns; Loc. = LCCOMB_X44_Y25_N16; Fanout = 9; COMB Node = 'A_NUM[0]~844'
        Info: 5: + IC(1.641 ns) + CELL(0.000 ns) = 6.278 ns; Loc. = CLKCTRL_G6; Fanout = 10; COMB Node = 'A_NUM[0]~844clkctrl'
        Info: 6: + IC(1.313 ns) + CELL(0.150 ns) = 7.741 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 5; REG Node = 'A_NUM[3]'
        Info: Total cell delay = 2.466 ns ( 31.86 % )
        Info: Total interconnect delay = 5.275 ns ( 68.14 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.941 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 5; REG Node = 'A_NUM[3]'
        Info: 2: + IC(0.760 ns) + CELL(0.438 ns) = 1.198 ns; Loc. = LCCOMB_X41_Y28_N8; Fanout = 1; COMB Node = 'A_NUM10~51'
        Info: 3: + IC(3.081 ns) + CELL(2.662 ns) = 6.941 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'A_NUM10[0]'
        Info: Total cell delay = 3.100 ns ( 44.66 % )
        Info: Total interconnect delay = 3.841 ns ( 55.34 % )
Info: th for register "COUNT[4]" (data pin = "RES", clock pin = "CLK") is -1.384 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.999 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; CLK Node = 'CLK'
        Info: 2: + IC(1.483 ns) + CELL(0.537 ns) = 2.999 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT[4]'
        Info: Total cell delay = 1.516 ns ( 50.55 % )
        Info: Total interconnect delay = 1.483 ns ( 49.45 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; PIN Node = 'RES'
        Info: 2: + IC(2.108 ns) + CELL(0.420 ns) = 3.507 ns; Loc. = LCCOMB_X45_Y25_N0; Fanout = 6; COMB Node = 'COUNT[0]~353'
        Info: 3: + IC(0.632 ns) + CELL(0.510 ns) = 4.649 ns; Loc. = LCFF_X43_Y25_N25; Fanout = 12; REG Node = 'COUNT[4]'
        Info: Total cell delay = 1.909 ns ( 41.06 % )
        Info: Total interconnect delay = 2.740 ns ( 58.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Thu Dec 06 11:15:27 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


