set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property PACKAGE_PIN P17 [get_ports clk]


set_property IOSTANDARD LVCMOS33 [get_ports mem_write]
set_property PACKAGE_PIN U3 [get_ports mem_write]
set_property IOSTANDARD LVCMOS33 [get_ports {address_ctrl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {address_ctrl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {address_ctrl[2]}]
set_property PACKAGE_PIN R3 [get_ports {address_ctrl[2]}]
set_property PACKAGE_PIN T3 [get_ports {address_ctrl[1]}]
set_property PACKAGE_PIN T5 [get_ports {address_ctrl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {input_data[7]}]
set_property PACKAGE_PIN R1 [get_ports {input_data[0]}]
set_property PACKAGE_PIN N4 [get_ports {input_data[1]}]
set_property PACKAGE_PIN M4 [get_ports {input_data[2]}]
set_property PACKAGE_PIN R2 [get_ports {input_data[3]}]
set_property PACKAGE_PIN P2 [get_ports {input_data[4]}]
set_property PACKAGE_PIN P3 [get_ports {input_data[5]}]
set_property PACKAGE_PIN P4 [get_ports {input_data[6]}]
set_property PACKAGE_PIN P5 [get_ports {input_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports start]
set_property IOSTANDARD LVCMOS33 [get_ports start_signal]
set_property PACKAGE_PIN V1 [get_ports rst]
set_property PACKAGE_PIN R15 [get_ports start]
set_property PACKAGE_PIN K2 [get_ports start_signal]


set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_enable2[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out1[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg_out2[0]}]
set_property PACKAGE_PIN G6 [get_ports {seg_enable1[0]}]
set_property PACKAGE_PIN E1 [get_ports {seg_enable1[1]}]
set_property PACKAGE_PIN F1 [get_ports {seg_enable1[2]}]
set_property PACKAGE_PIN G1 [get_ports {seg_enable1[3]}]
set_property PACKAGE_PIN H1 [get_ports {seg_enable2[0]}]
set_property PACKAGE_PIN C1 [get_ports {seg_enable2[1]}]
set_property PACKAGE_PIN C2 [get_ports {seg_enable2[2]}]
set_property PACKAGE_PIN G2 [get_ports {seg_enable2[3]}]
set_property PACKAGE_PIN D4 [get_ports {seg_out1[7]}]
set_property PACKAGE_PIN E3 [get_ports {seg_out1[6]}]
set_property PACKAGE_PIN D3 [get_ports {seg_out1[5]}]
set_property PACKAGE_PIN F4 [get_ports {seg_out1[4]}]
set_property PACKAGE_PIN F3 [get_ports {seg_out1[3]}]
set_property PACKAGE_PIN E2 [get_ports {seg_out1[2]}]
set_property PACKAGE_PIN D2 [get_ports {seg_out1[1]}]
set_property PACKAGE_PIN H2 [get_ports {seg_out1[0]}]
set_property PACKAGE_PIN B4 [get_ports {seg_out2[7]}]
set_property PACKAGE_PIN A4 [get_ports {seg_out2[6]}]
set_property PACKAGE_PIN A3 [get_ports {seg_out2[5]}]
set_property PACKAGE_PIN B1 [get_ports {seg_out2[4]}]
set_property PACKAGE_PIN A1 [get_ports {seg_out2[3]}]
set_property PACKAGE_PIN B3 [get_ports {seg_out2[2]}]
set_property PACKAGE_PIN B2 [get_ports {seg_out2[1]}]
set_property PACKAGE_PIN D5 [get_ports {seg_out2[0]}]
