
---------- Begin Simulation Statistics ----------
final_tick                               2500409025396                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 473649                       # Simulator instruction rate (inst/s)
host_mem_usage                               10938292                       # Number of bytes of host memory used
host_op_rate                                   954347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2169.94                       # Real time elapsed on the host
host_tick_rate                             1152296406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1027788100                       # Number of instructions simulated
sim_ops                                    2070870642                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.500409                       # Number of seconds simulated
sim_ticks                                2500409025396                       # Number of ticks simulated
system.cpu0.Branches                          2780018                       # Number of branches fetched
system.cpu0.committedInsts                   27788099                       # Number of instructions committed
system.cpu0.committedOps                     52797721                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                   11113063                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         5446                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5557395                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            8                       # TLB misses on write requests
system.cpu0.idle_fraction                    0.972941                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   38902351                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           46                       # TLB misses on write requests
system.cpu0.not_idle_fraction                0.027059                       # Percentage of non-idle cycles
system.cpu0.numCycles                       203180121                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              5497884.411326                       # Number of busy cycles
system.cpu0.num_cc_register_reads            13899961                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           16672913                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts      2779471                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  1214                       # Number of float alu accesses
system.cpu0.num_fp_insts                         1214                       # number of float instructions
system.cpu0.num_fp_register_reads                1401                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                679                       # number of times the floating registers were written
system.cpu0.num_func_calls                        384                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              197682236.588674                       # Number of idle cycles
system.cpu0.num_int_alu_accesses             52796880                       # Number of integer alu accesses
system.cpu0.num_int_insts                    52796880                       # number of integer instructions
system.cpu0.num_int_register_reads          105592520                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          44459432                       # number of times the integer registers were written
system.cpu0.num_load_insts                   11113060                       # Number of load instructions
system.cpu0.num_mem_refs                     16670454                       # number of memory refs
system.cpu0.num_store_insts                   5557394                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                  336      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 36126368     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                       5      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                       28      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    144      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     104      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdCvt                      54      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMisc                    228      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.43% # Class of executed instruction
system.cpu0.op_class::MemRead                11113000     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite                5556913     10.52%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                 60      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               481      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  52797721                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   12                       # Number of system calls
system.cpu1.Branches                        210300846                       # Number of branches fetched
system.cpu1.committedInsts                 1000000001                       # Number of instructions committed
system.cpu1.committedOps                   2018072921                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  287636759                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      2444879                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  164149325                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       255893                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1301269560                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                      2664458                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      7508735812                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                7508735812                       # Number of busy cycles
system.cpu1.num_cc_register_reads           919653750                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          517593302                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts    147342258                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses              17225397                       # Number of float alu accesses
system.cpu1.num_fp_insts                     17225397                       # number of float instructions
system.cpu1.num_fp_register_reads            17959659                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes            8737221                       # number of times the floating registers were written
system.cpu1.num_func_calls                   41900723                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses           1992541755                       # Number of integer alu accesses
system.cpu1.num_int_insts                  1992541755                       # number of integer instructions
system.cpu1.num_int_register_reads         4060957499                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        1618530796                       # number of times the integer registers were written
system.cpu1.num_load_insts                  287613342                       # Number of load instructions
system.cpu1.num_mem_refs                    451755952                       # number of memory refs
system.cpu1.num_store_insts                 164142610                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass             20345619      1.01%      1.01% # Class of executed instruction
system.cpu1.op_class::IntAlu               1537589611     76.19%     77.20% # Class of executed instruction
system.cpu1.op_class::IntMult                 2341697      0.12%     77.32% # Class of executed instruction
system.cpu1.op_class::IntDiv                   664679      0.03%     77.35% # Class of executed instruction
system.cpu1.op_class::FloatAdd                 764728      0.04%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAdd                   24274      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     77.39% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1494670      0.07%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      96      0.00%     77.46% # Class of executed instruction
system.cpu1.op_class::SimdCvt                  209508      0.01%     77.47% # Class of executed instruction
system.cpu1.op_class::SimdMisc                2878559      0.14%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                  3377      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  2      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 95      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  1      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                48      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     77.61% # Class of executed instruction
system.cpu1.op_class::MemRead               284637538     14.10%     91.72% # Class of executed instruction
system.cpu1.op_class::MemWrite              155849626      7.72%     99.44% # Class of executed instruction
system.cpu1.op_class::FloatMemRead            2975804      0.15%     99.59% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite           8292984      0.41%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                2018072921                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  232                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       682184                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1626951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122446256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          469                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    244893471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            469                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             402425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       325739                       # Transaction distribution
system.membus.trans_dist::CleanEvict           356445                       # Transaction distribution
system.membus.trans_dist::ReadExReq            542342                       # Transaction distribution
system.membus.trans_dist::ReadExResp           542342                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        402425                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2571718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2571718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2571718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     81312384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     81312384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81312384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            944767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  944767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              944767                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3888101185                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5056356011                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     38901902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        38901902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     38901902                       # number of overall hits
system.cpu0.icache.overall_hits::total       38901902                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          449                       # number of overall misses
system.cpu0.icache.overall_misses::total          449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38070558                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38070558                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38070558                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38070558                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     38902351                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     38902351                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000012                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000012                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 84789.661470                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84789.661470                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 84789.661470                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84789.661470                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           18                       # number of writebacks
system.cpu0.icache.writebacks::total               18                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          449                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          449                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     37771524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37771524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     37771524                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37771524                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84123.661470                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84123.661470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84123.661470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84123.661470                       # average overall mshr miss latency
system.cpu0.icache.replacements                    18                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       38901902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38070558                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38070558                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     38902351                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 84789.661470                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84789.661470                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          449                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     37771524                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37771524                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84123.661470                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84123.661470                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          428.750164                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38902351                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         86642.207127                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   428.750164                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.837403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.837403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        311219257                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       311219257                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16322542                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16322542                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16322542                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16322542                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       347916                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        347916                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       347916                       # number of overall misses
system.cpu0.dcache.overall_misses::total       347916                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  30841453341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30841453341                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  30841453341                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30841453341                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16670458                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16670458                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020870                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020870                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88646.263296                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88646.263296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88646.263296                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88646.263296                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          532                       # number of writebacks
system.cpu0.dcache.writebacks::total              532                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       347916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       347916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       347916                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  30609741285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  30609741285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  30609741285                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  30609741285                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020870                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 87980.263296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87980.263296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 87980.263296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87980.263296                       # average overall mshr miss latency
system.cpu0.dcache.replacements                347908                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10765403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       347660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  30829955517                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  30829955517                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11113063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88678.466079                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88678.466079                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       347660                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  30598413957                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30598413957                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031284                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88012.466079                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88012.466079                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5557139                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     11497824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11497824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5557395                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44913.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44913.375000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          256                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     11327328                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     11327328                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44247.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44247.375000                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16670458                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           347916                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.915181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           166167                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        133711580                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       133711580                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1281029369                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1281029369                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1281029369                       # number of overall hits
system.cpu1.icache.overall_hits::total     1281029369                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst     20240191                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      20240191                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst     20240191                       # number of overall misses
system.cpu1.icache.overall_misses::total     20240191                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 223548224004                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 223548224004                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 223548224004                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 223548224004                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1301269560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1301269560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1301269560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1301269560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.015554                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.015554                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.015554                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.015554                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 11044.768501                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 11044.768501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 11044.768501                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 11044.768501                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks     20239679                       # number of writebacks
system.cpu1.icache.writebacks::total         20239679                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst     20240191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total     20240191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst     20240191                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total     20240191                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 210068256798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 210068256798                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 210068256798                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 210068256798                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.015554                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.015554                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 10378.768501                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10378.768501                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 10378.768501                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10378.768501                       # average overall mshr miss latency
system.cpu1.icache.replacements              20239679                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1281029369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1281029369                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst     20240191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     20240191                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 223548224004                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 223548224004                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1301269560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1301269560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.015554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.015554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 11044.768501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 11044.768501                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst     20240191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total     20240191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 210068256798                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 210068256798                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.015554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.015554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 10378.768501                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10378.768501                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.980460                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1301269560                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         20240191                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            64.291368                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.980460                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999962                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      10430396671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     10430396671                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    349927425                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       349927425                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    349927425                       # number of overall hits
system.cpu1.dcache.overall_hits::total      349927425                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    101858659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     101858659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    101858659                       # number of overall misses
system.cpu1.dcache.overall_misses::total    101858659                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1190709273492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1190709273492                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1190709273492                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1190709273492                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    451786084                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    451786084                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    451786084                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    451786084                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.225458                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.225458                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.225458                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.225458                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11689.818865                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11689.818865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11689.818865                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11689.818865                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     88277209                       # number of writebacks
system.cpu1.dcache.writebacks::total         88277209                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    101858659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    101858659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    101858659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    101858659                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1122871406598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1122871406598                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1122871406598                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1122871406598                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.225458                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.225458                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.225458                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.225458                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 11023.818865                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11023.818865                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 11023.818865                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11023.818865                       # average overall mshr miss latency
system.cpu1.dcache.replacements             101858651                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    206992786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      206992786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     80643973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     80643973                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 911427596730                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 911427596730                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    287636759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    287636759                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.280367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.280367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 11301.868730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11301.868730                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     80643973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     80643973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 857718710712                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 857718710712                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.280367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.280367                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 10635.868730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10635.868730                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    142934639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     142934639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     21214686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     21214686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 279281676762                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 279281676762                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    164149325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    164149325                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.129240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.129240                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 13164.544446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13164.544446                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     21214686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     21214686                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 265152695886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 265152695886                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.129240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.129240                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12498.544446                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12498.544446                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          451786084                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        101858659                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.435421                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           171162                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999998                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       3716147331                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      3716147331                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data                 460                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst            20230712                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           101271276                       # number of demand (read+write) hits
system.l2.demand_hits::total                121502448                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data                460                       # number of overall hits
system.l2.overall_hits::.cpu1.inst           20230712                       # number of overall hits
system.l2.overall_hits::.cpu1.data          101271276                       # number of overall hits
system.l2.overall_hits::total               121502448                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            347456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              9479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            587383                       # number of demand (read+write) misses
system.l2.demand_misses::total                 944767                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              449                       # number of overall misses
system.l2.overall_misses::.cpu0.data           347456                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             9479                       # number of overall misses
system.l2.overall_misses::.cpu1.data           587383                       # number of overall misses
system.l2.overall_misses::total                944767                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37314648                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  30250577142                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    799503030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50677195410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81764590230                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37314648                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  30250577142                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    799503030                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50677195410                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81764590230                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             449                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          347916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst        20240191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       101858659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122447215                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            449                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         347916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst       20240191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      101858659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122447215                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.998678                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.000468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.005767                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007716                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.998678                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.000468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.005767                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007716                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83106.120267                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87063.044362                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84344.659774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86276.237838                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86544.714443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83106.120267                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87063.044362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84344.659774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86276.237838                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86544.714443                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              325739                       # number of writebacks
system.l2.writebacks::total                    325739                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       347456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9479                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       587383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            944767                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       347456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9479                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       587383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           944767                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34249217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  27878841391                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    734793316                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46667647154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75315531078                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34249217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  27878841391                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    734793316                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46667647154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75315531078                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.998678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.005767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.998678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.005767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76278.879733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80237.041211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77518.020466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79450.115434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79718.630179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76278.879733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80237.041211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77518.020466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79450.115434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79718.630179                       # average overall mshr miss latency
system.l2.replacements                         682649                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     88277741                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         88277741                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     88277741                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     88277741                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20239697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20239697                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20239697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20239697                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         20672459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              20672600                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         542227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              542342                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      9714942                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  46771416099                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46781131041                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data          256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     21214686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21214942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.449219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.025559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84477.756522                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86257.999139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86257.621650                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       542227                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         542342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      8929681                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  43070105223                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  43079034904                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.449219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.025559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77649.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79431.871196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79431.493235                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst      20230712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20230712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         9479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37314648                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    799503030                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    836817678                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst     20240191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20240640                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.000468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83106.120267                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84344.659774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84288.646052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9479                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9928                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34249217                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    734793316                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    769042533                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.000468                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76278.879733                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77518.020466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77461.979553                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data          319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     80598817                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          80599136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        45156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          392497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  30240862200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3905779311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34146641511                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       347660                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     80643973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      80991633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.999082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.004846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87063.900317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86495.245615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86998.477723                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       347341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        45156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       392497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27869911710                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3597541931                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31467453641                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.999082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.000560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80237.897945                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79669.189720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80172.469193                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 260014.415459                       # Cycle average of tags in use
system.l2.tags.total_refs                   244893467                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    944793                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    259.203304                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.607903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       35.011919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    63276.137954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     4566.829210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    192123.828473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.241379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.017421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.732894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991876                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       259787                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3919240329                       # Number of tag accesses
system.l2.tags.data_accesses               3919240329                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      22237184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        606656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37592512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60465088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       606656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        635392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20847296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20847296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         347456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         587383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              944767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       325739                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             325739                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            11493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          8893419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           242623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         15034545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24182079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        11493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       242623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           254115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8337554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8337554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8337554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           11493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         8893419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          242623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        15034545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32519633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    325739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    347456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    587365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.104117795666                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18259                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18259                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2855650                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             307538                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      944767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     325739                       # Number of write requests accepted
system.mem_ctrls.readBursts                    944767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   325739                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16            29579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17            29553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18            29546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19            29570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20            29552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21            29557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22            29548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23            29599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24            29561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25            29565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26            29568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27            29546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28            29572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29            29546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30            29474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31            28539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16            10169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17            10230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18            10164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19            10282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20            10253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21            10209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22            10153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23            10245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24            10107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25            10232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26            10129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27            10205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28            10160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29            10162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30            10166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31             9732                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  20896241460                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3147903668                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             37421790968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22118.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39610.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                944767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               325739                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  925175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  18260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  18262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  18261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  18259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1270434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      1270434    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1270434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.741169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.955847                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1418.775751                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18257     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::188416-192511            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18259                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18259                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.836957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.828095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.544323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1456      7.97%      7.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               68      0.37%      8.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16732     91.64%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18259                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60463936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20843840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60465088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20847296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2500406471286                       # Total gap between requests
system.mem_ctrls.avgGap                    1968039.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     22237184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       606656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37591360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20843840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11492.519707030318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 8893418.546382909641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 242622.704460891720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 15034084.271091008559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8336172.117559396662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       347456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       587383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       325739                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16177124                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13985592278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    353694935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23066326631                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 137256997514626                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36029.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40251.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37313.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     39269.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 421371090.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         989381968.849024                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         1746639706.542076                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1294307070.003626                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       383577787.488100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     217049658042.437225                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     59020730154.603203                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     775388230497.558472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1055872525235.148682                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        422.279921                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2364399247477                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 112401800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23607977919                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         991702320.336998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         1750736019.361285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1297047229.501224                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       384731365.872101                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     217049658042.437225                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     59036859576.253319                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     775377095465.339844                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1055887830026.813354                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        422.286042                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2364352697572                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 112401800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23654527824                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2500409025396                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         101232273                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     88603480                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20239697                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14285728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21214942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21214942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20240640                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     80991633                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1043740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     60720061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    305575969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367340686                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     22300672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side   2590711680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12168695552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            14781737792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          682649                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20847296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        123129864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001952                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              123129395    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    469      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          123129864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153822139551                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      101756800341                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       20219950809                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349248668                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            448883                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
