

================================================================
== Vitis HLS Report for 'lenet_top'
================================================================
* Date:           Mon Apr  7 23:45:15 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.603 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1672456|  1672456| 21.073 ms | 21.073 ms |  1672457|  1672457|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_fc3_layer_fu_206           |fc3_layer           |     1219|     1219| 15.359 us | 15.359 us |     1219|     1219|   none  |
        |grp_conv2d_layer_fu_222        |conv2d_layer        |   119549|   119549|  1.506 ms |  1.506 ms |   119549|   119549|   none  |
        |grp_maxpool_layer_fu_284       |maxpool_layer       |     4729|     4729| 59.585 us | 59.585 us |     4729|     4729|   none  |
        |grp_maxpool2_layer_fu_292      |maxpool2_layer      |     1622|     1622| 20.437 us | 20.437 us |     1622|     1622|   none  |
        |grp_conv2d_6to16_layer_fu_300  |conv2d_6to16_layer  |  1249601|  1249601| 15.745 ms | 15.745 ms |  1249601|  1249601|   none  |
        |grp_fc_layer_120_84_s_fu_312   |fc_layer_120_84_s   |    52422|    52422|  0.661 ms |  0.661 ms |    52422|    52422|   none  |
        |grp_fc_layer_400_120_s_fu_324  |fc_layer_400_120_s  |   242886|   242886|  3.060 ms |  3.060 ms |   242886|   242886|   none  |
        |grp_flatten_layer_fu_336       |flatten_layer       |      413|      413|  5.204 us |  5.204 us |      413|      413|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      175|   34|   26154|  27590|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1493|    -|
|Register         |        -|    -|     600|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      175|   34|   26754|  29083|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       62|   15|      25|     54|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+-------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+-------+------+-----+
    |control_s_axi_U                |control_s_axi       |        0|   0|    666|  1192|    0|
    |grp_conv2d_6to16_layer_fu_300  |conv2d_6to16_layer  |        8|   6|    984|  2012|    0|
    |grp_conv2d_layer_fu_222        |conv2d_layer        |        0|   9|   6408|  8104|    0|
    |grp_fc3_layer_fu_206           |fc3_layer           |        3|   5|  12554|  8430|    0|
    |grp_fc_layer_120_84_s_fu_312   |fc_layer_120_84_s   |       33|   5|    885|  1208|    0|
    |grp_fc_layer_400_120_s_fu_324  |fc_layer_400_120_s  |      129|   5|    861|  1188|    0|
    |grp_flatten_layer_fu_336       |flatten_layer       |        0|   0|     59|   171|    0|
    |gmem_m_axi_U                   |gmem_m_axi          |        2|   0|    512|   580|    0|
    |grp_maxpool2_layer_fu_292      |maxpool2_layer      |        0|   0|   1261|  2301|    0|
    |grp_maxpool_layer_fu_284       |maxpool_layer       |        0|   4|   1964|  2404|    0|
    +-------------------------------+--------------------+---------+----+-------+------+-----+
    |Total                          |                    |      175|  34|  26154| 27590|    0|
    +-------------------------------+--------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  85|         17|    1|         17|
    |gmem_ARADDR    |  44|          9|   64|        576|
    |gmem_ARBURST   |  44|          9|    2|         18|
    |gmem_ARCACHE   |  44|          9|    4|         36|
    |gmem_ARID      |  44|          9|    1|          9|
    |gmem_ARLEN     |  44|          9|   32|        288|
    |gmem_ARLOCK    |  44|          9|    2|         18|
    |gmem_ARPROT    |  44|          9|    3|         27|
    |gmem_ARQOS     |  44|          9|    4|         36|
    |gmem_ARREGION  |  44|          9|    4|         36|
    |gmem_ARSIZE    |  44|          9|    3|         27|
    |gmem_ARUSER    |  44|          9|    1|          9|
    |gmem_ARVALID   |  44|          9|    1|          9|
    |gmem_AWADDR    |  44|          9|   64|        576|
    |gmem_AWBURST   |  44|          9|    2|         18|
    |gmem_AWCACHE   |  44|          9|    4|         36|
    |gmem_AWID      |  44|          9|    1|          9|
    |gmem_AWLEN     |  44|          9|   32|        288|
    |gmem_AWLOCK    |  44|          9|    2|         18|
    |gmem_AWPROT    |  44|          9|    3|         27|
    |gmem_AWQOS     |  44|          9|    4|         36|
    |gmem_AWREGION  |  44|          9|    4|         36|
    |gmem_AWSIZE    |  44|          9|    3|         27|
    |gmem_AWUSER    |  44|          9|    1|          9|
    |gmem_AWVALID   |  44|          9|    1|          9|
    |gmem_BREADY    |  44|          9|    1|          9|
    |gmem_RREADY    |  44|          9|    1|          9|
    |gmem_WDATA     |  44|          9|   32|        288|
    |gmem_WID       |  44|          9|    1|          9|
    |gmem_WLAST     |  44|          9|    1|          9|
    |gmem_WSTRB     |  44|          9|    4|         36|
    |gmem_WUSER     |  44|          9|    1|          9|
    |gmem_WVALID    |  44|          9|    1|          9|
    +---------------+----+-----------+-----+-----------+
    |Total          |1493|        305|  285|       2573|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |  16|   0|   16|          0|
    |conv1_out_read_reg_385                      |  64|   0|   64|          0|
    |conv2_out_read_reg_373                      |  64|   0|   64|          0|
    |fc1_out_read_reg_355                        |  64|   0|   64|          0|
    |fc2_out_read_reg_349                        |  64|   0|   64|          0|
    |flat_out_read_reg_361                       |  64|   0|   64|          0|
    |grp_conv2d_6to16_layer_fu_300_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2d_layer_fu_222_ap_start_reg        |   1|   0|    1|          0|
    |grp_fc3_layer_fu_206_ap_start_reg           |   1|   0|    1|          0|
    |grp_fc_layer_120_84_s_fu_312_ap_start_reg   |   1|   0|    1|          0|
    |grp_fc_layer_400_120_s_fu_324_ap_start_reg  |   1|   0|    1|          0|
    |grp_flatten_layer_fu_336_ap_start_reg       |   1|   0|    1|          0|
    |grp_maxpool2_layer_fu_292_ap_start_reg      |   1|   0|    1|          0|
    |grp_maxpool_layer_fu_284_ap_start_reg       |   1|   0|    1|          0|
    |image_read_reg_391                          |  64|   0|   64|          0|
    |pool1_out_read_reg_379                      |  64|   0|   64|          0|
    |pool2_out_read_reg_367                      |  64|   0|   64|          0|
    |prediction_read_reg_344                     |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 600|   0|  600|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   lenet_top  | return value |
|interrupt              | out |    1| ap_ctrl_hs |   lenet_top  | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%prediction_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %prediction" [lenet_proj/lenet_top.cpp:32]   --->   Operation 17 'read' 'prediction_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%fc2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 18 'read' 'fc2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%fc1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 19 'read' 'fc1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%flat_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %flat_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 20 'read' 'flat_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%pool2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pool2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 21 'read' 'pool2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%conv2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 22 'read' 'conv2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%pool1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pool1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 23 'read' 'pool1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%conv1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 24 'read' 'conv1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r" [lenet_proj/lenet_top.cpp:32]   --->   Operation 25 'read' 'image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln67 = call void @conv2d_layer, i32 %gmem, i64 %image_read, i64 %conv1_out_read, i32 %conv1_biases, i32 %conv1_weights_0_0_0, i32 %conv1_weights_0_1_0, i32 %conv1_weights_0_2_0, i32 %conv1_weights_0_3_0, i32 %conv1_weights_0_4_0, i32 %conv1_weights_1_0_0, i32 %conv1_weights_1_1_0, i32 %conv1_weights_1_2_0, i32 %conv1_weights_1_3_0, i32 %conv1_weights_1_4_0, i32 %conv1_weights_2_0_0, i32 %conv1_weights_2_1_0, i32 %conv1_weights_2_2_0, i32 %conv1_weights_2_3_0, i32 %conv1_weights_2_4_0, i32 %conv1_weights_3_0_0, i32 %conv1_weights_3_1_0, i32 %conv1_weights_3_2_0, i32 %conv1_weights_3_3_0, i32 %conv1_weights_3_4_0, i32 %conv1_weights_4_0_0, i32 %conv1_weights_4_1_0, i32 %conv1_weights_4_2_0, i32 %conv1_weights_4_3_0, i32 %conv1_weights_4_4_0" [lenet_proj/lenet_top.cpp:67]   --->   Operation 26 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln67 = call void @conv2d_layer, i32 %gmem, i64 %image_read, i64 %conv1_out_read, i32 %conv1_biases, i32 %conv1_weights_0_0_0, i32 %conv1_weights_0_1_0, i32 %conv1_weights_0_2_0, i32 %conv1_weights_0_3_0, i32 %conv1_weights_0_4_0, i32 %conv1_weights_1_0_0, i32 %conv1_weights_1_1_0, i32 %conv1_weights_1_2_0, i32 %conv1_weights_1_3_0, i32 %conv1_weights_1_4_0, i32 %conv1_weights_2_0_0, i32 %conv1_weights_2_1_0, i32 %conv1_weights_2_2_0, i32 %conv1_weights_2_3_0, i32 %conv1_weights_2_4_0, i32 %conv1_weights_3_0_0, i32 %conv1_weights_3_1_0, i32 %conv1_weights_3_2_0, i32 %conv1_weights_3_3_0, i32 %conv1_weights_3_4_0, i32 %conv1_weights_4_0_0, i32 %conv1_weights_4_1_0, i32 %conv1_weights_4_2_0, i32 %conv1_weights_4_3_0, i32 %conv1_weights_4_4_0" [lenet_proj/lenet_top.cpp:67]   --->   Operation 27 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln70 = call void @maxpool_layer, i32 %gmem, i64 %conv1_out_read, i64 %pool1_out_read, void %call_ln67, void %call_ln67" [lenet_proj/lenet_top.cpp:70]   --->   Operation 28 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln70 = call void @maxpool_layer, i32 %gmem, i64 %conv1_out_read, i64 %pool1_out_read, void %call_ln67, void %call_ln67" [lenet_proj/lenet_top.cpp:70]   --->   Operation 29 'call' 'call_ln70' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln73 = call void @conv2d_6to16_layer, i32 %gmem, i64 %pool1_out_read, i64 %conv2_out_read, i32 %conv2_weights, i32 %conv2_biases, void %call_ln70, void %call_ln70" [lenet_proj/lenet_top.cpp:73]   --->   Operation 30 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln73 = call void @conv2d_6to16_layer, i32 %gmem, i64 %pool1_out_read, i64 %conv2_out_read, i32 %conv2_weights, i32 %conv2_biases, void %call_ln70, void %call_ln70" [lenet_proj/lenet_top.cpp:73]   --->   Operation 31 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln76 = call void @maxpool2_layer, i32 %gmem, i64 %conv2_out_read, i64 %pool2_out_read, void %call_ln73, void %call_ln73" [lenet_proj/lenet_top.cpp:76]   --->   Operation 32 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln76 = call void @maxpool2_layer, i32 %gmem, i64 %conv2_out_read, i64 %pool2_out_read, void %call_ln73, void %call_ln73" [lenet_proj/lenet_top.cpp:76]   --->   Operation 33 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 34 [2/2] (9.19ns)   --->   "%call_ln79 = call void @flatten_layer, i32 %gmem, i64 %pool2_out_read, i64 %flat_out_read, void %call_ln76, void %call_ln76" [lenet_proj/lenet_top.cpp:79]   --->   Operation 34 'call' 'call_ln79' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln79 = call void @flatten_layer, i32 %gmem, i64 %pool2_out_read, i64 %flat_out_read, void %call_ln76, void %call_ln76" [lenet_proj/lenet_top.cpp:79]   --->   Operation 35 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 36 [2/2] (9.19ns)   --->   "%call_ln82 = call void @fc_layer<400, 120>, i32 %gmem, i64 %flat_out_read, i64 %fc1_out_read, i32 %fc1_biases, i32 %fc1_weights, void %call_ln79, void %call_ln79" [lenet_proj/lenet_top.cpp:82]   --->   Operation 36 'call' 'call_ln82' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln82 = call void @fc_layer<400, 120>, i32 %gmem, i64 %flat_out_read, i64 %fc1_out_read, i32 %fc1_biases, i32 %fc1_weights, void %call_ln79, void %call_ln79" [lenet_proj/lenet_top.cpp:82]   --->   Operation 37 'call' 'call_ln82' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 38 [2/2] (9.19ns)   --->   "%call_ln85 = call void @fc_layer<120, 84>, i32 %gmem, i64 %fc1_out_read, i64 %fc2_out_read, i32 %fc2_biases, i32 %fc2_weights, void %call_ln82, void %call_ln82" [lenet_proj/lenet_top.cpp:85]   --->   Operation 38 'call' 'call_ln85' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln85 = call void @fc_layer<120, 84>, i32 %gmem, i64 %fc1_out_read, i64 %fc2_out_read, i32 %fc2_biases, i32 %fc2_weights, void %call_ln82, void %call_ln82" [lenet_proj/lenet_top.cpp:85]   --->   Operation 39 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln88 = call void @fc3_layer, i32 %gmem, i64 %fc2_out_read, i64 %prediction_read, i32 %fc3_biases, i32 %fc3_weights_0, i32 %fc3_weights_1, i32 %fc3_weights_2, void %call_ln85, void %call_ln85" [lenet_proj/lenet_top.cpp:88]   --->   Operation 40 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_0, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_11, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool1_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_12, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool1_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_4, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool2_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_23, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool2_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %flat_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_15, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %flat_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_18, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_out, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_17, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_out, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prediction, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_16, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prediction, void @empty_10, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_9"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty, i32, i32, void @empty_24, i32, i32, void @empty_7, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln88 = call void @fc3_layer, i32 %gmem, i64 %fc2_out_read, i64 %prediction_read, i32 %fc3_biases, i32 %fc3_weights_0, i32 %fc3_weights_1, i32 %fc3_weights_2, void %call_ln85, void %call_ln85" [lenet_proj/lenet_top.cpp:88]   --->   Operation 63 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln89 = ret" [lenet_proj/lenet_top.cpp:89]   --->   Operation 64 'ret' 'ret_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ flat_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prediction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_0_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_1_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_2_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_3_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1_weights_4_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc2_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc2_weights]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_biases]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_weights_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc3_weights_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
prediction_read   (read         ) [ 00111111111111111]
fc2_out_read      (read         ) [ 00111111111111111]
fc1_out_read      (read         ) [ 00111111111111100]
flat_out_read     (read         ) [ 00111111111110000]
pool2_out_read    (read         ) [ 00111111111000000]
conv2_out_read    (read         ) [ 00111111100000000]
pool1_out_read    (read         ) [ 00111110000000000]
conv1_out_read    (read         ) [ 00111000000000000]
image_read        (read         ) [ 00100000000000000]
call_ln67         (call         ) [ 00000000000000000]
call_ln70         (call         ) [ 00000000000000000]
call_ln73         (call         ) [ 00000000000000000]
call_ln76         (call         ) [ 00000000000000000]
call_ln79         (call         ) [ 00000000000000000]
call_ln82         (call         ) [ 00000000000000000]
call_ln85         (call         ) [ 00000000000000000]
spectopmodule_ln0 (spectopmodule) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000]
call_ln88         (call         ) [ 00000000000000000]
ret_ln89          (ret          ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pool2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="flat_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc1_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fc2_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="prediction">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_biases">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_weights_0_0_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_weights_0_1_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_weights_0_2_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_weights_0_3_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_weights_0_4_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_0_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_weights_1_0_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv1_weights_1_1_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_weights_1_2_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_weights_1_3_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_weights_1_4_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_1_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_weights_2_0_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv1_weights_2_1_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_weights_2_2_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_weights_2_3_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv1_weights_2_4_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_2_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv1_weights_3_0_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv1_weights_3_1_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv1_weights_3_2_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv1_weights_3_3_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv1_weights_3_4_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_3_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv1_weights_4_0_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv1_weights_4_1_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv1_weights_4_2_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv1_weights_4_3_0">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv1_weights_4_4_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights_4_4_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv2_weights">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv2_biases">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="fc1_biases">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="fc1_weights">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="fc2_biases">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="fc2_weights">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="fc3_biases">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="fc3_weights_0">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="fc3_weights_1">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="fc3_weights_2">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_weights_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_layer"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool_layer"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_6to16_layer"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxpool2_layer"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_layer"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer<400, 120>"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer<120, 84>"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc3_layer"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="prediction_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prediction_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="fc2_out_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_out_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="fc1_out_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_out_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="flat_out_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="flat_out_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="pool2_out_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool2_out_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="conv2_out_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_out_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="pool1_out_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pool1_out_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="conv1_out_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_out_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="image_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fc3_layer_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="64" slack="14"/>
<pin id="210" dir="0" index="3" bw="64" slack="14"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="0"/>
<pin id="213" dir="0" index="6" bw="32" slack="0"/>
<pin id="214" dir="0" index="7" bw="32" slack="0"/>
<pin id="215" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/15 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_conv2d_layer_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="0" index="3" bw="64" slack="0"/>
<pin id="227" dir="0" index="4" bw="32" slack="0"/>
<pin id="228" dir="0" index="5" bw="32" slack="0"/>
<pin id="229" dir="0" index="6" bw="32" slack="0"/>
<pin id="230" dir="0" index="7" bw="32" slack="0"/>
<pin id="231" dir="0" index="8" bw="32" slack="0"/>
<pin id="232" dir="0" index="9" bw="32" slack="0"/>
<pin id="233" dir="0" index="10" bw="32" slack="0"/>
<pin id="234" dir="0" index="11" bw="32" slack="0"/>
<pin id="235" dir="0" index="12" bw="32" slack="0"/>
<pin id="236" dir="0" index="13" bw="32" slack="0"/>
<pin id="237" dir="0" index="14" bw="32" slack="0"/>
<pin id="238" dir="0" index="15" bw="32" slack="0"/>
<pin id="239" dir="0" index="16" bw="32" slack="0"/>
<pin id="240" dir="0" index="17" bw="32" slack="0"/>
<pin id="241" dir="0" index="18" bw="32" slack="0"/>
<pin id="242" dir="0" index="19" bw="32" slack="0"/>
<pin id="243" dir="0" index="20" bw="32" slack="0"/>
<pin id="244" dir="0" index="21" bw="32" slack="0"/>
<pin id="245" dir="0" index="22" bw="32" slack="0"/>
<pin id="246" dir="0" index="23" bw="32" slack="0"/>
<pin id="247" dir="0" index="24" bw="32" slack="0"/>
<pin id="248" dir="0" index="25" bw="32" slack="0"/>
<pin id="249" dir="0" index="26" bw="32" slack="0"/>
<pin id="250" dir="0" index="27" bw="32" slack="0"/>
<pin id="251" dir="0" index="28" bw="32" slack="0"/>
<pin id="252" dir="0" index="29" bw="32" slack="0"/>
<pin id="253" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_maxpool_layer_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="64" slack="2"/>
<pin id="288" dir="0" index="3" bw="64" slack="2"/>
<pin id="289" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln70/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_maxpool2_layer_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="64" slack="6"/>
<pin id="296" dir="0" index="3" bw="64" slack="6"/>
<pin id="297" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln76/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_conv2d_6to16_layer_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="64" slack="4"/>
<pin id="304" dir="0" index="3" bw="64" slack="4"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="32" slack="0"/>
<pin id="307" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln73/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fc_layer_120_84_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="12"/>
<pin id="316" dir="0" index="3" bw="64" slack="12"/>
<pin id="317" dir="0" index="4" bw="32" slack="0"/>
<pin id="318" dir="0" index="5" bw="32" slack="0"/>
<pin id="319" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/13 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fc_layer_400_120_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="64" slack="10"/>
<pin id="328" dir="0" index="3" bw="64" slack="10"/>
<pin id="329" dir="0" index="4" bw="32" slack="0"/>
<pin id="330" dir="0" index="5" bw="32" slack="0"/>
<pin id="331" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_flatten_layer_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="64" slack="8"/>
<pin id="340" dir="0" index="3" bw="64" slack="8"/>
<pin id="341" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/9 "/>
</bind>
</comp>

<comp id="344" class="1005" name="prediction_read_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="14"/>
<pin id="346" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="prediction_read "/>
</bind>
</comp>

<comp id="349" class="1005" name="fc2_out_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="64" slack="12"/>
<pin id="351" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="fc2_out_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="fc1_out_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="10"/>
<pin id="357" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="fc1_out_read "/>
</bind>
</comp>

<comp id="361" class="1005" name="flat_out_read_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="8"/>
<pin id="363" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="flat_out_read "/>
</bind>
</comp>

<comp id="367" class="1005" name="pool2_out_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="6"/>
<pin id="369" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="pool2_out_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="conv2_out_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="4"/>
<pin id="375" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="conv2_out_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="pool1_out_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="2"/>
<pin id="381" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="pool1_out_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="conv1_out_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_out_read "/>
</bind>
</comp>

<comp id="391" class="1005" name="image_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="image_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="156"><net_src comp="92" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="92" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="92" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="92" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="92" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="92" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="92" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="108" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="219"><net_src comp="86" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="220"><net_src comp="88" pin="0"/><net_sink comp="206" pin=6"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="206" pin=7"/></net>

<net id="254"><net_src comp="94" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="256"><net_src comp="200" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="257"><net_src comp="194" pin="2"/><net_sink comp="222" pin=3"/></net>

<net id="258"><net_src comp="20" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="222" pin=7"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="222" pin=8"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="222" pin=9"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="222" pin=10"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="222" pin=11"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="222" pin=12"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="222" pin=13"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="222" pin=14"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="222" pin=15"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="222" pin=16"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="222" pin=17"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="222" pin=18"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="222" pin=19"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="222" pin=20"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="222" pin=21"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="222" pin=22"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="222" pin=23"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="222" pin=24"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="222" pin=25"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="222" pin=26"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="222" pin=27"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="222" pin=28"/></net>

<net id="283"><net_src comp="70" pin="0"/><net_sink comp="222" pin=29"/></net>

<net id="290"><net_src comp="96" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="298"><net_src comp="100" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="308"><net_src comp="98" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="0" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="72" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="320"><net_src comp="106" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="323"><net_src comp="82" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="332"><net_src comp="104" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="76" pin="0"/><net_sink comp="324" pin=4"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="324" pin=5"/></net>

<net id="342"><net_src comp="102" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="152" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="352"><net_src comp="158" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="358"><net_src comp="164" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="364"><net_src comp="170" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="336" pin=3"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="370"><net_src comp="176" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="292" pin=3"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="376"><net_src comp="182" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="300" pin=3"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="382"><net_src comp="188" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="388"><net_src comp="194" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="394"><net_src comp="200" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
 - Input state : 
	Port: lenet_top : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: lenet_top : image_r | {1 }
	Port: lenet_top : conv1_out | {1 }
	Port: lenet_top : pool1_out | {1 }
	Port: lenet_top : conv2_out | {1 }
	Port: lenet_top : pool2_out | {1 }
	Port: lenet_top : flat_out | {1 }
	Port: lenet_top : fc1_out | {1 }
	Port: lenet_top : fc2_out | {1 }
	Port: lenet_top : prediction | {1 }
	Port: lenet_top : conv1_biases | {1 2 }
	Port: lenet_top : conv1_weights_0_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_0_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_1_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_2_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_3_4_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_0_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_1_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_2_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_3_0 | {1 2 }
	Port: lenet_top : conv1_weights_4_4_0 | {1 2 }
	Port: lenet_top : conv2_weights | {5 6 }
	Port: lenet_top : conv2_biases | {5 6 }
	Port: lenet_top : fc1_biases | {11 12 }
	Port: lenet_top : fc1_weights | {11 12 }
	Port: lenet_top : fc2_biases | {13 14 }
	Port: lenet_top : fc2_weights | {13 14 }
	Port: lenet_top : fc3_biases | {15 16 }
	Port: lenet_top : fc3_weights_0 | {15 16 }
	Port: lenet_top : fc3_weights_1 | {15 16 }
	Port: lenet_top : fc3_weights_2 | {15 16 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |      grp_fc3_layer_fu_206     |    0    |    5    | 186.797 |  19164  |   6368  |
|          |    grp_conv2d_layer_fu_222    |    0    |    9    | 152.732 |   7583  |   8771  |
|          |    grp_maxpool_layer_fu_284   |    0    |    4    | 16.1955 |   1509  |   1986  |
|   call   |   grp_maxpool2_layer_fu_292   |    0    |    0    |  14.335 |   1063  |   2025  |
|          | grp_conv2d_6to16_layer_fu_300 |    0    |    6    | 21.2737 |   1105  |   1735  |
|          |  grp_fc_layer_120_84_s_fu_312 |    0    |    5    |  17.69  |   793   |   958   |
|          | grp_fc_layer_400_120_s_fu_324 |    0    |    5    |  17.69  |   773   |   956   |
|          |    grp_flatten_layer_fu_336   |    0    |    0    |  5.307  |   115   |    46   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |  prediction_read_read_fu_152  |    0    |    0    |    0    |    0    |    0    |
|          |    fc2_out_read_read_fu_158   |    0    |    0    |    0    |    0    |    0    |
|          |    fc1_out_read_read_fu_164   |    0    |    0    |    0    |    0    |    0    |
|          |   flat_out_read_read_fu_170   |    0    |    0    |    0    |    0    |    0    |
|   read   |   pool2_out_read_read_fu_176  |    0    |    0    |    0    |    0    |    0    |
|          |   conv2_out_read_read_fu_182  |    0    |    0    |    0    |    0    |    0    |
|          |   pool1_out_read_read_fu_188  |    0    |    0    |    0    |    0    |    0    |
|          |   conv1_out_read_read_fu_194  |    0    |    0    |    0    |    0    |    0    |
|          |     image_read_read_fu_200    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    34   | 432.021 |  32105  |  22845  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|    conv1_biases   |    0   |   32   |    3   |
|conv1_weights_0_0_0|    0   |   32   |    3   |
|conv1_weights_0_1_0|    0   |   32   |    3   |
|conv1_weights_0_2_0|    0   |   32   |    3   |
|conv1_weights_0_3_0|    0   |   32   |    3   |
|conv1_weights_0_4_0|    0   |   32   |    3   |
|conv1_weights_1_0_0|    0   |   32   |    3   |
|conv1_weights_1_1_0|    0   |   32   |    3   |
|conv1_weights_1_2_0|    0   |   32   |    3   |
|conv1_weights_1_3_0|    0   |   32   |    3   |
|conv1_weights_1_4_0|    0   |   32   |    3   |
|conv1_weights_2_0_0|    0   |   32   |    3   |
|conv1_weights_2_1_0|    0   |   32   |    3   |
|conv1_weights_2_2_0|    0   |   32   |    3   |
|conv1_weights_2_3_0|    0   |   32   |    3   |
|conv1_weights_2_4_0|    0   |   32   |    3   |
|conv1_weights_3_0_0|    0   |   32   |    3   |
|conv1_weights_3_1_0|    0   |   32   |    3   |
|conv1_weights_3_2_0|    0   |   32   |    3   |
|conv1_weights_3_3_0|    0   |   32   |    3   |
|conv1_weights_3_4_0|    0   |   32   |    3   |
|conv1_weights_4_0_0|    0   |   32   |    3   |
|conv1_weights_4_1_0|    0   |   32   |    3   |
|conv1_weights_4_2_0|    0   |   32   |    3   |
|conv1_weights_4_3_0|    0   |   32   |    3   |
|conv1_weights_4_4_0|    0   |   32   |    3   |
|    conv2_biases   |    0   |   32   |    8   |
|   conv2_weights   |    8   |    0   |    0   |
|     fc1_biases    |    1   |    0   |    0   |
|    fc1_weights    |   128  |    0   |    0   |
|     fc2_biases    |    1   |    0   |    0   |
|    fc2_weights    |   32   |    0   |    0   |
|     fc3_biases    |    0   |   32   |    5   |
|   fc3_weights_0   |    1   |    0   |    0   |
|   fc3_weights_1   |    1   |    0   |    0   |
|   fc3_weights_2   |    1   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   173  |   896  |   91   |
+-------------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| conv1_out_read_reg_385|   64   |
| conv2_out_read_reg_373|   64   |
|  fc1_out_read_reg_355 |   64   |
|  fc2_out_read_reg_349 |   64   |
| flat_out_read_reg_361 |   64   |
|   image_read_reg_391  |   64   |
| pool1_out_read_reg_379|   64   |
| pool2_out_read_reg_367|   64   |
|prediction_read_reg_344|   64   |
+-----------------------+--------+
|         Total         |   576  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_conv2d_layer_fu_222 |  p2  |   2  |  64  |   128  ||    9    |
| grp_conv2d_layer_fu_222 |  p3  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   256  ||  3.538  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   34   |   432  |  32105 |  22845 |
|   Memory  |   173  |    -   |    -   |   896  |   91   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   576  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   173  |   34   |   435  |  33577 |  22954 |
+-----------+--------+--------+--------+--------+--------+
