// Seed: 3518676835
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8
);
  logic id_9;
  logic id_10;
  type_21(
      {id_9, id_2}, id_4[1'b0] & 1 * 1'b0
  );
  assign id_9 = 1'b0;
  logic id_11;
  logic id_12, id_13;
  logic id_14;
  type_25(
      id_1, 1
  );
  logic id_15;
endmodule
`resetall
