(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((Tree!1031 0)) (((Leaf!1032) (Node!1033 (left!1034 Tree!1031) (value!1035 (_ BitVec 32)) (right!1036 Tree!1031) (rank!1037 (_ BitVec 32))))
))
(declare-fun error_value!1038 () (_ BitVec 32))
(declare-fun height!226 (Tree!1031) (_ BitVec 32))
(declare-fun error_value!1039 () (_ BitVec 32))
(assert (forall ((t!225 Tree!1031)) (= (height!226 t!225) (ite ((_ is Leaf!1032) t!225) (_ bv0 32) (ite ((_ is Node!1033) t!225) (ite (bvsgt (height!226 (left!1034 t!225)) (height!226 (right!1036 t!225))) (bvadd (height!226 (left!1034 t!225)) (_ bv1 32)) (bvadd (height!226 (right!1036 t!225)) (_ bv1 32))) error_value!1038))) ))
(check-sat)
(exit)

