<profile>

<section name = "Vitis HLS Report for 'SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6'" level="0">
<item name = "Date">Sun Nov  3 13:42:15 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.951 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_105_6">25, 25, 2, 1, 1, 25, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 133, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 170, -</column>
<column name="Register">-, -, 27, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln105_3_fu_316_p2">+, 0, 0, 13, 10, 6</column>
<column name="add_ln105_4_fu_283_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln105_fu_263_p2">+, 0, 0, 13, 5, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_115">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_325">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_328">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_331">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_334">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_337">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_340">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln105_2_fu_289_p2">icmp, 0, 0, 13, 5, 3</column>
<column name="icmp_ln105_fu_257_p2">icmp, 0, 0, 13, 5, 4</column>
<column name="icmp_ln108_fu_277_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_condition_230">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_235">or, 0, 0, 2, 1, 1</column>
<column name="select_ln105_fu_295_p3">select, 0, 0, 5, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_phi_urem_load">9, 2, 5, 10</column>
<column name="connect_1_blk_n">9, 2, 1, 2</column>
<column name="j_2_fu_94">9, 2, 5, 10</column>
<column name="phi_mul_fu_90">9, 2, 10, 20</column>
<column name="phi_urem_fu_86">9, 2, 5, 10</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1">14, 3, 8, 24</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1">14, 3, 8, 24</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1">14, 3, 8, 24</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1">14, 3, 8, 24</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1">14, 3, 8, 24</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1">14, 3, 8, 24</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln108_reg_387">1, 0, 1, 0</column>
<column name="j_2_fu_94">5, 0, 5, 0</column>
<column name="phi_mul_fu_90">10, 0, 10, 0</column>
<column name="phi_urem_fu_86">5, 0, 5, 0</column>
<column name="trunc_ln105_reg_383">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, SMM&lt;1u, 25u, 20u&gt;_Pipeline_VITIS_LOOP_105_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, SMM&lt;1u, 25u, 20u&gt;_Pipeline_VITIS_LOOP_105_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, SMM&lt;1u, 25u, 20u&gt;_Pipeline_VITIS_LOOP_105_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, SMM&lt;1u, 25u, 20u&gt;_Pipeline_VITIS_LOOP_105_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, SMM&lt;1u, 25u, 20u&gt;_Pipeline_VITIS_LOOP_105_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, SMM&lt;1u, 25u, 20u&gt;_Pipeline_VITIS_LOOP_105_6, return value</column>
<column name="connect_1_dout">in, 32, ap_fifo, connect_1, pointer</column>
<column name="connect_1_num_data_valid">in, 7, ap_fifo, connect_1, pointer</column>
<column name="connect_1_fifo_cap">in, 7, ap_fifo, connect_1, pointer</column>
<column name="connect_1_empty_n">in, 1, ap_fifo, connect_1, pointer</column>
<column name="connect_1_read">out, 1, ap_fifo, connect_1, pointer</column>
<column name="B_ROW_5_load">in, 32, ap_none, B_ROW_5_load, scalar</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_address1">out, 2, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_ce1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_we1">out, 1, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, array</column>
<column name="void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_d1">out, 8, ap_memory, void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10, array</column>
</table>
</item>
</section>
</profile>
