# Reading D:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 D:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:28:37 on Dec 12,2024
# vlog -reportprogress 300 -vlog01compat -work postlayout C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/designer/impl1/lzy_SD1_ba.v 
# -- Compiling module lzy_SD1
# 
# Top level modules:
# 	lzy_SD1
# End time: 15:28:37 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:28:37 on Dec 12,2024
# vlog -reportprogress 300 "+incdir+C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/stimulus" -vlog01compat -work postlayout C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/stimulus/test_comb.v 
# -- Compiling module test_lzy_cp
# -- Compiling module test_lzy_jtd
# -- Compiling module test_lzy_74HC148
# -- Compiling module test_lzy_74HC138
# -- Compiling module test_lzy_74HC153
# -- Compiling module test_lzy_74HC4511
# -- Compiling module test_lzy_74HC85
# -- Compiling module test_lzy_74HC283
# -- Compiling module test_lzy_SD1
# -- Compiling module test_lzy_ori_c
# -- Compiling module test_lzy_SD2
# 
# Top level modules:
# 	test_lzy_cp
# 	test_lzy_jtd
# 	test_lzy_74HC148
# 	test_lzy_74HC138
# 	test_lzy_74HC153
# 	test_lzy_74HC4511
# 	test_lzy_74HC85
# 	test_lzy_74HC283
# 	test_lzy_SD1
# 	test_lzy_ori_c
# 	test_lzy_SD2
# End time: 15:28:37 on Dec 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postlayout -t 1ps -sdfmax /u8=C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/designer/impl1/lzy_SD1_ba.sdf postlayout.test_lzy_SD1 
# Start time: 15:28:37 on Dec 12,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postlayout.test_lzy_SD1
# Loading postlayout.lzy_SD1
# Loading proasic3.AOI1A
# Loading proasic3.IOTRI_OB_EB
# Loading proasic3.IOPAD_IN
# Loading proasic3.IOIN_IB
# Loading proasic3.AX1D
# Loading proasic3.OR2B
# Loading proasic3.AND2A
# Loading proasic3.NOR2A
# Loading proasic3.IOPAD_TRI
# Loading proasic3.MX2
# Loading proasic3.XO1
# Loading proasic3.OR2A
# Loading proasic3.XOR2
# Loading proasic3.NOR3
# Loading proasic3.OR3
# Loading proasic3.GND
# Loading proasic3.VCC
# Loading instances from C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/designer/impl1/lzy_SD1_ba.sdf
# Loading proasic3.UDP_MUX2
# Loading timing data from C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/designer/impl1/lzy_SD1_ba.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /test_lzy_SD1 File: C:/Users/FHCY/Desktop/study/signal/J3123009048_Comb/stimulus/test_comb.v
# End time: 15:29:01 on Dec 12,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
