# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: C:\Users\Antonio\Documents\safetyartist_sandbox\explainable_braking_HW_test_Quartus\PIN_PLANNER_phy_tb_explainable_braking.csv
# Generated on: Thu Jul 20 20:13:18 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk_random_forest_1,Input,PIN_N16,5B,B5B_N0,PIN_M16,,,,,,,,,,,,,,
clk_random_forest_2,Input,PIN_M16,5B,B5B_N0,PIN_N16,,,,,,,,,,,,,,
clk_stimuli,Input,PIN_D17,7A,B7A_N0,PIN_P9,,,,,,,,,,,,,,
clk_voting,Input,PIN_K21,5B,B5B_N0,PIN_N9,,,,,,,,,,,,,,
db_prob_valid_1,Output,PIN_AA2,2A,B2A_N0,PIN_R10,,,,,,,,,,,,,,
db_prob_valid_2,Output,PIN_AA1,2A,B2A_N0,PIN_AA1,,,,,,,,,,,,,,
finished_test_case,Output,PIN_L2,2A,B2A_N0,PIN_K9,,,,,,,,,,,,,,
finished_tests,Output,PIN_L1,2A,B2A_N0,PIN_AA12,,,,,,,,,,,,,,
hexa_prob_0[0],Output,PIN_U21,4A,B4A_N0,PIN_AA14,,,,,,,,,,,,,,
hexa_prob_0[1],Output,PIN_V21,4A,B4A_N0,PIN_AB12,,,,,,,,,,,,,,
hexa_prob_0[2],Output,PIN_W22,4A,B4A_N0,PIN_T12,,,,,,,,,,,,,,
hexa_prob_0[3],Output,PIN_W21,4A,B4A_N0,PIN_AA15,,,,,,,,,,,,,,
hexa_prob_0[4],Output,PIN_Y22,4A,B4A_N0,PIN_V13,,,,,,,,,,,,,,
hexa_prob_0[5],Output,PIN_Y21,4A,B4A_N0,PIN_U13,,,,,,,,,,,,,,
hexa_prob_0[6],Output,PIN_AA22,4A,B4A_N0,PIN_AA13,,,,,,,,,,,,,,
hexa_prob_1[0],Output,PIN_AA20,4A,B4A_N0,PIN_Y9,,,,,,,,,,,,,,
hexa_prob_1[1],Output,PIN_AB20,4A,B4A_N0,PIN_AB13,,,,,,,,,,,,,,
hexa_prob_1[2],Output,PIN_AA19,4A,B4A_N0,PIN_M7,,,,,,,,,,,,,,
hexa_prob_1[3],Output,PIN_AA18,4A,B4A_N0,PIN_N8,,,,,,,,,,,,,,
hexa_prob_1[4],Output,PIN_AB18,4A,B4A_N0,PIN_AB6,,,,,,,,,,,,,,
hexa_prob_1[5],Output,PIN_AA17,4A,B4A_N0,PIN_R9,,,,,,,,,,,,,,
hexa_prob_1[6],Output,PIN_U22,4A,B4A_N0,PIN_AB8,,,,,,,,,,,,,,
hexa_prob_2[0],Output,PIN_Y19,4A,B4A_N0,PIN_R6,,,,,,,,,,,,,,
hexa_prob_2[1],Output,PIN_AB17,4A,B4A_N0,PIN_P6,,,,,,,,,,,,,,
hexa_prob_2[2],Output,PIN_AA10,3B,B3B_N0,PIN_T7,,,,,,,,,,,,,,
hexa_prob_2[3],Output,PIN_Y14,4A,B4A_N0,PIN_AA2,,,,,,,,,,,,,,
hexa_prob_2[4],Output,PIN_V14,4A,B4A_N0,PIN_N6,,,,,,,,,,,,,,
hexa_prob_2[5],Output,PIN_AB22,4A,B4A_N0,PIN_W9,,,,,,,,,,,,,,
hexa_prob_2[6],Output,PIN_AB21,4A,B4A_N0,PIN_AB5,,,,,,,,,,,,,,
hexa_prob_3[0],Output,PIN_Y16,4A,B4A_N0,PIN_U10,,,,,,,,,,,,,,
hexa_prob_3[1],Output,PIN_W16,4A,B4A_N0,PIN_AA8,,,,,,,,,,,,,,
hexa_prob_3[2],Output,PIN_Y17,4A,B4A_N0,PIN_T9,,,,,,,,,,,,,,
hexa_prob_3[3],Output,PIN_V16,4A,B4A_N0,PIN_T10,,,,,,,,,,,,,,
hexa_prob_3[4],Output,PIN_U17,4A,B4A_N0,PIN_P7,,,,,,,,,,,,,,
hexa_prob_3[5],Output,PIN_V18,4A,B4A_N0,PIN_V10,,,,,,,,,,,,,,
hexa_prob_3[6],Output,PIN_V19,4A,B4A_N0,PIN_AA10,,,,,,,,,,,,,,
hexa_tc_4[0],Output,PIN_U20,4A,B4A_N0,PIN_G10,,,,,,,,,,,,,,
hexa_tc_4[1],Output,PIN_Y20,4A,B4A_N0,PIN_L7,,,,,,,,,,,,,,
hexa_tc_4[2],Output,PIN_V20,4A,B4A_N0,PIN_B11,,,,,,,,,,,,,,
hexa_tc_4[3],Output,PIN_U16,4A,B4A_N0,PIN_L8,,,,,,,,,,,,,,
hexa_tc_4[4],Output,PIN_U15,4A,B4A_N0,PIN_E12,,,,,,,,,,,,,,
hexa_tc_4[5],Output,PIN_Y15,4A,B4A_N0,PIN_D12,,,,,,,,,,,,,,
hexa_tc_4[6],Output,PIN_P9,3B,B3B_N0,PIN_C11,,,,,,,,,,,,,,
hexa_tc_5[0],Output,PIN_N9,3B,B3B_N0,PIN_M6,,,,,,,,,,,,,,
hexa_tc_5[1],Output,PIN_M8,3B,B3B_N0,PIN_M8,,,,,,,,,,,,,,
hexa_tc_5[2],Output,PIN_T14,4A,B4A_N0,PIN_R12,,,,,,,,,,,,,,
hexa_tc_5[3],Output,PIN_P14,4A,B4A_N0,PIN_P8,,,,,,,,,,,,,,
hexa_tc_5[4],Output,PIN_C1,2A,B2A_N0,PIN_V9,,,,,,,,,,,,,,
hexa_tc_5[5],Output,PIN_C2,2A,B2A_N0,PIN_U6,,,,,,,,,,,,,,
hexa_tc_5[6],Output,PIN_W19,4A,B4A_N0,PIN_AA7,,,,,,,,,,,,,,
prediction,Output,PIN_Y3,2A,B2A_N0,PIN_Y14,,,,,,,,,,,,,,
prob_int,Output,PIN_N2,2A,B2A_N0,PIN_AB7,,,,,,,,,,,,,,
prob_sel[0],Input,PIN_U13,4A,B4A_N0,PIN_AB10,,,,,,,,,,,,,,
prob_sel[1],Input,PIN_V13,4A,B4A_N0,PIN_AB11,,,,,,,,,,,,,,
prob_valid_mean,Output,PIN_W2,2A,B2A_N0,PIN_Y10,,,,,,,,,,,,,,
tb_iterate_and_run_test_case,Input,PIN_U7,3A,B3A_N0,PIN_M9,,,,,,,,,,,,,,
tb_reset,Input,PIN_W9,3A,B3A_N0,PIN_K7,,,,,,,,,,,,,,
