

================================================================
== Vivado HLS Report for 'dut_sinf_or_cosf'
================================================================
* Date:           Sun Dec 11 21:30:29 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mfcc.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   70|   66|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
* FSM state operations: 

 <State 1>: 5.79ns
ST_1: t_in_read [1/1] 0.00ns
._crit_edge_ifconv:0  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind

ST_1: p_Val2_28 [1/1] 0.00ns
._crit_edge_ifconv:4  %p_Val2_28 = bitcast float %t_in_read to i32

ST_1: p_Result_s [1/1] 0.00ns
._crit_edge_ifconv:5  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_28, i32 31)

ST_1: loc_V [1/1] 0.00ns
._crit_edge_ifconv:6  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_28, i32 23, i32 30)

ST_1: loc_V_1 [1/1] 0.00ns
._crit_edge_ifconv:7  %loc_V_1 = trunc i32 %p_Val2_28 to i23

ST_1: closepath [1/1] 2.00ns
._crit_edge_ifconv:8  %closepath = icmp ult i8 %loc_V, 126

ST_1: p_op_i [1/1] 1.72ns
._crit_edge_ifconv:13  %p_op_i = add i8 -62, %loc_V

ST_1: addr_V [1/1] 1.37ns
._crit_edge_ifconv:14  %addr_V = select i1 %closepath, i8 63, i8 %p_op_i

ST_1: tmp [1/1] 0.00ns
._crit_edge_ifconv:15  %tmp = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)

ST_1: tmp_i2_i [1/1] 0.00ns
._crit_edge_ifconv:16  %tmp_i2_i = zext i4 %tmp to i64

ST_1: hls_ref_4oPi_table_100_V_addr [1/1] 0.00ns
._crit_edge_ifconv:17  %hls_ref_4oPi_table_100_V_addr = getelementptr [13 x i100]* @hls_ref_4oPi_table_100_V, i64 0, i64 %tmp_i2_i

ST_1: table_100_V [2/2] 2.42ns
._crit_edge_ifconv:18  %table_100_V = load i100* %hls_ref_4oPi_table_100_V_addr, align 16

ST_1: tmp_13 [1/1] 0.00ns
._crit_edge_ifconv:19  %tmp_13 = trunc i8 %addr_V to i4


 <State 2>: 6.04ns
ST_2: p_Result_13 [1/1] 0.00ns
._crit_edge_ifconv:11  %p_Result_13 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_2: table_100_V [1/2] 2.42ns
._crit_edge_ifconv:18  %table_100_V = load i100* %hls_ref_4oPi_table_100_V_addr, align 16

ST_2: tmp_48_i_i [1/1] 0.00ns
._crit_edge_ifconv:20  %tmp_48_i_i = zext i4 %tmp_13 to i100

ST_2: r_V_3 [1/1] 3.62ns
._crit_edge_ifconv:21  %r_V_3 = shl i100 %table_100_V, %tmp_48_i_i

ST_2: Med_V [1/1] 0.00ns
._crit_edge_ifconv:22  %Med_V = call i71 @_ssdm_op_PartSelect.i71.i100.i32.i32(i100 %r_V_3, i32 29, i32 99) nounwind

ST_2: p_Val2_12 [2/2] 0.00ns
._crit_edge_ifconv:23  %p_Val2_12 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"(i71 %Med_V, i24 %p_Result_13) nounwind


 <State 3>: 6.80ns
ST_3: p_Val2_12 [1/2] 2.39ns
._crit_edge_ifconv:23  %p_Val2_12 = call fastcc i95 @"dut_big_mult_v3small<71, 24, 17>"(i71 %Med_V, i24 %p_Result_13) nounwind

ST_3: p_Val2_13 [1/1] 0.00ns
._crit_edge_ifconv:24  %p_Val2_13 = call i49 @_ssdm_op_PartSelect.i49.i95.i32.i32(i95 %p_Val2_12, i32 19, i32 67)

ST_3: tmp_60_i [1/1] 0.00ns
._crit_edge_ifconv:25  %tmp_60_i = call i3 @_ssdm_op_PartSelect.i3.i95.i32.i32(i95 %p_Val2_12, i32 68, i32 70) nounwind

ST_3: p_Val2_30 [1/1] 1.37ns
._crit_edge_ifconv:26  %p_Val2_30 = select i1 %closepath, i3 0, i3 %tmp_60_i

ST_3: tmp_14 [1/1] 0.00ns
._crit_edge_ifconv:27  %tmp_14 = trunc i3 %p_Val2_30 to i1

ST_3: p_Val2_i [1/1] 3.04ns
._crit_edge_ifconv:28  %p_Val2_i = sub i49 0, %p_Val2_13

ST_3: p_Val2_18 [1/1] 1.37ns
._crit_edge_ifconv:29  %p_Val2_18 = select i1 %tmp_14, i49 %p_Val2_i, i49 %p_Val2_13

ST_3: p_Result_i3_i [1/1] 0.00ns
._crit_edge_ifconv:30  %p_Result_i3_i = call i18 @_ssdm_op_PartSelect.i18.i49.i32.i32(i49 %p_Val2_18, i32 31, i32 48) nounwind


 <State 4>: 6.77ns
ST_4: p_i [1/1] 1.72ns
._crit_edge_ifconv:9  %p_i = add i8 -125, %loc_V

ST_4: storemerge_i [1/1] 0.00ns (grouped into LUT with out node Ex_V)
._crit_edge_ifconv:10  %storemerge_i = select i1 %closepath, i8 %p_i, i8 0

ST_4: p_Result_14 [1/1] 0.00ns
._crit_edge_ifconv:31  %p_Result_14 = call i19 @_ssdm_op_BitConcatenate.i19.i18.i1(i18 %p_Result_i3_i, i1 true) nounwind

ST_4: p_Result_15 [1/1] 0.00ns
._crit_edge_ifconv:32  %p_Result_15 = call i19 @llvm.part.select.i19(i19 %p_Result_14, i32 18, i32 0) nounwind

ST_4: p_Result_16 [1/1] 0.00ns
._crit_edge_ifconv:33  %p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 -1, i19 %p_Result_15) nounwind

ST_4: val_assign [1/1] 3.21ns
._crit_edge_ifconv:34  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind

ST_4: Mx_zeros_V [1/1] 0.00ns
._crit_edge_ifconv:35  %Mx_zeros_V = trunc i32 %val_assign to i5

ST_4: tmp_61_i [1/1] 0.00ns
._crit_edge_ifconv:36  %tmp_61_i = zext i5 %Mx_zeros_V to i49

ST_4: p_Val2_22 [1/1] 3.56ns
._crit_edge_ifconv:37  %p_Val2_22 = shl i49 %p_Val2_18, %tmp_61_i

ST_4: p_Val2_23 [1/1] 0.00ns
._crit_edge_ifconv:38  %p_Val2_23 = call i31 @_ssdm_op_PartSelect.i31.i49.i32.i32(i49 %p_Val2_22, i32 18, i32 48)

ST_4: tmp_16 [1/1] 0.00ns
._crit_edge_ifconv:39  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %p_Val2_22, i32 17)

ST_4: tmp_64_i [1/1] 0.00ns (grouped into LUT with out node Ex_V)
._crit_edge_ifconv:42  %tmp_64_i = zext i5 %Mx_zeros_V to i8

ST_4: Ex_V [1/1] 1.72ns (out node of the LUT)
._crit_edge_ifconv:43  %Ex_V = sub i8 %storemerge_i, %tmp_64_i

ST_4: isNeg [1/1] 0.00ns
._crit_edge_ifconv:45  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)


 <State 5>: 8.35ns
ST_5: tmp_63_i [1/1] 0.00ns
._crit_edge_ifconv:40  %tmp_63_i = zext i1 %tmp_16 to i31

ST_5: p_Val2_31 [1/1] 2.44ns
._crit_edge_ifconv:41  %p_Val2_31 = add i31 %p_Val2_23, %tmp_63_i

ST_5: sh_i_cast [1/1] 0.00ns
._crit_edge_ifconv:44  %sh_i_cast = sext i8 %Ex_V to i9

ST_5: tmp_66_i [1/1] 1.72ns
._crit_edge_ifconv:46  %tmp_66_i = sub i9 0, %sh_i_cast

ST_5: sh_assign [1/1] 1.37ns
._crit_edge_ifconv:47  %sh_assign = select i1 %isNeg, i9 %tmp_66_i, i9 %sh_i_cast

ST_5: sh_assign_1_i_cast1 [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:48  %sh_assign_1_i_cast1 = sext i9 %sh_assign to i32

ST_5: sh_assign_1_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:49  %sh_assign_1_i_cast = sext i9 %sh_assign to i31

ST_5: tmp_67_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:50  %tmp_67_i = zext i31 %p_Val2_31 to i32

ST_5: tmp_68_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:51  %tmp_68_i = lshr i31 %p_Val2_31, %sh_assign_1_i_cast

ST_5: tmp_68_i_cast [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:52  %tmp_68_i_cast = zext i31 %tmp_68_i to i32

ST_5: tmp_70_i [1/1] 0.00ns (grouped into LUT with out node p_Val2_0_i234_in_i)
._crit_edge_ifconv:53  %tmp_70_i = shl i32 %tmp_67_i, %sh_assign_1_i_cast1

ST_5: p_Val2_0_i234_in_i [1/1] 2.80ns (out node of the LUT)
._crit_edge_ifconv:54  %p_Val2_0_i234_in_i = select i1 %isNeg, i32 %tmp_68_i_cast, i32 %tmp_70_i

ST_5: p_Result_s_45 [1/1] 0.00ns
._crit_edge_ifconv:55  %p_Result_s_45 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 24, i32 30)

ST_5: p_Val2_3 [1/1] 0.00ns
._crit_edge_ifconv:56  %p_Val2_3 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 7, i32 23)

ST_5: tmp_s [1/1] 0.00ns
._crit_edge_ifconv:57  %tmp_s = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_0_i234_in_i, i32 15, i32 23)

ST_5: sel_tmp [1/1] 1.62ns
._crit_edge_ifconv:61  %sel_tmp = icmp eq i3 %p_Val2_30, 1

ST_5: sel_tmp1 [1/1] 1.62ns
._crit_edge_ifconv:62  %sel_tmp1 = icmp eq i3 %p_Val2_30, 2

ST_5: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:63  %sel_tmp2 = or i1 %sel_tmp1, %sel_tmp

ST_5: not_sel_tmp [1/1] 1.62ns
._crit_edge_ifconv:64  %not_sel_tmp = icmp ne i3 %p_Val2_30, 3

ST_5: not_sel_tmp1 [1/1] 1.62ns
._crit_edge_ifconv:65  %not_sel_tmp1 = icmp ne i3 %p_Val2_30, -4

ST_5: tmp7 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:66  %tmp7 = and i1 %not_sel_tmp, %not_sel_tmp1

ST_5: sel_tmp3 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:67  %sel_tmp3 = and i1 %tmp7, %sel_tmp2

ST_5: sel_tmp4 [1/1] 1.62ns
._crit_edge_ifconv:68  %sel_tmp4 = icmp eq i3 %p_Val2_30, -3

ST_5: sel_tmp5 [1/1] 1.62ns
._crit_edge_ifconv:69  %sel_tmp5 = icmp eq i3 %p_Val2_30, -2

ST_5: tmp8 [1/1] 0.00ns (grouped into LUT with out node sin_basis)
._crit_edge_ifconv:70  %tmp8 = or i1 %sel_tmp3, %sel_tmp5

ST_5: sin_basis [1/1] 1.37ns (out node of the LUT)
._crit_edge_ifconv:71  %sin_basis = or i1 %tmp8, %sel_tmp4

ST_5: p_Result_17 [1/1] 0.00ns
._crit_edge_ifconv:72  %p_Result_17 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_s_45)

ST_5: tmp_2 [1/1] 0.00ns
._crit_edge_ifconv:75  %tmp_2 = zext i8 %p_Result_17 to i64

ST_5: hls_sin_cos_K0_V_addr [1/1] 0.00ns
._crit_edge_ifconv:76  %hls_sin_cos_K0_V_addr = getelementptr [256 x i30]* @hls_sin_cos_K0_V, i64 0, i64 %tmp_2

ST_5: p_Val2_s [2/2] 2.45ns
._crit_edge_ifconv:77  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_5: hls_sin_cos_K1_V_addr [1/1] 0.00ns
._crit_edge_ifconv:80  %hls_sin_cos_K1_V_addr = getelementptr [256 x i23]* @hls_sin_cos_K1_V, i64 0, i64 %tmp_2

ST_5: hls_sin_cos_K1_V_load [2/2] 2.45ns
._crit_edge_ifconv:81  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_5: hls_sin_cos_K2_V_addr [1/1] 0.00ns
._crit_edge_ifconv:86  %hls_sin_cos_K2_V_addr = getelementptr [256 x i15]* @hls_sin_cos_K2_V, i64 0, i64 %tmp_2

ST_5: hls_sin_cos_K2_V_load [2/2] 2.46ns
._crit_edge_ifconv:87  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 6>: 6.38ns
ST_6: OP1_V_3 [1/1] 0.00ns
._crit_edge_ifconv:58  %OP1_V_3 = zext i9 %tmp_s to i18

ST_6: p_Val2_4 [1/1] 6.38ns
._crit_edge_ifconv:59  %p_Val2_4 = mul i18 %OP1_V_3, %OP1_V_3

ST_6: tmp_1 [1/1] 0.00ns
._crit_edge_ifconv:60  %tmp_1 = call i17 @_ssdm_op_PartSelect.i17.i18.i32.i32(i18 %p_Val2_4, i32 1, i32 17)

ST_6: p_Val2_s [1/2] 2.45ns
._crit_edge_ifconv:77  %p_Val2_s = load i30* %hls_sin_cos_K0_V_addr, align 4

ST_6: hls_sin_cos_K1_V_load [1/2] 2.45ns
._crit_edge_ifconv:81  %hls_sin_cos_K1_V_load = load i23* %hls_sin_cos_K1_V_addr, align 4

ST_6: hls_sin_cos_K2_V_load [1/2] 2.46ns
._crit_edge_ifconv:87  %hls_sin_cos_K2_V_load = load i15* %hls_sin_cos_K2_V_addr, align 2


 <State 7>: 6.38ns
ST_7: OP1_V [1/1] 0.00ns
._crit_edge_ifconv:79  %OP1_V = zext i17 %p_Val2_3 to i40

ST_7: OP2_V_1 [1/1] 0.00ns
._crit_edge_ifconv:82  %OP2_V_1 = sext i23 %hls_sin_cos_K1_V_load to i40

ST_7: p_Val2_6 [1/1] 6.38ns
._crit_edge_ifconv:83  %p_Val2_6 = mul i40 %OP2_V_1, %OP1_V

ST_7: tmp_3 [1/1] 0.00ns
._crit_edge_ifconv:84  %tmp_3 = call i24 @_ssdm_op_PartSelect.i24.i40.i32.i32(i40 %p_Val2_6, i32 16, i32 39)

ST_7: OP1_V_1 [1/1] 0.00ns
._crit_edge_ifconv:85  %OP1_V_1 = zext i17 %tmp_1 to i32

ST_7: OP2_V_2 [1/1] 0.00ns
._crit_edge_ifconv:88  %OP2_V_2 = sext i15 %hls_sin_cos_K2_V_load to i32

ST_7: p_Val2_7 [1/1] 6.38ns
._crit_edge_ifconv:89  %p_Val2_7 = mul i32 %OP1_V_1, %OP2_V_2

ST_7: tmp_4 [1/1] 0.00ns
._crit_edge_ifconv:90  %tmp_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %p_Val2_7, i32 16, i32 31)


 <State 8>: 3.94ns
ST_8: p_Val2_8 [1/1] 0.00ns
._crit_edge_ifconv:78  %p_Val2_8 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %p_Val2_s, i1 false)

ST_8: tmp_5 [1/1] 0.00ns
._crit_edge_ifconv:91  %tmp_5 = sext i31 %p_Val2_8 to i32

ST_8: tmp_6 [1/1] 0.00ns
._crit_edge_ifconv:92  %tmp_6 = sext i24 %tmp_3 to i32

ST_8: p_Val2_9 [1/1] 1.97ns
._crit_edge_ifconv:93  %p_Val2_9 = add nsw i32 %tmp_5, %tmp_6

ST_8: tmp_53_cast [1/1] 0.00ns
._crit_edge_ifconv:94  %tmp_53_cast = sext i16 %tmp_4 to i32

ST_8: r_V [1/1] 1.97ns
._crit_edge_ifconv:95  %r_V = add i32 %p_Val2_9, %tmp_53_cast


 <State 9>: 7.45ns
ST_9: Mx_V_ret_s [1/1] 1.37ns
._crit_edge_ifconv:74  %Mx_V_ret_s = select i1 %sin_basis, i31 %p_Val2_31, i31 -1

ST_9: OP1_V_2_cast [1/1] 0.00ns
._crit_edge_ifconv:96  %OP1_V_2_cast = sext i32 %r_V to i62

ST_9: OP2_V_3_cast [1/1] 0.00ns
._crit_edge_ifconv:97  %OP2_V_3_cast = zext i31 %Mx_V_ret_s to i62

ST_9: p_Val2_25 [6/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 10>: 6.08ns
ST_10: p_Val2_25 [5/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 11>: 6.08ns
ST_11: p_Val2_25 [4/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 12>: 6.08ns
ST_12: p_Val2_25 [3/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 13>: 6.08ns
ST_13: p_Val2_25 [2/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast


 <State 14>: 6.08ns
ST_14: Ex_V_ret_s [1/1] 0.00ns (grouped into LUT with out node r_V_1)
._crit_edge_ifconv:73  %Ex_V_ret_s = select i1 %sin_basis, i8 %Ex_V, i8 0

ST_14: p_Val2_25 [1/6] 6.08ns
._crit_edge_ifconv:98  %p_Val2_25 = mul i62 %OP1_V_2_cast, %OP2_V_3_cast

ST_14: p_0 [1/1] 0.00ns
._crit_edge_ifconv:99  %p_0 = call i31 @_ssdm_op_PartSelect.i31.i62.i32.i32(i62 %p_Val2_25, i32 31, i32 61)

ST_14: rhs_V [1/1] 0.00ns (grouped into LUT with out node r_V_1)
._crit_edge_ifconv:100  %rhs_V = sext i8 %Ex_V_ret_s to i9

ST_14: r_V_1 [1/1] 1.72ns (out node of the LUT)
._crit_edge_ifconv:101  %r_V_1 = sub i9 0, %rhs_V

ST_14: resultf [2/2] 0.00ns
._crit_edge_ifconv:102  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind


 <State 15>: 8.14ns
ST_15: stg_125 [1/1] 0.00ns
._crit_edge_ifconv:1  call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @hls_sin_cos_K0_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: stg_126 [1/1] 0.00ns
._crit_edge_ifconv:2  call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @hls_sin_cos_K1_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: stg_127 [1/1] 0.00ns
._crit_edge_ifconv:3  call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @hls_sin_cos_K2_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: stg_128 [1/1] 0.00ns
._crit_edge_ifconv:12  call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @hls_ref_4oPi_table_100_V, [1 x i8]* @p_str1804, [14 x i8]* @p_str1806, [1 x i8]* @p_str1804, i32 -1, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804) nounwind

ST_15: resultf [1/2] 6.77ns
._crit_edge_ifconv:102  %resultf = call fastcc float @"dut_my_to_float<31, 1>"(i31 %p_0, i9 %r_V_1) nounwind

ST_15: p_Val2_26 [1/1] 0.00ns
._crit_edge_ifconv:103  %p_Val2_26 = bitcast float %resultf to i32

ST_15: p_Result_18 [1/1] 0.00ns
._crit_edge_ifconv:104  %p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_26, i32 31)

ST_15: p_Result_19 [1/1] 0.00ns
._crit_edge_ifconv:105  %p_Result_19 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_30)

ST_15: k_V_off1 [1/1] 0.80ns
._crit_edge_ifconv:106  %k_V_off1 = add i3 -1, %p_Val2_30

ST_15: tmp_19 [1/1] 0.00ns
._crit_edge_ifconv:107  %tmp_19 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off1, i32 1, i32 2)

ST_15: icmp [1/1] 1.36ns
._crit_edge_ifconv:108  %icmp = icmp eq i2 %tmp_19, 0

ST_15: stg_136 [1/1] 0.00ns
._crit_edge_ifconv:109  br i1 %icmp, label %switch.early.test57, label %switch.early.test

ST_15: p_old [1/1] 0.80ns
switch.early.test:0  %p_old = add i3 %p_Val2_30, 3

ST_15: tmp_22 [1/1] 0.00ns
switch.early.test:1  %tmp_22 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %p_old, i32 1, i32 2)

ST_15: icmp1 [1/1] 1.36ns
switch.early.test:2  %icmp1 = icmp eq i2 %tmp_22, 0

ST_15: stg_140 [1/1] 0.00ns
switch.early.test:3  br i1 %icmp1, label %1, label %0

ST_15: k_V_off2 [1/1] 0.80ns
switch.early.test57:0  %k_V_off2 = add i3 %p_Val2_30, -3

ST_15: tmp_20 [1/1] 0.00ns
switch.early.test57:1  %tmp_20 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off2, i32 1, i32 2)

ST_15: icmp5 [1/1] 1.36ns
switch.early.test57:2  %icmp5 = icmp ne i2 %tmp_20, 0

ST_15: k_V_off [1/1] 0.80ns
switch.early.test57:3  %k_V_off = add i3 %p_Val2_30, 3

ST_15: tmp_21 [1/1] 0.00ns
switch.early.test57:4  %tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %k_V_off, i32 1, i32 2)

ST_15: icmp8 [1/1] 1.36ns
switch.early.test57:5  %icmp8 = icmp eq i2 %tmp_21, 0

ST_15: or_cond1 [1/1] 1.37ns
switch.early.test57:6  %or_cond1 = or i1 %icmp5, %icmp8

ST_15: stg_148 [1/1] 0.00ns
switch.early.test57:7  br i1 %or_cond1, label %1, label %0

ST_15: stg_149 [1/1] 1.91ns
:0  switch i4 %p_Result_19, label %._crit_edge273_ifconv [
    i4 -4, label %branch20
    i4 -5, label %branch19
    i4 -6, label %branch18
    i4 3, label %branch11
    i4 4, label %branch12
    i4 5, label %branch13
    i4 6, label %branch14
    i4 -7, label %branch17
  ]

ST_15: stg_150 [1/1] 1.57ns
branch17:0  br label %._crit_edge273_ifconv

ST_15: stg_151 [1/1] 1.57ns
branch14:0  br label %._crit_edge273_ifconv

ST_15: stg_152 [1/1] 1.57ns
branch13:0  br label %._crit_edge273_ifconv

ST_15: stg_153 [1/1] 1.57ns
branch12:0  br label %._crit_edge273_ifconv

ST_15: stg_154 [1/1] 1.57ns
branch11:0  br label %._crit_edge273_ifconv

ST_15: stg_155 [1/1] 1.57ns
branch18:0  br label %._crit_edge273_ifconv

ST_15: stg_156 [1/1] 1.57ns
branch19:0  br label %._crit_edge273_ifconv

ST_15: stg_157 [1/1] 1.57ns
branch20:0  br label %._crit_edge273_ifconv

ST_15: stg_158 [1/1] 1.91ns
:0  switch i4 %p_Result_19, label %._crit_edge273_ifconv [
    i4 -3, label %branch37
    i4 -5, label %branch35
    i4 2, label %branch26
    i4 -6, label %branch34
    i4 4, label %branch28
    i4 5, label %branch29
    i4 -8, label %branch32
    i4 7, label %branch31
  ]

ST_15: stg_159 [1/1] 1.57ns
branch31:0  br label %._crit_edge273_ifconv

ST_15: stg_160 [1/1] 1.57ns
branch32:0  br label %._crit_edge273_ifconv

ST_15: stg_161 [1/1] 1.57ns
branch29:0  br label %._crit_edge273_ifconv

ST_15: stg_162 [1/1] 1.57ns
branch28:0  br label %._crit_edge273_ifconv

ST_15: stg_163 [1/1] 1.57ns
branch34:0  br label %._crit_edge273_ifconv

ST_15: stg_164 [1/1] 1.57ns
branch26:0  br label %._crit_edge273_ifconv

ST_15: stg_165 [1/1] 1.57ns
branch35:0  br label %._crit_edge273_ifconv

ST_15: stg_166 [1/1] 1.57ns
branch37:0  br label %._crit_edge273_ifconv

ST_15: tmp_7 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:0  %tmp_7 = phi i1 [ true, %branch11 ], [ true, %branch12 ], [ true, %branch13 ], [ true, %branch14 ], [ true, %branch17 ], [ true, %branch18 ], [ true, %branch19 ], [ true, %branch20 ], [ true, %branch26 ], [ true, %branch28 ], [ true, %branch29 ], [ true, %branch31 ], [ true, %branch32 ], [ true, %branch34 ], [ true, %branch35 ], [ true, %branch37 ], [ false, %0 ], [ false, %1 ]

ST_15: p_Result_12 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:1  %p_Result_12 = or i1 %tmp_7, %p_Result_18

ST_15: tmp_8 [1/1] 2.00ns
._crit_edge273_ifconv:2  %tmp_8 = icmp eq i8 %loc_V, 0

ST_15: tmp_9 [1/1] 2.39ns
._crit_edge273_ifconv:3  %tmp_9 = icmp eq i23 %loc_V_1, 0

ST_15: or_cond [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:4  %or_cond = and i1 %tmp_8, %tmp_9

ST_15: tmp_i [1/1] 2.00ns
._crit_edge273_ifconv:5  %tmp_i = icmp eq i8 %loc_V, -1

ST_15: tmp_23 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:6  %tmp_23 = trunc i32 %p_Val2_26 to i31

ST_15: p_Result_20 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:7  %p_Result_20 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_12, i31 %tmp_23)

ST_15: ret_i_i [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:8  %ret_i_i = bitcast i32 %p_Result_20 to float

ST_15: sel_tmp6_demorgan [1/1] 0.00ns (grouped into LUT with out node sel_tmp7)
._crit_edge273_ifconv:9  %sel_tmp6_demorgan = and i1 %tmp_8, %tmp_9

ST_15: sel_tmp6 [1/1] 0.00ns (grouped into LUT with out node sel_tmp7)
._crit_edge273_ifconv:10  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

ST_15: sel_tmp7 [1/1] 1.37ns (out node of the LUT)
._crit_edge273_ifconv:11  %sel_tmp7 = and i1 %tmp_i, %sel_tmp6

ST_15: sel_tmp8 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:12  %sel_tmp8 = select i1 %sel_tmp7, float 0x7FFFFFFFE0000000, float 1.000000e+00

ST_15: tmp_10 [1/1] 0.00ns (grouped into LUT with out node p_s)
._crit_edge273_ifconv:13  %tmp_10 = or i1 %sel_tmp7, %or_cond

ST_15: p_s [1/1] 1.37ns (out node of the LUT)
._crit_edge273_ifconv:14  %p_s = select i1 %tmp_10, float %sel_tmp8, float %ret_i_i

ST_15: stg_182 [1/1] 0.00ns
._crit_edge273_ifconv:15  ret float %p_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hls_ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K0_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ hls_sin_cos_K2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read                     (read          ) [ 0000000000000000]
p_Val2_28                     (bitcast       ) [ 0000000000000000]
p_Result_s                    (bitselect     ) [ 0011111111111111]
loc_V                         (partselect    ) [ 0011111111111111]
loc_V_1                       (trunc         ) [ 0011111111111111]
closepath                     (icmp          ) [ 0011100000000000]
p_op_i                        (add           ) [ 0000000000000000]
addr_V                        (select        ) [ 0000000000000000]
tmp                           (partselect    ) [ 0000000000000000]
tmp_i2_i                      (zext          ) [ 0000000000000000]
hls_ref_4oPi_table_100_V_addr (getelementptr ) [ 0010000000000000]
tmp_13                        (trunc         ) [ 0010000000000000]
p_Result_13                   (bitconcatenate) [ 0001000000000000]
table_100_V                   (load          ) [ 0000000000000000]
tmp_48_i_i                    (zext          ) [ 0000000000000000]
r_V_3                         (shl           ) [ 0000000000000000]
Med_V                         (partselect    ) [ 0001000000000000]
p_Val2_12                     (call          ) [ 0000000000000000]
p_Val2_13                     (partselect    ) [ 0000000000000000]
tmp_60_i                      (partselect    ) [ 0000000000000000]
p_Val2_30                     (select        ) [ 0000111111111111]
tmp_14                        (trunc         ) [ 0000000000000000]
p_Val2_i                      (sub           ) [ 0000000000000000]
p_Val2_18                     (select        ) [ 0000100000000000]
p_Result_i3_i                 (partselect    ) [ 0000100000000000]
p_i                           (add           ) [ 0000000000000000]
storemerge_i                  (select        ) [ 0000000000000000]
p_Result_14                   (bitconcatenate) [ 0000000000000000]
p_Result_15                   (partselect    ) [ 0000000000000000]
p_Result_16                   (bitconcatenate) [ 0000000000000000]
val_assign                    (cttz          ) [ 0000000000000000]
Mx_zeros_V                    (trunc         ) [ 0000000000000000]
tmp_61_i                      (zext          ) [ 0000000000000000]
p_Val2_22                     (shl           ) [ 0000000000000000]
p_Val2_23                     (partselect    ) [ 0000010000000000]
tmp_16                        (bitselect     ) [ 0000010000000000]
tmp_64_i                      (zext          ) [ 0000000000000000]
Ex_V                          (sub           ) [ 0000011111111110]
isNeg                         (bitselect     ) [ 0000010000000000]
tmp_63_i                      (zext          ) [ 0000000000000000]
p_Val2_31                     (add           ) [ 0000001111000000]
sh_i_cast                     (sext          ) [ 0000000000000000]
tmp_66_i                      (sub           ) [ 0000000000000000]
sh_assign                     (select        ) [ 0000000000000000]
sh_assign_1_i_cast1           (sext          ) [ 0000000000000000]
sh_assign_1_i_cast            (sext          ) [ 0000000000000000]
tmp_67_i                      (zext          ) [ 0000000000000000]
tmp_68_i                      (lshr          ) [ 0000000000000000]
tmp_68_i_cast                 (zext          ) [ 0000000000000000]
tmp_70_i                      (shl           ) [ 0000000000000000]
p_Val2_0_i234_in_i            (select        ) [ 0000000000000000]
p_Result_s_45                 (partselect    ) [ 0000000000000000]
p_Val2_3                      (partselect    ) [ 0000001100000000]
tmp_s                         (partselect    ) [ 0000001000000000]
sel_tmp                       (icmp          ) [ 0000000000000000]
sel_tmp1                      (icmp          ) [ 0000000000000000]
sel_tmp2                      (or            ) [ 0000000000000000]
not_sel_tmp                   (icmp          ) [ 0000000000000000]
not_sel_tmp1                  (icmp          ) [ 0000000000000000]
tmp7                          (and           ) [ 0000000000000000]
sel_tmp3                      (and           ) [ 0000000000000000]
sel_tmp4                      (icmp          ) [ 0000000000000000]
sel_tmp5                      (icmp          ) [ 0000000000000000]
tmp8                          (or            ) [ 0000000000000000]
sin_basis                     (or            ) [ 0000001111111110]
p_Result_17                   (bitconcatenate) [ 0000000000000000]
tmp_2                         (zext          ) [ 0000000000000000]
hls_sin_cos_K0_V_addr         (getelementptr ) [ 0000001000000000]
hls_sin_cos_K1_V_addr         (getelementptr ) [ 0000001000000000]
hls_sin_cos_K2_V_addr         (getelementptr ) [ 0000001000000000]
OP1_V_3                       (zext          ) [ 0000000000000000]
p_Val2_4                      (mul           ) [ 0000000000000000]
tmp_1                         (partselect    ) [ 0000000100000000]
p_Val2_s                      (load          ) [ 0000000110000000]
hls_sin_cos_K1_V_load         (load          ) [ 0000000100000000]
hls_sin_cos_K2_V_load         (load          ) [ 0000000100000000]
OP1_V                         (zext          ) [ 0000000000000000]
OP2_V_1                       (sext          ) [ 0000000000000000]
p_Val2_6                      (mul           ) [ 0000000000000000]
tmp_3                         (partselect    ) [ 0000000010000000]
OP1_V_1                       (zext          ) [ 0000000000000000]
OP2_V_2                       (sext          ) [ 0000000000000000]
p_Val2_7                      (mul           ) [ 0000000000000000]
tmp_4                         (partselect    ) [ 0000000010000000]
p_Val2_8                      (bitconcatenate) [ 0000000000000000]
tmp_5                         (sext          ) [ 0000000000000000]
tmp_6                         (sext          ) [ 0000000000000000]
p_Val2_9                      (add           ) [ 0000000000000000]
tmp_53_cast                   (sext          ) [ 0000000000000000]
r_V                           (add           ) [ 0000000001000000]
Mx_V_ret_s                    (select        ) [ 0000000000000000]
OP1_V_2_cast                  (sext          ) [ 0000000000111110]
OP2_V_3_cast                  (zext          ) [ 0000000000111110]
Ex_V_ret_s                    (select        ) [ 0000000000000000]
p_Val2_25                     (mul           ) [ 0000000000000000]
p_0                           (partselect    ) [ 0000000000000001]
rhs_V                         (sext          ) [ 0000000000000000]
r_V_1                         (sub           ) [ 0000000000000001]
stg_125                       (specmemcore   ) [ 0000000000000000]
stg_126                       (specmemcore   ) [ 0000000000000000]
stg_127                       (specmemcore   ) [ 0000000000000000]
stg_128                       (specmemcore   ) [ 0000000000000000]
resultf                       (call          ) [ 0000000000000000]
p_Val2_26                     (bitcast       ) [ 0000000000000000]
p_Result_18                   (bitselect     ) [ 0000000000000000]
p_Result_19                   (bitconcatenate) [ 0000000000000001]
k_V_off1                      (add           ) [ 0000000000000000]
tmp_19                        (partselect    ) [ 0000000000000000]
icmp                          (icmp          ) [ 0000000000000001]
stg_136                       (br            ) [ 0000000000000000]
p_old                         (add           ) [ 0000000000000000]
tmp_22                        (partselect    ) [ 0000000000000000]
icmp1                         (icmp          ) [ 0000000000000001]
stg_140                       (br            ) [ 0000000000000000]
k_V_off2                      (add           ) [ 0000000000000000]
tmp_20                        (partselect    ) [ 0000000000000000]
icmp5                         (icmp          ) [ 0000000000000000]
k_V_off                       (add           ) [ 0000000000000000]
tmp_21                        (partselect    ) [ 0000000000000000]
icmp8                         (icmp          ) [ 0000000000000000]
or_cond1                      (or            ) [ 0000000000000001]
stg_148                       (br            ) [ 0000000000000000]
stg_149                       (switch        ) [ 0000000000000000]
stg_150                       (br            ) [ 0000000000000000]
stg_151                       (br            ) [ 0000000000000000]
stg_152                       (br            ) [ 0000000000000000]
stg_153                       (br            ) [ 0000000000000000]
stg_154                       (br            ) [ 0000000000000000]
stg_155                       (br            ) [ 0000000000000000]
stg_156                       (br            ) [ 0000000000000000]
stg_157                       (br            ) [ 0000000000000000]
stg_158                       (switch        ) [ 0000000000000000]
stg_159                       (br            ) [ 0000000000000000]
stg_160                       (br            ) [ 0000000000000000]
stg_161                       (br            ) [ 0000000000000000]
stg_162                       (br            ) [ 0000000000000000]
stg_163                       (br            ) [ 0000000000000000]
stg_164                       (br            ) [ 0000000000000000]
stg_165                       (br            ) [ 0000000000000000]
stg_166                       (br            ) [ 0000000000000000]
tmp_7                         (phi           ) [ 0000000000000000]
p_Result_12                   (or            ) [ 0000000000000000]
tmp_8                         (icmp          ) [ 0000000000000000]
tmp_9                         (icmp          ) [ 0000000000000000]
or_cond                       (and           ) [ 0000000000000000]
tmp_i                         (icmp          ) [ 0000000000000000]
tmp_23                        (trunc         ) [ 0000000000000000]
p_Result_20                   (bitconcatenate) [ 0000000000000000]
ret_i_i                       (bitcast       ) [ 0000000000000000]
sel_tmp6_demorgan             (and           ) [ 0000000000000000]
sel_tmp6                      (xor           ) [ 0000000000000000]
sel_tmp7                      (and           ) [ 0000000000000000]
sel_tmp8                      (select        ) [ 0000000000000000]
tmp_10                        (or            ) [ 0000000000000000]
p_s                           (select        ) [ 0000000000000000]
stg_182                       (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hls_ref_4oPi_table_100_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hls_sin_cos_K0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hls_sin_cos_K1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="hls_sin_cos_K2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_sin_cos_K2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_big_mult_v3small<71, 24, 17>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i49.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i95.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i19"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_my_to_float<31, 1>"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="t_in_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="hls_ref_4oPi_table_100_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="100" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="4" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_ref_4oPi_table_100_V_addr/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="212" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="hls_sin_cos_K0_V_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="30" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="8" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K0_V_addr/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="224" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="hls_sin_cos_K1_V_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="23" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K1_V_addr/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="236" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_sin_cos_K1_V_load/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="hls_sin_cos_K2_V_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="15" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hls_sin_cos_K2_V_addr/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="248" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hls_sin_cos_K2_V_load/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_7_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_7_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="1" slack="0"/>
<pin id="259" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="1" slack="0"/>
<pin id="261" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="8" bw="1" slack="0"/>
<pin id="263" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="10" bw="1" slack="0"/>
<pin id="265" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="12" bw="1" slack="0"/>
<pin id="267" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="14" bw="1" slack="0"/>
<pin id="269" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="16" bw="1" slack="0"/>
<pin id="271" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="18" bw="1" slack="0"/>
<pin id="273" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="20" bw="1" slack="0"/>
<pin id="275" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="22" bw="1" slack="0"/>
<pin id="277" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="24" bw="1" slack="0"/>
<pin id="279" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="26" bw="1" slack="0"/>
<pin id="281" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="28" bw="1" slack="0"/>
<pin id="283" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="30" bw="1" slack="0"/>
<pin id="285" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="32" bw="1" slack="0"/>
<pin id="287" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="34" bw="1" slack="0"/>
<pin id="289" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="36" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_7/15 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_dut_big_mult_v3small_71_24_17_s_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="95" slack="0"/>
<pin id="311" dir="0" index="1" bw="71" slack="0"/>
<pin id="312" dir="0" index="2" bw="24" slack="0"/>
<pin id="313" dir="1" index="3" bw="95" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_12/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_dut_my_to_float_31_1_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="31" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="resultf/14 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="12"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_old/15 k_V_off/15 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="3" slack="0"/>
<pin id="331" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/15 tmp_21/15 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/15 icmp8/15 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Val2_28_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_28/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Result_s_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="loc_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="loc_V_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="closepath_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_op_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_op_i/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="addr_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="0" index="2" bw="8" slack="0"/>
<pin id="384" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="0" index="3" bw="4" slack="0"/>
<pin id="393" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_i2_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2_i/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Result_13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="24" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="23" slack="1"/>
<pin id="411" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_48_i_i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_i_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="100" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="Med_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="71" slack="0"/>
<pin id="426" dir="0" index="1" bw="100" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="0" index="3" bw="8" slack="0"/>
<pin id="429" dir="1" index="4" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Val2_13_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="49" slack="0"/>
<pin id="437" dir="0" index="1" bw="95" slack="0"/>
<pin id="438" dir="0" index="2" bw="6" slack="0"/>
<pin id="439" dir="0" index="3" bw="8" slack="0"/>
<pin id="440" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_60_i_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="3" slack="0"/>
<pin id="447" dir="0" index="1" bw="95" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="0" index="3" bw="8" slack="0"/>
<pin id="450" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60_i/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Val2_30_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="2"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="3" slack="0"/>
<pin id="459" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_30/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_14_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="3" slack="0"/>
<pin id="464" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Val2_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="49" slack="0"/>
<pin id="469" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Val2_18_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="49" slack="0"/>
<pin id="475" dir="0" index="2" bw="49" slack="0"/>
<pin id="476" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_18/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_Result_i3_i_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="0"/>
<pin id="482" dir="0" index="1" bw="49" slack="0"/>
<pin id="483" dir="0" index="2" bw="6" slack="0"/>
<pin id="484" dir="0" index="3" bw="7" slack="0"/>
<pin id="485" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i3_i/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="3"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="storemerge_i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="3"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_Result_14_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="19" slack="0"/>
<pin id="504" dir="0" index="1" bw="18" slack="1"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_Result_15_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="19" slack="0"/>
<pin id="511" dir="0" index="1" bw="19" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="0" index="3" bw="1" slack="0"/>
<pin id="514" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_Result_16_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="19" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="val_assign_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="Mx_zeros_V_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_61_i_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61_i/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_Val2_22_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="49" slack="1"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_22/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_Val2_23_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="31" slack="0"/>
<pin id="550" dir="0" index="1" bw="49" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_23/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_16_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="49" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_64_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="0"/>
<pin id="568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_i/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="Ex_V_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="isNeg_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="4" slack="0"/>
<pin id="580" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_63_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63_i/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Val2_31_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="31" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_31/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sh_i_cast_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="1"/>
<pin id="594" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_i_cast/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_66_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="0"/>
<pin id="598" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_66_i/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sh_assign_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="0" index="2" bw="8" slack="0"/>
<pin id="605" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="sh_assign_1_i_cast1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="9" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast1/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sh_assign_1_i_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="0"/>
<pin id="614" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_67_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="31" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_i/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_68_i_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="31" slack="0"/>
<pin id="622" dir="0" index="1" bw="9" slack="0"/>
<pin id="623" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_68_i/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_68_i_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="31" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_i_cast/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_70_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="31" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_70_i/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_Val2_0_i234_in_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="31" slack="0"/>
<pin id="639" dir="0" index="2" bw="32" slack="0"/>
<pin id="640" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_0_i234_in_i/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_Result_s_45_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_45/5 "/>
</bind>
</comp>

<comp id="653" class="1004" name="p_Val2_3_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="17" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="4" slack="0"/>
<pin id="657" dir="0" index="3" bw="6" slack="0"/>
<pin id="658" dir="1" index="4" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_s_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="9" slack="0"/>
<pin id="665" dir="0" index="1" bw="32" slack="0"/>
<pin id="666" dir="0" index="2" bw="5" slack="0"/>
<pin id="667" dir="0" index="3" bw="6" slack="0"/>
<pin id="668" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sel_tmp_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="2"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sel_tmp1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="2"/>
<pin id="680" dir="0" index="1" bw="3" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp1/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sel_tmp2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="not_sel_tmp_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="2"/>
<pin id="691" dir="0" index="1" bw="3" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_sel_tmp/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="not_sel_tmp1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="3" slack="2"/>
<pin id="696" dir="0" index="1" bw="3" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_sel_tmp1/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp7_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sel_tmp3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sel_tmp4_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="2"/>
<pin id="713" dir="0" index="1" bw="3" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sel_tmp5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="3" slack="2"/>
<pin id="718" dir="0" index="1" bw="2" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp8_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sin_basis_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sin_basis/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Result_17_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="0" index="2" bw="7" slack="0"/>
<pin id="737" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="OP1_V_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="9" slack="1"/>
<pin id="750" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_3/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="p_Val2_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="0"/>
<pin id="753" dir="0" index="1" bw="9" slack="0"/>
<pin id="754" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="17" slack="0"/>
<pin id="759" dir="0" index="1" bw="18" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="767" class="1004" name="OP1_V_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="17" slack="2"/>
<pin id="769" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="770" class="1004" name="OP2_V_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="23" slack="1"/>
<pin id="772" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_3_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="24" slack="0"/>
<pin id="775" dir="0" index="1" bw="40" slack="0"/>
<pin id="776" dir="0" index="2" bw="6" slack="0"/>
<pin id="777" dir="0" index="3" bw="7" slack="0"/>
<pin id="778" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="782" class="1004" name="OP1_V_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="17" slack="1"/>
<pin id="784" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/7 "/>
</bind>
</comp>

<comp id="785" class="1004" name="OP2_V_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="15" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="0" index="3" bw="6" slack="0"/>
<pin id="793" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="797" class="1004" name="p_Val2_8_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="31" slack="0"/>
<pin id="799" dir="0" index="1" bw="30" slack="2"/>
<pin id="800" dir="0" index="2" bw="1" slack="0"/>
<pin id="801" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_8/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_5_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="31" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_6_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="24" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="p_Val2_9_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="31" slack="0"/>
<pin id="813" dir="0" index="1" bw="24" slack="0"/>
<pin id="814" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_9/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_53_cast_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="r_V_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="16" slack="0"/>
<pin id="823" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="Mx_V_ret_s_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="4"/>
<pin id="828" dir="0" index="1" bw="31" slack="4"/>
<pin id="829" dir="0" index="2" bw="1" slack="0"/>
<pin id="830" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_ret_s/9 "/>
</bind>
</comp>

<comp id="832" class="1004" name="OP1_V_2_cast_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast/9 "/>
</bind>
</comp>

<comp id="835" class="1004" name="OP2_V_3_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="31" slack="0"/>
<pin id="837" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_3_cast/9 "/>
</bind>
</comp>

<comp id="839" class="1004" name="grp_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="31" slack="0"/>
<pin id="842" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_25/9 "/>
</bind>
</comp>

<comp id="845" class="1004" name="Ex_V_ret_s_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="9"/>
<pin id="847" dir="0" index="1" bw="8" slack="10"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Ex_V_ret_s/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_0_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="31" slack="0"/>
<pin id="853" dir="0" index="1" bw="62" slack="0"/>
<pin id="854" dir="0" index="2" bw="6" slack="0"/>
<pin id="855" dir="0" index="3" bw="7" slack="0"/>
<pin id="856" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_0/14 "/>
</bind>
</comp>

<comp id="862" class="1004" name="rhs_V_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/14 "/>
</bind>
</comp>

<comp id="866" class="1004" name="r_V_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1/14 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_Val2_26_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="0"/>
<pin id="875" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_26/15 "/>
</bind>
</comp>

<comp id="877" class="1004" name="p_Result_18_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="0"/>
<pin id="880" dir="0" index="2" bw="6" slack="0"/>
<pin id="881" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/15 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Result_19_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="4" slack="0"/>
<pin id="887" dir="0" index="1" bw="1" slack="14"/>
<pin id="888" dir="0" index="2" bw="3" slack="12"/>
<pin id="889" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_19/15 "/>
</bind>
</comp>

<comp id="891" class="1004" name="k_V_off1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="3" slack="12"/>
<pin id="894" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_off1/15 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_19_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="0"/>
<pin id="898" dir="0" index="1" bw="3" slack="0"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="0" index="3" bw="3" slack="0"/>
<pin id="901" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="906" class="1004" name="icmp_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="2" slack="0"/>
<pin id="908" dir="0" index="1" bw="1" slack="0"/>
<pin id="909" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/15 "/>
</bind>
</comp>

<comp id="912" class="1004" name="k_V_off2_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="12"/>
<pin id="914" dir="0" index="1" bw="3" slack="0"/>
<pin id="915" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V_off2/15 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_20_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="2" slack="0"/>
<pin id="919" dir="0" index="1" bw="3" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="0" index="3" bw="3" slack="0"/>
<pin id="922" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/15 "/>
</bind>
</comp>

<comp id="927" class="1004" name="icmp5_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="2" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/15 "/>
</bind>
</comp>

<comp id="933" class="1004" name="or_cond1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/15 "/>
</bind>
</comp>

<comp id="939" class="1004" name="p_Result_12_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_12/15 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_8_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="14"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/15 "/>
</bind>
</comp>

<comp id="950" class="1004" name="tmp_9_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="23" slack="14"/>
<pin id="952" dir="0" index="1" bw="1" slack="0"/>
<pin id="953" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="955" class="1004" name="or_cond_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/15 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_i_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="14"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/15 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_23_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_23/15 "/>
</bind>
</comp>

<comp id="970" class="1004" name="p_Result_20_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="0" index="2" bw="31" slack="0"/>
<pin id="974" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/15 "/>
</bind>
</comp>

<comp id="978" class="1004" name="ret_i_i_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="32" slack="0"/>
<pin id="980" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i/15 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sel_tmp6_demorgan_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="0"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6_demorgan/15 "/>
</bind>
</comp>

<comp id="988" class="1004" name="sel_tmp6_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="1" slack="0"/>
<pin id="990" dir="0" index="1" bw="1" slack="0"/>
<pin id="991" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/15 "/>
</bind>
</comp>

<comp id="994" class="1004" name="sel_tmp7_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="0"/>
<pin id="996" dir="0" index="1" bw="1" slack="0"/>
<pin id="997" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/15 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sel_tmp8_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="0"/>
<pin id="1003" dir="0" index="2" bw="32" slack="0"/>
<pin id="1004" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/15 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_10_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/15 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_s_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="0"/>
<pin id="1017" dir="0" index="2" bw="32" slack="0"/>
<pin id="1018" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/15 "/>
</bind>
</comp>

<comp id="1022" class="1007" name="p_Val2_7_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="17" slack="0"/>
<pin id="1024" dir="0" index="1" bw="15" slack="0"/>
<pin id="1025" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/7 "/>
</bind>
</comp>

<comp id="1029" class="1007" name="p_Val2_6_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="23" slack="0"/>
<pin id="1031" dir="0" index="1" bw="17" slack="0"/>
<pin id="1032" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/7 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="p_Result_s_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="14"/>
<pin id="1038" dir="1" index="1" bw="1" slack="14"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1041" class="1005" name="loc_V_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="3"/>
<pin id="1043" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="1048" class="1005" name="loc_V_1_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="23" slack="1"/>
<pin id="1050" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="closepath_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="2"/>
<pin id="1056" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1060" class="1005" name="hls_ref_4oPi_table_100_V_addr_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="1"/>
<pin id="1062" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="hls_ref_4oPi_table_100_V_addr "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_13_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="4" slack="1"/>
<pin id="1067" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="p_Result_13_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="24" slack="1"/>
<pin id="1072" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="Med_V_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="71" slack="1"/>
<pin id="1077" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="1080" class="1005" name="p_Val2_30_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="3" slack="2"/>
<pin id="1082" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_30 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="p_Val2_18_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="49" slack="1"/>
<pin id="1096" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_18 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="p_Result_i3_i_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="18" slack="1"/>
<pin id="1101" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i3_i "/>
</bind>
</comp>

<comp id="1104" class="1005" name="p_Val2_23_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="31" slack="1"/>
<pin id="1106" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="tmp_16_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="Ex_V_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="1"/>
<pin id="1116" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1120" class="1005" name="isNeg_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1126" class="1005" name="p_Val2_31_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="31" slack="4"/>
<pin id="1128" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="p_Val2_31 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="p_Val2_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="17" slack="2"/>
<pin id="1133" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_s_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="1"/>
<pin id="1138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1141" class="1005" name="sin_basis_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="4"/>
<pin id="1143" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sin_basis "/>
</bind>
</comp>

<comp id="1147" class="1005" name="hls_sin_cos_K0_V_addr_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="8" slack="1"/>
<pin id="1149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K0_V_addr "/>
</bind>
</comp>

<comp id="1152" class="1005" name="hls_sin_cos_K1_V_addr_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="1"/>
<pin id="1154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K1_V_addr "/>
</bind>
</comp>

<comp id="1157" class="1005" name="hls_sin_cos_K2_V_addr_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="8" slack="1"/>
<pin id="1159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K2_V_addr "/>
</bind>
</comp>

<comp id="1162" class="1005" name="tmp_1_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="17" slack="1"/>
<pin id="1164" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="p_Val2_s_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="30" slack="2"/>
<pin id="1169" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1172" class="1005" name="hls_sin_cos_K1_V_load_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="23" slack="1"/>
<pin id="1174" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K1_V_load "/>
</bind>
</comp>

<comp id="1177" class="1005" name="hls_sin_cos_K2_V_load_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="15" slack="1"/>
<pin id="1179" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="hls_sin_cos_K2_V_load "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_3_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="24" slack="1"/>
<pin id="1184" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_4_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="16" slack="1"/>
<pin id="1189" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="r_V_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="32" slack="1"/>
<pin id="1194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1197" class="1005" name="OP1_V_2_cast_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="62" slack="1"/>
<pin id="1199" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_cast "/>
</bind>
</comp>

<comp id="1202" class="1005" name="OP2_V_3_cast_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="62" slack="1"/>
<pin id="1204" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_cast "/>
</bind>
</comp>

<comp id="1207" class="1005" name="p_0_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="31" slack="1"/>
<pin id="1209" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="r_V_1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="9" slack="1"/>
<pin id="1214" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="200"><net_src comp="10" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="34" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="253" pin=4"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="253" pin=6"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="253" pin=8"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="253" pin=10"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="253" pin=12"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="253" pin=14"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="253" pin=16"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="253" pin=18"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="253" pin=20"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="253" pin=22"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="253" pin=24"/></net>

<net id="304"><net_src comp="38" pin="0"/><net_sink comp="253" pin=26"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="253" pin=28"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="253" pin=30"/></net>

<net id="307"><net_src comp="134" pin="0"/><net_sink comp="253" pin=32"/></net>

<net id="308"><net_src comp="134" pin="0"/><net_sink comp="253" pin=34"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="142" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="110" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="156" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="122" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="158" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="340"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="160" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="196" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="12" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="342" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="20" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="342" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="354" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="22" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="24" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="354" pin="4"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="368" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="394"><net_src comp="28" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="380" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="30" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="32" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="401"><net_src comp="388" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="406"><net_src comp="380" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="407" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="422"><net_src comp="209" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="434"><net_src comp="424" pin="4"/><net_sink comp="309" pin=1"/></net>

<net id="441"><net_src comp="48" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="309" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="444"><net_src comp="52" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="309" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="56" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="58" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="445" pin="4"/><net_sink comp="455" pin=2"/></net>

<net id="465"><net_src comp="455" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="62" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="435" pin="4"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="462" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="435" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="472" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="14" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="66" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="494"><net_src comp="68" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="38" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="502" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="78" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="82" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="509" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="532"><net_src comp="84" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="38" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="535" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="86" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="543" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="76" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="543" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="535" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="495" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="92" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="32" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="94" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="592" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="611"><net_src comp="601" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="601" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="587" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="587" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="612" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="616" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="608" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="626" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="96" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="636" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="98" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="659"><net_src comp="100" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="636" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="661"><net_src comp="32" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="662"><net_src comp="18" pin="0"/><net_sink comp="653" pin=3"/></net>

<net id="669"><net_src comp="102" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="636" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="104" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="18" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="677"><net_src comp="106" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="108" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="673" pin="2"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="110" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="112" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="689" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="683" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="116" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="705" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="711" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="118" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="727" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="643" pin="4"/><net_sink comp="733" pin=2"/></net>

<net id="744"><net_src comp="733" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="755"><net_src comp="748" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="748" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="763"><net_src comp="120" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="122" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="90" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="779"><net_src comp="124" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="126" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="781"><net_src comp="128" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="794"><net_src comp="130" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="126" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="796"><net_src comp="14" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="802"><net_src comp="132" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="803"><net_src comp="134" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="807"><net_src comp="797" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="815"><net_src comp="804" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="824"><net_src comp="811" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="831"><net_src comp="136" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="838"><net_src comp="826" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="832" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="70" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="857"><net_src comp="138" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="839" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="14" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="140" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="861"><net_src comp="851" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="865"><net_src comp="845" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="870"><net_src comp="94" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="866" pin="2"/><net_sink comp="315" pin=2"/></net>

<net id="876"><net_src comp="315" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="882"><net_src comp="12" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="873" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="884"><net_src comp="14" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="890"><net_src comp="152" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="154" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="902"><net_src comp="156" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="891" pin="2"/><net_sink comp="896" pin=1"/></net>

<net id="904"><net_src comp="122" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="905"><net_src comp="158" pin="0"/><net_sink comp="896" pin=3"/></net>

<net id="910"><net_src comp="896" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="160" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="114" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="923"><net_src comp="156" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="912" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="925"><net_src comp="122" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="926"><net_src comp="158" pin="0"/><net_sink comp="917" pin=3"/></net>

<net id="931"><net_src comp="917" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="160" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="927" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="336" pin="2"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="253" pin="36"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="877" pin="3"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="70" pin="0"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="186" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="945" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="950" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="188" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="873" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="975"><net_src comp="190" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="939" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="966" pin="1"/><net_sink comp="970" pin=2"/></net>

<net id="981"><net_src comp="970" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="945" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="987"><net_src comp="950" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="992"><net_src comp="982" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="38" pin="0"/><net_sink comp="988" pin=1"/></net>

<net id="998"><net_src comp="961" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="988" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1005"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="192" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1007"><net_src comp="194" pin="0"/><net_sink comp="1000" pin=2"/></net>

<net id="1012"><net_src comp="994" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="955" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="1000" pin="3"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="978" pin="1"/><net_sink comp="1014" pin=2"/></net>

<net id="1026"><net_src comp="782" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="785" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="1022" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="1033"><net_src comp="770" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="767" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1035"><net_src comp="1029" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="1039"><net_src comp="346" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1044"><net_src comp="354" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1047"><net_src comp="1041" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1051"><net_src comp="364" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1057"><net_src comp="368" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1063"><net_src comp="202" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1068"><net_src comp="403" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1073"><net_src comp="407" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1078"><net_src comp="424" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1083"><net_src comp="455" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1088"><net_src comp="1080" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1089"><net_src comp="1080" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1090"><net_src comp="1080" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="1091"><net_src comp="1080" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1092"><net_src comp="1080" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1093"><net_src comp="1080" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1097"><net_src comp="472" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1102"><net_src comp="480" pin="4"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="1107"><net_src comp="548" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1112"><net_src comp="558" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1117"><net_src comp="570" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1123"><net_src comp="576" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1129"><net_src comp="587" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1134"><net_src comp="653" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1139"><net_src comp="663" pin="4"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="1144"><net_src comp="727" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1150"><net_src comp="214" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1155"><net_src comp="226" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1160"><net_src comp="238" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1165"><net_src comp="757" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="1170"><net_src comp="221" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1175"><net_src comp="233" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1180"><net_src comp="245" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1185"><net_src comp="773" pin="4"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1190"><net_src comp="788" pin="4"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1195"><net_src comp="820" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1200"><net_src comp="832" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1205"><net_src comp="835" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="1210"><net_src comp="851" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1215"><net_src comp="866" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="315" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dut_sinf_or_cosf : t_in | {1 }
	Port: dut_sinf_or_cosf : hls_ref_4oPi_table_100_V | {1 2 }
	Port: dut_sinf_or_cosf : hls_sin_cos_K0_V | {5 6 }
	Port: dut_sinf_or_cosf : hls_sin_cos_K1_V | {5 6 }
	Port: dut_sinf_or_cosf : hls_sin_cos_K2_V | {5 6 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		closepath : 2
		p_op_i : 2
		addr_V : 3
		tmp : 4
		tmp_i2_i : 5
		hls_ref_4oPi_table_100_V_addr : 6
		table_100_V : 7
		tmp_13 : 4
	State 2
		r_V_3 : 1
		Med_V : 2
		p_Val2_12 : 3
	State 3
		p_Val2_13 : 1
		tmp_60_i : 1
		p_Val2_30 : 2
		tmp_14 : 3
		p_Val2_i : 2
		p_Val2_18 : 4
		p_Result_i3_i : 5
	State 4
		storemerge_i : 1
		p_Result_15 : 1
		p_Result_16 : 2
		val_assign : 3
		Mx_zeros_V : 4
		tmp_61_i : 5
		p_Val2_22 : 6
		p_Val2_23 : 7
		tmp_16 : 7
		tmp_64_i : 5
		Ex_V : 6
		isNeg : 7
	State 5
		p_Val2_31 : 1
		tmp_66_i : 1
		sh_assign : 2
		sh_assign_1_i_cast1 : 3
		sh_assign_1_i_cast : 3
		tmp_67_i : 2
		tmp_68_i : 4
		tmp_68_i_cast : 5
		tmp_70_i : 4
		p_Val2_0_i234_in_i : 6
		p_Result_s_45 : 7
		p_Val2_3 : 7
		tmp_s : 7
		sel_tmp2 : 1
		tmp7 : 1
		sel_tmp3 : 1
		tmp8 : 1
		sin_basis : 1
		p_Result_17 : 8
		tmp_2 : 9
		hls_sin_cos_K0_V_addr : 10
		p_Val2_s : 11
		hls_sin_cos_K1_V_addr : 10
		hls_sin_cos_K1_V_load : 11
		hls_sin_cos_K2_V_addr : 10
		hls_sin_cos_K2_V_load : 11
	State 6
		p_Val2_4 : 1
		tmp_1 : 2
	State 7
		p_Val2_6 : 1
		tmp_3 : 2
		p_Val2_7 : 1
		tmp_4 : 2
	State 8
		tmp_5 : 1
		p_Val2_9 : 2
		r_V : 3
	State 9
		OP2_V_3_cast : 1
		p_Val2_25 : 2
	State 10
	State 11
	State 12
	State 13
	State 14
		p_0 : 1
		rhs_V : 1
		r_V_1 : 2
		resultf : 3
	State 15
		p_Val2_26 : 1
		p_Result_18 : 2
		tmp_19 : 1
		icmp : 2
		stg_136 : 3
		tmp_22 : 1
		icmp1 : 2
		stg_140 : 3
		tmp_20 : 1
		icmp5 : 2
		tmp_21 : 1
		icmp8 : 2
		or_cond1 : 3
		stg_148 : 3
		stg_149 : 1
		stg_158 : 1
		tmp_7 : 2
		p_Result_12 : 3
		or_cond : 1
		tmp_23 : 2
		p_Result_20 : 3
		ret_i_i : 4
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		sel_tmp8 : 1
		tmp_10 : 1
		p_s : 5
		stg_182 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dut_big_mult_v3small_71_24_17_s_fu_309 |    0    |    3    |  11.733 |   682   |   1594  |
|          |      grp_dut_my_to_float_31_1_s_fu_315     |    0    |    0    |  4.713  |   462   |   642   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                r_V_3_fu_418                |    0    |    0    |    0    |    0    |   311   |
|    shl   |              p_Val2_22_fu_543              |    0    |    0    |    0    |    0    |   144   |
|          |               tmp_70_i_fu_630              |    0    |    0    |    0    |    0    |    85   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                addr_V_fu_380               |    0    |    0    |    0    |    0    |    8    |
|          |              p_Val2_30_fu_455              |    0    |    0    |    0    |    0    |    3    |
|          |              p_Val2_18_fu_472              |    0    |    0    |    0    |    0    |    49   |
|          |             storemerge_i_fu_495            |    0    |    0    |    0    |    0    |    8    |
|  select  |              sh_assign_fu_601              |    0    |    0    |    0    |    0    |    9    |
|          |          p_Val2_0_i234_in_i_fu_636         |    0    |    0    |    0    |    0    |    32   |
|          |              Mx_V_ret_s_fu_826             |    0    |    0    |    0    |    0    |    31   |
|          |              Ex_V_ret_s_fu_845             |    0    |    0    |    0    |    0    |    8    |
|          |              sel_tmp8_fu_1000              |    0    |    0    |    0    |    0    |    32   |
|          |                 p_s_fu_1014                |    0    |    0    |    0    |    0    |    32   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_fu_321                 |    0    |    0    |    0    |    0    |    3    |
|          |                p_op_i_fu_374               |    0    |    0    |    0    |    0    |    8    |
|          |                 p_i_fu_490                 |    0    |    0    |    0    |    0    |    8    |
|    add   |              p_Val2_31_fu_587              |    0    |    0    |    0    |    0    |    31   |
|          |               p_Val2_9_fu_811              |    0    |    0    |    0    |    0    |    16   |
|          |                 r_V_fu_820                 |    0    |    0    |    0    |    0    |    16   |
|          |               k_V_off1_fu_891              |    0    |    0    |    0    |    0    |    3    |
|          |               k_V_off2_fu_912              |    0    |    0    |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |               tmp_68_i_fu_620              |    0    |    0    |    0    |    0    |    85   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               p_Val2_i_fu_466              |    0    |    0    |    0    |    0    |    49   |
|    sub   |                 Ex_V_fu_570                |    0    |    0    |    0    |    0    |    8    |
|          |               tmp_66_i_fu_595              |    0    |    0    |    0    |    0    |    8    |
|          |                r_V_1_fu_866                |    0    |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   cttz   |              val_assign_fu_527             |    0    |    0    |    0    |    0    |    48   |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_fu_336                 |    0    |    0    |    0    |    0    |    1    |
|          |              closepath_fu_368              |    0    |    0    |    0    |    0    |    3    |
|          |               sel_tmp_fu_673               |    0    |    0    |    0    |    0    |    2    |
|          |               sel_tmp1_fu_678              |    0    |    0    |    0    |    0    |    2    |
|          |             not_sel_tmp_fu_689             |    0    |    0    |    0    |    0    |    2    |
|          |             not_sel_tmp1_fu_694            |    0    |    0    |    0    |    0    |    2    |
|   icmp   |               sel_tmp4_fu_711              |    0    |    0    |    0    |    0    |    2    |
|          |               sel_tmp5_fu_716              |    0    |    0    |    0    |    0    |    2    |
|          |                 icmp_fu_906                |    0    |    0    |    0    |    0    |    1    |
|          |                icmp5_fu_927                |    0    |    0    |    0    |    0    |    1    |
|          |                tmp_8_fu_945                |    0    |    0    |    0    |    0    |    3    |
|          |                tmp_9_fu_950                |    0    |    0    |    0    |    0    |    8    |
|          |                tmp_i_fu_961                |    0    |    0    |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               p_Val2_4_fu_751              |    0    |    1    |    0    |    0    |    0    |
|    mul   |                 grp_fu_839                 |    0    |    4    |    0    |    0    |    0    |
|          |              p_Val2_7_fu_1022              |    0    |    1    |    0    |    0    |    0    |
|          |              p_Val2_6_fu_1029              |    0    |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               sel_tmp2_fu_683              |    0    |    0    |    0    |    0    |    1    |
|          |                 tmp8_fu_721                |    0    |    0    |    0    |    0    |    1    |
|    or    |              sin_basis_fu_727              |    0    |    0    |    0    |    0    |    1    |
|          |               or_cond1_fu_933              |    0    |    0    |    0    |    0    |    1    |
|          |             p_Result_12_fu_939             |    0    |    0    |    0    |    0    |    1    |
|          |               tmp_10_fu_1008               |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 tmp7_fu_699                |    0    |    0    |    0    |    0    |    1    |
|          |               sel_tmp3_fu_705              |    0    |    0    |    0    |    0    |    1    |
|    and   |               or_cond_fu_955               |    0    |    0    |    0    |    0    |    1    |
|          |          sel_tmp6_demorgan_fu_982          |    0    |    0    |    0    |    0    |    1    |
|          |               sel_tmp7_fu_994              |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |               sel_tmp6_fu_988              |    0    |    0    |    0    |    0    |    1    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   read   |            t_in_read_read_fu_196           |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |                 grp_fu_326                 |    0    |    0    |    0    |    0    |    0    |
|          |                loc_V_fu_354                |    0    |    0    |    0    |    0    |    0    |
|          |                 tmp_fu_388                 |    0    |    0    |    0    |    0    |    0    |
|          |                Med_V_fu_424                |    0    |    0    |    0    |    0    |    0    |
|          |              p_Val2_13_fu_435              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_60_i_fu_445              |    0    |    0    |    0    |    0    |    0    |
|          |            p_Result_i3_i_fu_480            |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_15_fu_509             |    0    |    0    |    0    |    0    |    0    |
|partselect|              p_Val2_23_fu_548              |    0    |    0    |    0    |    0    |    0    |
|          |            p_Result_s_45_fu_643            |    0    |    0    |    0    |    0    |    0    |
|          |               p_Val2_3_fu_653              |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_663                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_757                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_3_fu_773                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_4_fu_788                |    0    |    0    |    0    |    0    |    0    |
|          |                 p_0_fu_851                 |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_19_fu_896               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_20_fu_917               |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |              p_Result_s_fu_346             |    0    |    0    |    0    |    0    |    0    |
| bitselect|                tmp_16_fu_558               |    0    |    0    |    0    |    0    |    0    |
|          |                isNeg_fu_576                |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_18_fu_877             |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               loc_V_1_fu_364               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_13_fu_403               |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                tmp_14_fu_462               |    0    |    0    |    0    |    0    |    0    |
|          |              Mx_zeros_V_fu_535             |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_23_fu_966               |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |               tmp_i2_i_fu_398              |    0    |    0    |    0    |    0    |    0    |
|          |              tmp_48_i_i_fu_415             |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_61_i_fu_539              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_64_i_fu_566              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_63_i_fu_584              |    0    |    0    |    0    |    0    |    0    |
|   zext   |               tmp_67_i_fu_616              |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_68_i_cast_fu_626            |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_2_fu_741                |    0    |    0    |    0    |    0    |    0    |
|          |               OP1_V_3_fu_748               |    0    |    0    |    0    |    0    |    0    |
|          |                OP1_V_fu_767                |    0    |    0    |    0    |    0    |    0    |
|          |               OP1_V_1_fu_782               |    0    |    0    |    0    |    0    |    0    |
|          |             OP2_V_3_cast_fu_835            |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |             p_Result_13_fu_407             |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_14_fu_502             |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_16_fu_519             |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|             p_Result_17_fu_733             |    0    |    0    |    0    |    0    |    0    |
|          |               p_Val2_8_fu_797              |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_19_fu_885             |    0    |    0    |    0    |    0    |    0    |
|          |             p_Result_20_fu_970             |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|          |              sh_i_cast_fu_592              |    0    |    0    |    0    |    0    |    0    |
|          |         sh_assign_1_i_cast1_fu_608         |    0    |    0    |    0    |    0    |    0    |
|          |          sh_assign_1_i_cast_fu_612         |    0    |    0    |    0    |    0    |    0    |
|          |               OP2_V_1_fu_770               |    0    |    0    |    0    |    0    |    0    |
|   sext   |               OP2_V_2_fu_785               |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_5_fu_804                |    0    |    0    |    0    |    0    |    0    |
|          |                tmp_6_fu_808                |    0    |    0    |    0    |    0    |    0    |
|          |             tmp_53_cast_fu_817             |    0    |    0    |    0    |    0    |    0    |
|          |             OP1_V_2_cast_fu_832            |    0    |    0    |    0    |    0    |    0    |
|          |                rhs_V_fu_862                |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                            |    0    |    10   |  16.446 |   1144  |   3326  |
|----------|--------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|             Ex_V_reg_1114            |    8   |
|            Med_V_reg_1075            |   71   |
|         OP1_V_2_cast_reg_1197        |   62   |
|         OP2_V_3_cast_reg_1202        |   62   |
|          closepath_reg_1054          |    1   |
|hls_ref_4oPi_table_100_V_addr_reg_1060|    4   |
|    hls_sin_cos_K0_V_addr_reg_1147    |    8   |
|    hls_sin_cos_K1_V_addr_reg_1152    |    8   |
|    hls_sin_cos_K1_V_load_reg_1172    |   23   |
|    hls_sin_cos_K2_V_addr_reg_1157    |    8   |
|    hls_sin_cos_K2_V_load_reg_1177    |   15   |
|            isNeg_reg_1120            |    1   |
|           loc_V_1_reg_1048           |   23   |
|            loc_V_reg_1041            |    8   |
|             p_0_reg_1207             |   31   |
|         p_Result_13_reg_1070         |   24   |
|        p_Result_i3_i_reg_1099        |   18   |
|          p_Result_s_reg_1036         |    1   |
|          p_Val2_18_reg_1094          |   49   |
|          p_Val2_23_reg_1104          |   31   |
|          p_Val2_30_reg_1080          |    3   |
|          p_Val2_31_reg_1126          |   31   |
|           p_Val2_3_reg_1131          |   17   |
|           p_Val2_s_reg_1167          |   30   |
|            r_V_1_reg_1212            |    9   |
|             r_V_reg_1192             |   32   |
|          sin_basis_reg_1141          |    1   |
|            tmp_13_reg_1065           |    4   |
|            tmp_16_reg_1109           |    1   |
|            tmp_1_reg_1162            |   17   |
|            tmp_3_reg_1182            |   24   |
|            tmp_4_reg_1187            |   16   |
|             tmp_7_reg_250            |    1   |
|            tmp_s_reg_1136            |    9   |
+--------------------------------------+--------+
|                 Total                |   651  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_209             |  p0  |   2  |   4  |    8   ||    4    |
|              grp_access_fu_221             |  p0  |   2  |   8  |   16   ||    8    |
|              grp_access_fu_233             |  p0  |   2  |   8  |   16   ||    8    |
|              grp_access_fu_245             |  p0  |   2  |   8  |   16   ||    8    |
| grp_dut_big_mult_v3small_71_24_17_s_fu_309 |  p1  |   2  |  71  |   142  ||    71   |
| grp_dut_big_mult_v3small_71_24_17_s_fu_309 |  p2  |   2  |  24  |   48   ||    24   |
|      grp_dut_my_to_float_31_1_s_fu_315     |  p1  |   2  |  31  |   62   ||    31   |
|      grp_dut_my_to_float_31_1_s_fu_315     |  p2  |   2  |   9  |   18   ||    9    |
|                 grp_fu_839                 |  p0  |   2  |  32  |   64   ||    32   |
|                 grp_fu_839                 |  p1  |   2  |  31  |   62   ||    31   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   452  ||  15.71  ||   226   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   10   |   16   |  1144  |  3326  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   15   |    -   |   226  |
|  Register |    -   |    -   |    -   |   651  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   32   |  1795  |  3552  |
+-----------+--------+--------+--------+--------+--------+
