
*** Running vivado
    with args -log first_zynq_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source first_zynq_system_wrapper.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source first_zynq_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zynq-user/xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top first_zynq_system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.dcp' for cell 'first_zynq_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.dcp' for cell 'first_zynq_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0.dcp' for cell 'first_zynq_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0.dcp' for cell 'first_zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2610.844 ; gain = 0.000 ; free physical = 3562 ; free virtual = 19814
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.xdc] for cell 'first_zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.xdc] for cell 'first_zynq_system_i/processing_system7_0/inst'
Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_board.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_board.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0_board.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0_board.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.gen/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_100M_0/first_zynq_system_rst_ps7_0_100M_0.xdc] for cell 'first_zynq_system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2650.797 ; gain = 0.000 ; free physical = 3423 ; free virtual = 19707
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2650.797 ; gain = 40.027 ; free physical = 3423 ; free virtual = 19707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2666.797 ; gain = 16.000 ; free physical = 3411 ; free virtual = 19696

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 187a945d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2780.609 ; gain = 113.812 ; free physical = 3023 ; free virtual = 19323

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 216614722

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2835 ; free virtual = 19135
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23da9beb3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2835 ; free virtual = 19135
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15c1bb784

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2835 ; free virtual = 19135
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 167 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15c1bb784

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2834 ; free virtual = 19134
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15c1bb784

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2834 ; free virtual = 19134
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b871702e

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2834 ; free virtual = 19134
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               8  |             167  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2833 ; free virtual = 19133
Ending Logic Optimization Task | Checksum: 1869acf2f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2833 ; free virtual = 19133

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1869acf2f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2833 ; free virtual = 19133

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1869acf2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2833 ; free virtual = 19133

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2833 ; free virtual = 19133
Ending Netlist Obfuscation Task | Checksum: 1869acf2f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.578 ; gain = 0.000 ; free physical = 2833 ; free virtual = 19133
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2959.578 ; gain = 308.781 ; free physical = 2833 ; free virtual = 19133
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2999.598 ; gain = 0.000 ; free physical = 2823 ; free virtual = 19125
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file first_zynq_system_wrapper_drc_opted.rpt -pb first_zynq_system_wrapper_drc_opted.pb -rpx first_zynq_system_wrapper_drc_opted.rpx
Command: report_drc -file first_zynq_system_wrapper_drc_opted.rpt -pb first_zynq_system_wrapper_drc_opted.pb -rpx first_zynq_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19075
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17e80c194

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19075
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19075

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa1d1c1f

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2790 ; free virtual = 19097

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1252a0a71

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2798 ; free virtual = 19106

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1252a0a71

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2798 ; free virtual = 19106
Phase 1 Placer Initialization | Checksum: 1252a0a71

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2798 ; free virtual = 19106

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dcf36e47

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2796 ; free virtual = 19104

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e35a567c

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2796 ; free virtual = 19104

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e35a567c

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2796 ; free virtual = 19104

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 15 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 6 nets or LUTs. Breaked 0 LUT, combined 6 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2775 ; free virtual = 19085

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              6  |                     6  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              6  |                     6  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17ebb5786

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19082
Phase 2.4 Global Placement Core | Checksum: 16bb58f83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2772 ; free virtual = 19083
Phase 2 Global Placement | Checksum: 16bb58f83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2772 ; free virtual = 19083

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18dce0e5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2772 ; free virtual = 19083

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1234069d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19083

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 155f2dcb9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19082

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16abf0dbf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2771 ; free virtual = 19082

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 115eeb482

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19079

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ef9f1164

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19079

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ea72c072

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19079
Phase 3 Detail Placement | Checksum: 1ea72c072

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19079

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 124b1cad6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.242 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 3d8f59aa

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2767 ; free virtual = 19079
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12074c307

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2767 ; free virtual = 19079
Phase 4.1.1.1 BUFG Insertion | Checksum: 124b1cad6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2767 ; free virtual = 19079

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.242. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1902ec28f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2767 ; free virtual = 19079

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2767 ; free virtual = 19079
Phase 4.1 Post Commit Optimization | Checksum: 1902ec28f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2767 ; free virtual = 19079

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1902ec28f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1902ec28f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080
Phase 4.3 Placer Reporting | Checksum: 1902ec28f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a20a93c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080
Ending Placer Task | Checksum: 12a3686a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2768 ; free virtual = 19080
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2775 ; free virtual = 19090
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file first_zynq_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2766 ; free virtual = 19079
INFO: [runtcl-4] Executing : report_utilization -file first_zynq_system_wrapper_utilization_placed.rpt -pb first_zynq_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file first_zynq_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2775 ; free virtual = 19088
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3104.227 ; gain = 0.000 ; free physical = 2746 ; free virtual = 19063
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: ef3c7ec7 ConstDB: 0 ShapeSum: 3afa07db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: cac0250b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3154.598 ; gain = 50.371 ; free physical = 2601 ; free virtual = 18934
Post Restoration Checksum: NetGraph: 127f19b NumContArr: c9983370 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: cac0250b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3154.598 ; gain = 50.371 ; free physical = 2606 ; free virtual = 18940

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: cac0250b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3162.594 ; gain = 58.367 ; free physical = 2590 ; free virtual = 18923

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: cac0250b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3162.594 ; gain = 58.367 ; free physical = 2589 ; free virtual = 18923
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dcf620cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2581 ; free virtual = 18915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.300  | TNS=0.000  | WHS=-0.147 | THS=-11.826|

Phase 2 Router Initialization | Checksum: 1c2c42f90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2580 ; free virtual = 18914

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1084
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1084
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c2c42f90

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2579 ; free virtual = 18913
Phase 3 Initial Routing | Checksum: fbc6e5dd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2578 ; free virtual = 18912

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.868  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 112e3c54c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.868  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d39cbcf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911
Phase 4 Rip-up And Reroute | Checksum: 1d39cbcf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d39cbcf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d39cbcf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911
Phase 5 Delay and Skew Optimization | Checksum: 1d39cbcf0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2616bcf8a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.018  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21cbd12e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911
Phase 6 Post Hold Fix | Checksum: 21cbd12e2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.142953 %
  Global Horizontal Routing Utilization  = 0.19312 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc14308e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2577 ; free virtual = 18911

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc14308e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2576 ; free virtual = 18910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14efba898

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2575 ; free virtual = 18909

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.018  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14efba898

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2575 ; free virtual = 18909
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2595 ; free virtual = 18929

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3189.477 ; gain = 85.250 ; free physical = 2595 ; free virtual = 18929
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3200.449 ; gain = 2.969 ; free physical = 2585 ; free virtual = 18923
INFO: [Common 17-1381] The checkpoint '/home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file first_zynq_system_wrapper_drc_routed.rpt -pb first_zynq_system_wrapper_drc_routed.pb -rpx first_zynq_system_wrapper_drc_routed.rpx
Command: report_drc -file first_zynq_system_wrapper_drc_routed.rpt -pb first_zynq_system_wrapper_drc_routed.pb -rpx first_zynq_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file first_zynq_system_wrapper_methodology_drc_routed.rpt -pb first_zynq_system_wrapper_methodology_drc_routed.pb -rpx first_zynq_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file first_zynq_system_wrapper_methodology_drc_routed.rpt -pb first_zynq_system_wrapper_methodology_drc_routed.pb -rpx first_zynq_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zynq-user/Industri-University_Course/Git/Zynq-Learning/zynq-tutorials/zynqbook_chapter1/zynqbook_chapter1.runs/impl_1/first_zynq_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file first_zynq_system_wrapper_power_routed.rpt -pb first_zynq_system_wrapper_power_summary_routed.pb -rpx first_zynq_system_wrapper_power_routed.rpx
Command: report_power -file first_zynq_system_wrapper_power_routed.rpt -pb first_zynq_system_wrapper_power_summary_routed.pb -rpx first_zynq_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file first_zynq_system_wrapper_route_status.rpt -pb first_zynq_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file first_zynq_system_wrapper_timing_summary_routed.rpt -pb first_zynq_system_wrapper_timing_summary_routed.pb -rpx first_zynq_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file first_zynq_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file first_zynq_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file first_zynq_system_wrapper_bus_skew_routed.rpt -pb first_zynq_system_wrapper_bus_skew_routed.pb -rpx first_zynq_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force first_zynq_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./first_zynq_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3548.914 ; gain = 289.762 ; free physical = 2555 ; free virtual = 18905
INFO: [Common 17-206] Exiting Vivado at Fri Sep 17 17:39:01 2021...
