$comment
	File created using the following command:
		vcd file or_gate.msim.vcd -direction
$end
$date
	Sat Sep 03 08:46:44 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module or_gate_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var wire 1 # s $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + s~output_o $end
$var wire 1 , a~input_o $end
$var wire 1 - b~input_o $end
$var wire 1 . s~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
$end
#50000
1!
1,
0$
1.
1+
1#
#100000
0!
0,
1$
0.
0+
0#
#110000
1"
1-
0$
1.
1+
1#
#150000
1!
1,
1$
#200000
0!
0,
0$
#220000
0"
0-
1$
0.
0+
0#
#250000
1!
1,
0$
1.
1+
1#
#300000
0!
0,
1$
0.
0+
0#
#330000
1"
1-
0$
1.
1+
1#
#350000
1!
1,
1$
#400000
0!
0,
0$
#440000
0"
0-
1$
0.
0+
0#
#450000
1!
1,
0$
1.
1+
1#
#500000
0!
0,
1$
0.
0+
0#
#550000
1"
1!
1-
1,
0$
1.
1+
1#
#600000
0!
0,
1$
#650000
1!
1,
0$
#660000
0"
0-
1$
#700000
0!
0,
0$
0.
0+
0#
#750000
1!
1,
1$
1.
1+
1#
#770000
1"
1-
0$
#800000
0!
0,
1$
#850000
1!
1,
0$
#880000
0"
0-
1$
#900000
0!
0,
0$
0.
0+
0#
#950000
1!
1,
1$
1.
1+
1#
#990000
1"
1-
0$
#1000000
