# compile vhdl design source files
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/new/half_adder.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/new/multiplier.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/new/BinaryToBCD.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/new/BCD_multiplier.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_adder.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_1x8_multiplier.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/imports/new/N_digit_BCD_adder.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/imports/new/BCD_8x8_multiplier.vhd"
vhdl xil_defaultlib  "../../../phase_one.srcs/sources_1/imports/sim_1/imports/new/TB.vhd"

# Do not sort compile order
nosort
