
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000f0  00800100  00002166  000021fa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002166  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000de  008001f0  008001f0  000022ea  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000022ec  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000029b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000260  00000000  00000000  00002a40  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000044ac  00000000  00000000  00002ca0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000013d3  00000000  00000000  0000714c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001a61  00000000  00000000  0000851f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a60  00000000  00000000  00009f80  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e7a  00000000  00000000  0000a9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001b1f  00000000  00000000  0000b85a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       8:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
       c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      10:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      14:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      18:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      1c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      20:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      24:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      2c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      30:	0c 94 db 0e 	jmp	0x1db6	; 0x1db6 <__vector_12>
      34:	0c 94 0c 0f 	jmp	0x1e18	; 0x1e18 <__vector_13>
      38:	0c 94 3d 0f 	jmp	0x1e7a	; 0x1e7a <__vector_14>
      3c:	0c 94 01 10 	jmp	0x2002	; 0x2002 <__vector_15>
      40:	0c 94 c7 0e 	jmp	0x1d8e	; 0x1d8e <__vector_16>
      44:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__vector_17>
      48:	0c 94 23 01 	jmp	0x246	; 0x246 <__vector_18>
      4c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      50:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      54:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      58:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      5c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      60:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      64:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      68:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      6c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      70:	0c 94 6e 0f 	jmp	0x1edc	; 0x1edc <__vector_28>
      74:	0c 94 9f 0f 	jmp	0x1f3e	; 0x1f3e <__vector_29>
      78:	0c 94 d0 0f 	jmp	0x1fa0	; 0x1fa0 <__vector_30>
      7c:	0c 94 0b 10 	jmp	0x2016	; 0x2016 <__vector_31>
      80:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      84:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      88:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      8c:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>
      90:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e6 e6       	ldi	r30, 0x66	; 102
      a8:	f1 e2       	ldi	r31, 0x21	; 33
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a0 3f       	cpi	r26, 0xF0	; 240
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>
      ba:	1b be       	out	0x3b, r1	; 59

000000bc <__do_clear_bss>:
      bc:	12 e0       	ldi	r17, 0x02	; 2
      be:	a0 ef       	ldi	r26, 0xF0	; 240
      c0:	b1 e0       	ldi	r27, 0x01	; 1
      c2:	01 c0       	rjmp	.+2      	; 0xc6 <.do_clear_bss_start>

000000c4 <.do_clear_bss_loop>:
      c4:	1d 92       	st	X+, r1

000000c6 <.do_clear_bss_start>:
      c6:	ae 3c       	cpi	r26, 0xCE	; 206
      c8:	b1 07       	cpc	r27, r17
      ca:	e1 f7       	brne	.-8      	; 0xc4 <.do_clear_bss_loop>
      cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <main>
      d0:	0c 94 b1 10 	jmp	0x2162	; 0x2162 <_exit>

000000d4 <__bad_interrupt>:
      d4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d8 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d8:	0e 94 36 0e 	call	0x1c6c	; 0x1c6c <main_init>
	
	while(1){	
	//	wdt_reset();
		EventHandleEvent();
      dc:	0e 94 bd 0c 	call	0x197a	; 0x197a <EventHandleEvent>
      e0:	fd cf       	rjmp	.-6      	; 0xdc <main+0x4>

000000e2 <button_read_col>:


void button_read_col(uint8_t col){
		
		/* ROW 1 READ */
		button_pressed_current|=(0x01)<(0+col*BUTTON_ROW_NUMBER);
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	88 0f       	add	r24, r24
      e6:	99 1f       	adc	r25, r25
      e8:	88 0f       	add	r24, r24
      ea:	99 1f       	adc	r25, r25
      ec:	61 e0       	ldi	r22, 0x01	; 1
      ee:	70 e0       	ldi	r23, 0x00	; 0
      f0:	82 30       	cpi	r24, 0x02	; 2
      f2:	91 05       	cpc	r25, r1
      f4:	14 f4       	brge	.+4      	; 0xfa <button_read_col+0x18>
      f6:	60 e0       	ldi	r22, 0x00	; 0
      f8:	70 e0       	ldi	r23, 0x00	; 0
      fa:	40 91 47 02 	lds	r20, 0x0247
      fe:	50 91 48 02 	lds	r21, 0x0248
     102:	46 2b       	or	r20, r22
     104:	57 2b       	or	r21, r23
	
		/* ROW 2 READ */
		button_pressed_current|=(0x01)<<(1+col*BUTTON_ROW_NUMBER);
     106:	9c 01       	movw	r18, r24
     108:	2f 5f       	subi	r18, 0xFF	; 255
     10a:	3f 4f       	sbci	r19, 0xFF	; 255
     10c:	61 e0       	ldi	r22, 0x01	; 1
     10e:	70 e0       	ldi	r23, 0x00	; 0
     110:	fb 01       	movw	r30, r22
     112:	02 c0       	rjmp	.+4      	; 0x118 <button_read_col+0x36>
     114:	ee 0f       	add	r30, r30
     116:	ff 1f       	adc	r31, r31
     118:	2a 95       	dec	r18
     11a:	e2 f7       	brpl	.-8      	; 0x114 <button_read_col+0x32>
     11c:	4e 2b       	or	r20, r30
     11e:	5f 2b       	or	r21, r31
		
		/* ROW 3 READ */
		button_pressed_current|=(0x01)<<(2+col*BUTTON_ROW_NUMBER);
     120:	9c 01       	movw	r18, r24
     122:	2e 5f       	subi	r18, 0xFE	; 254
     124:	3f 4f       	sbci	r19, 0xFF	; 255
     126:	fb 01       	movw	r30, r22
     128:	02 c0       	rjmp	.+4      	; 0x12e <button_read_col+0x4c>
     12a:	ee 0f       	add	r30, r30
     12c:	ff 1f       	adc	r31, r31
     12e:	2a 95       	dec	r18
     130:	e2 f7       	brpl	.-8      	; 0x12a <button_read_col+0x48>
     132:	9f 01       	movw	r18, r30
     134:	24 2b       	or	r18, r20
     136:	35 2b       	or	r19, r21
		
		/* ROW 4 READ */
		button_pressed_current|=(0x01)<<(3+col*BUTTON_ROW_NUMBER);
     138:	03 96       	adiw	r24, 0x03	; 3
     13a:	02 c0       	rjmp	.+4      	; 0x140 <button_read_col+0x5e>
     13c:	66 0f       	add	r22, r22
     13e:	77 1f       	adc	r23, r23
     140:	8a 95       	dec	r24
     142:	e2 f7       	brpl	.-8      	; 0x13c <button_read_col+0x5a>
     144:	26 2b       	or	r18, r22
     146:	37 2b       	or	r19, r23
     148:	30 93 48 02 	sts	0x0248, r19
     14c:	20 93 47 02 	sts	0x0247, r18
	
}/*end button_read_rows */
     150:	08 95       	ret

00000152 <button_init>:


void button_init( void )
{

	button_pressed_previous=0x0000;
     152:	10 92 46 02 	sts	0x0246, r1
     156:	10 92 45 02 	sts	0x0245, r1
	
	/* enable pull-ups */
	
	MCUCR&=~(0x01)<<PUD;
     15a:	85 b7       	in	r24, 0x35	; 53
     15c:	80 7e       	andi	r24, 0xE0	; 224
     15e:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     160:	6e 9a       	sbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     162:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 OUTPUT HIGH */
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     164:	6f 9a       	sbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     166:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 OUTPUT HIGH */
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     168:	24 9a       	sbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     16a:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_1_PIN;
     16c:	8d b1       	in	r24, 0x0d	; 13
     16e:	80 7e       	andi	r24, 0xE0	; 224
     170:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_1_PIN;
     172:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(0x01)<<ROW_2_PIN;
     174:	8d b1       	in	r24, 0x0d	; 13
     176:	80 7c       	andi	r24, 0xC0	; 192
     178:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<ROW_2_PIN;
     17a:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_3_PIN;
     17c:	87 b1       	in	r24, 0x07	; 7
     17e:	80 78       	andi	r24, 0x80	; 128
     180:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_3_PIN;
     182:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(0x01)<<ROW_4_PIN;
     184:	87 b1       	in	r24, 0x07	; 7
     186:	80 7f       	andi	r24, 0xF0	; 240
     188:	87 b9       	out	0x07, r24	; 7
	PORTC|=(0x01)<<ROW_4_PIN;
     18a:	43 9a       	sbi	0x08, 3	; 8
	
} /* end button_init */
     18c:	08 95       	ret

0000018e <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     18e:	cf 93       	push	r28
     190:	df 93       	push	r29
		
	/* COL 1 LOW */
	PORTE&=~(0x01)<<COLOUMN_1_PIN;
     192:	8e b1       	in	r24, 0x0e	; 14
     194:	80 78       	andi	r24, 0x80	; 128
     196:	8e b9       	out	0x0e, r24	; 14
	/* COL 2 HIGH */
	/* already HIGH */
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(0);
     198:	c1 e7       	ldi	r28, 0x71	; 113
     19a:	d0 e0       	ldi	r29, 0x00	; 0
     19c:	80 e0       	ldi	r24, 0x00	; 0
     19e:	90 e0       	ldi	r25, 0x00	; 0
     1a0:	fe 01       	movw	r30, r28
     1a2:	09 95       	icall
	
	/* COL 1 HIGH */
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1a4:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 LOW */
	PORTE&=~(0x01)<<COLOUMN_2_PIN;
     1a6:	8e b1       	in	r24, 0x0e	; 14
     1a8:	1e b8       	out	0x0e, r1	; 14
	/* COL 3 HIGH */
	/* already HIGH */
	
	button_read_col(1);
     1aa:	81 e0       	ldi	r24, 0x01	; 1
     1ac:	90 e0       	ldi	r25, 0x00	; 0
     1ae:	fe 01       	movw	r30, r28
     1b0:	09 95       	icall
		
	/* COL 1 HIGH */
	/* already high */
	/* COL 2 HIGH */
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b2:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 LOW  */
	PORTB&=~(0x01)<<COLOUMN_3_PIN;
     1b4:	85 b1       	in	r24, 0x05	; 5
     1b6:	80 7e       	andi	r24, 0xE0	; 224
     1b8:	85 b9       	out	0x05, r24	; 5

	button_read_col(2);
     1ba:	82 e0       	ldi	r24, 0x02	; 2
     1bc:	90 e0       	ldi	r25, 0x00	; 0
     1be:	fe 01       	movw	r30, r28
     1c0:	09 95       	icall
	
	/* set COL 3 HIGH, so that all are high again*/
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1c2:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* debounce: check if button states are the same since last cycle*/
	
	button_pressed_current&=button_pressed_previous;
     1c4:	80 91 47 02 	lds	r24, 0x0247
     1c8:	90 91 48 02 	lds	r25, 0x0248
     1cc:	20 91 45 02 	lds	r18, 0x0245
     1d0:	30 91 46 02 	lds	r19, 0x0246
     1d4:	82 23       	and	r24, r18
     1d6:	93 23       	and	r25, r19
     1d8:	90 93 48 02 	sts	0x0248, r25
     1dc:	80 93 47 02 	sts	0x0247, r24
	
} /* end button_multiplex_cycle */
     1e0:	df 91       	pop	r29
     1e2:	cf 91       	pop	r28
     1e4:	08 95       	ret

000001e6 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return (0x01)&(button_pressed_current>>(button_id));
     1e6:	20 91 47 02 	lds	r18, 0x0247
     1ea:	30 91 48 02 	lds	r19, 0x0248
     1ee:	a9 01       	movw	r20, r18
     1f0:	02 c0       	rjmp	.+4      	; 0x1f6 <button_get_button_state+0x10>
     1f2:	56 95       	lsr	r21
     1f4:	47 95       	ror	r20
     1f6:	8a 95       	dec	r24
     1f8:	e2 f7       	brpl	.-8      	; 0x1f2 <button_get_button_state+0xc>
     1fa:	ca 01       	movw	r24, r20
     1fc:	81 70       	andi	r24, 0x01	; 1
     1fe:	08 95       	ret

00000200 <buzzer_init>:
#include <avr/io.h>
#include "../includes/Buzzer.h"

void buzzer_init( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     200:	10 9a       	sbi	0x02, 0	; 2
}
     202:	08 95       	ret

00000204 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=(0x01)<<BUZZER_PIN;
     204:	10 9a       	sbi	0x02, 0	; 2
}
     206:	08 95       	ret

00000208 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(0x01)<<BUZZER_PIN;
     208:	10 98       	cbi	0x02, 0	; 2
}
     20a:	08 95       	ret

0000020c <buzzer_buzz>:

void buzzer_buzz( uint8_t time_ms )
{
     20c:	cf 93       	push	r28
     20e:	c8 2f       	mov	r28, r24
	/* QUICK shitty implementation */
	/* ToDO use timer */
	
	buzzer_on();
     210:	0e 94 02 01 	call	0x204	; 0x204 <buzzer_on>
	int i;
	for(i=0;i<time_ms*100;i++){
     214:	8c 2f       	mov	r24, r28
     216:	90 e0       	ldi	r25, 0x00	; 0
     218:	44 e6       	ldi	r20, 0x64	; 100
     21a:	50 e0       	ldi	r21, 0x00	; 0
     21c:	84 9f       	mul	r24, r20
     21e:	90 01       	movw	r18, r0
     220:	85 9f       	mul	r24, r21
     222:	30 0d       	add	r19, r0
     224:	94 9f       	mul	r25, r20
     226:	30 0d       	add	r19, r0
     228:	11 24       	eor	r1, r1
     22a:	12 16       	cp	r1, r18
     22c:	13 06       	cpc	r1, r19
     22e:	34 f4       	brge	.+12     	; 0x23c <buzzer_buzz+0x30>
     230:	80 e0       	ldi	r24, 0x00	; 0
     232:	90 e0       	ldi	r25, 0x00	; 0
     234:	01 96       	adiw	r24, 0x01	; 1
     236:	82 17       	cp	r24, r18
     238:	93 07       	cpc	r25, r19
     23a:	e1 f7       	brne	.-8      	; 0x234 <buzzer_buzz+0x28>
		
	}
	
	buzzer_off();
     23c:	0e 94 04 01 	call	0x208	; 0x208 <buzzer_off>
}
     240:	cf 91       	pop	r28
     242:	08 95       	ret

00000244 <buzzer_puls>:

void buzzer_puls( uint8_t freq_ms, uint8_t time_ms )
{
	
}
     244:	08 95       	ret

00000246 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     246:	1f 92       	push	r1
     248:	0f 92       	push	r0
     24a:	0f b6       	in	r0, 0x3f	; 63
     24c:	0f 92       	push	r0
     24e:	0b b6       	in	r0, 0x3b	; 59
     250:	0f 92       	push	r0
     252:	11 24       	eor	r1, r1
     254:	2f 93       	push	r18
     256:	3f 93       	push	r19
     258:	4f 93       	push	r20
     25a:	5f 93       	push	r21
     25c:	6f 93       	push	r22
     25e:	7f 93       	push	r23
     260:	8f 93       	push	r24
     262:	9f 93       	push	r25
     264:	af 93       	push	r26
     266:	bf 93       	push	r27
     268:	cf 93       	push	r28
     26a:	ef 93       	push	r30
     26c:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     26e:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     272:	c0 ff       	sbrs	r28, 0
     274:	08 c0       	rjmp	.+16     	; 0x286 <__vector_18+0x40>
		EventAddEvent(EVENT_CANERROR);
     276:	87 e0       	ldi	r24, 0x07	; 7
     278:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     27c:	ee ee       	ldi	r30, 0xEE	; 238
     27e:	f0 e0       	ldi	r31, 0x00	; 0
     280:	80 81       	ld	r24, Z
     282:	8e 7f       	andi	r24, 0xFE	; 254
     284:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     286:	c6 ff       	sbrs	r28, 6
     288:	08 c0       	rjmp	.+16     	; 0x29a <__vector_18+0x54>
		EventAddEvent(EVENT_CANTX);
     28a:	88 e0       	ldi	r24, 0x08	; 8
     28c:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     290:	ee ee       	ldi	r30, 0xEE	; 238
     292:	f0 e0       	ldi	r31, 0x00	; 0
     294:	80 81       	ld	r24, Z
     296:	8f 7b       	andi	r24, 0xBF	; 191
     298:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     29a:	c5 ff       	sbrs	r28, 5
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <__vector_18+0x68>
		EventAddEvent(EVENT_CANRX);
     29e:	89 e0       	ldi	r24, 0x09	; 9
     2a0:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     2a4:	eb ed       	ldi	r30, 0xDB	; 219
     2a6:	f0 e0       	ldi	r31, 0x00	; 0
     2a8:	80 81       	ld	r24, Z
     2aa:	8f 77       	andi	r24, 0x7F	; 127
     2ac:	80 83       	st	Z, r24
	}
	return;
}
     2ae:	ff 91       	pop	r31
     2b0:	ef 91       	pop	r30
     2b2:	cf 91       	pop	r28
     2b4:	bf 91       	pop	r27
     2b6:	af 91       	pop	r26
     2b8:	9f 91       	pop	r25
     2ba:	8f 91       	pop	r24
     2bc:	7f 91       	pop	r23
     2be:	6f 91       	pop	r22
     2c0:	5f 91       	pop	r21
     2c2:	4f 91       	pop	r20
     2c4:	3f 91       	pop	r19
     2c6:	2f 91       	pop	r18
     2c8:	0f 90       	pop	r0
     2ca:	0b be       	out	0x3b, r0	; 59
     2cc:	0f 90       	pop	r0
     2ce:	0f be       	out	0x3f, r0	; 63
     2d0:	0f 90       	pop	r0
     2d2:	1f 90       	pop	r1
     2d4:	18 95       	reti

000002d6 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     2d6:	85 e0       	ldi	r24, 0x05	; 5
     2d8:	0e 94 22 05 	call	0xa44	; 0xa44 <can_init>
	CANSTMOB=0;
     2dc:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     2e0:	eb ed       	ldi	r30, 0xDB	; 219
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	88 6b       	ori	r24, 0xB8	; 184
     2e8:	80 83       	st	Z, r24
	CANIE1=0x7F;
     2ea:	8f e7       	ldi	r24, 0x7F	; 127
     2ec:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     2f0:	8f ef       	ldi	r24, 0xFF	; 255
     2f2:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     2f6:	10 92 53 02 	sts	0x0253, r1
	can_queue_tail=0;
     2fa:	10 92 55 02 	sts	0x0255, r1
	can_Status=CAN_Ready;
     2fe:	10 92 54 02 	sts	0x0254, r1
	can_rx=0;
     302:	10 92 57 02 	sts	0x0257, r1
     306:	10 92 56 02 	sts	0x0256, r1
}
     30a:	08 95       	ret

0000030c <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     30c:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     30e:	70 87       	std	Z+8, r23	; 0x08
     310:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     312:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     314:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     316:	53 83       	std	Z+3, r21	; 0x03
     318:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     31a:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     31c:	8f ef       	ldi	r24, 0xFF	; 255
     31e:	97 e0       	ldi	r25, 0x07	; 7
     320:	a0 e0       	ldi	r26, 0x00	; 0
     322:	b0 e0       	ldi	r27, 0x00	; 0
     324:	82 87       	std	Z+10, r24	; 0x0a
     326:	93 87       	std	Z+11, r25	; 0x0b
     328:	a4 87       	std	Z+12, r26	; 0x0c
     32a:	b5 87       	std	Z+13, r27	; 0x0d
}
     32c:	08 95       	ret

0000032e <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     32e:	90 93 57 02 	sts	0x0257, r25
     332:	80 93 56 02 	sts	0x0256, r24
	can_rx->cmd=CMD_RX_DATA;
     336:	25 e0       	ldi	r18, 0x05	; 5
     338:	fc 01       	movw	r30, r24
     33a:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     33c:	80 91 56 02 	lds	r24, 0x0256
     340:	90 91 57 02 	lds	r25, 0x0257
     344:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
}
     348:	08 95       	ret

0000034a <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     34a:	0e 94 11 0b 	call	0x1622	; 0x1622 <can_get_status>
	CANGIE|=(1<<ENIT);
     34e:	eb ed       	ldi	r30, 0xDB	; 219
     350:	f0 e0       	ldi	r31, 0x00	; 0
     352:	80 81       	ld	r24, Z
     354:	80 68       	ori	r24, 0x80	; 128
     356:	80 83       	st	Z, r24
}
     358:	08 95       	ret

0000035a <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     35a:	90 91 53 02 	lds	r25, 0x0253
     35e:	80 91 55 02 	lds	r24, 0x0255
     362:	98 17       	cp	r25, r24
     364:	41 f1       	breq	.+80     	; 0x3b6 <CANSendData+0x5c>
		if(can_rx!=0){
     366:	e0 91 56 02 	lds	r30, 0x0256
     36a:	f0 91 57 02 	lds	r31, 0x0257
     36e:	30 97       	sbiw	r30, 0x00	; 0
     370:	41 f0       	breq	.+16     	; 0x382 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     372:	8c e0       	ldi	r24, 0x0C	; 12
     374:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     376:	80 91 56 02 	lds	r24, 0x0256
     37a:	90 91 57 02 	lds	r25, 0x0257
     37e:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     382:	e0 91 55 02 	lds	r30, 0x0255
     386:	f0 e0       	ldi	r31, 0x00	; 0
     388:	ee 0f       	add	r30, r30
     38a:	ff 1f       	adc	r31, r31
     38c:	e7 5b       	subi	r30, 0xB7	; 183
     38e:	fd 4f       	sbci	r31, 0xFD	; 253
     390:	a0 81       	ld	r26, Z
     392:	b1 81       	ldd	r27, Z+1	; 0x01
     394:	82 e0       	ldi	r24, 0x02	; 2
     396:	11 96       	adiw	r26, 0x01	; 1
     398:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     39a:	80 81       	ld	r24, Z
     39c:	91 81       	ldd	r25, Z+1	; 0x01
     39e:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
     3a2:	88 23       	and	r24, r24
     3a4:	21 f0       	breq	.+8      	; 0x3ae <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	0e 94 25 0c 	call	0x184a	; 0x184a <AddError>
     3ac:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     3ae:	81 e0       	ldi	r24, 0x01	; 1
     3b0:	80 93 54 02 	sts	0x0254, r24
     3b4:	08 95       	ret
		}		
	}else if(can_rx!=0){
     3b6:	e0 91 56 02 	lds	r30, 0x0256
     3ba:	f0 91 57 02 	lds	r31, 0x0257
     3be:	30 97       	sbiw	r30, 0x00	; 0
     3c0:	41 f0       	breq	.+16     	; 0x3d2 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     3c2:	85 e0       	ldi	r24, 0x05	; 5
     3c4:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     3c6:	80 91 56 02 	lds	r24, 0x0256
     3ca:	90 91 57 02 	lds	r25, 0x0257
     3ce:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
     3d2:	08 95       	ret

000003d4 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     3d4:	cf 93       	push	r28
     3d6:	df 93       	push	r29
     3d8:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     3da:	e0 91 53 02 	lds	r30, 0x0253
     3de:	f0 e0       	ldi	r31, 0x00	; 0
     3e0:	cf 01       	movw	r24, r30
     3e2:	01 96       	adiw	r24, 0x01	; 1
     3e4:	65 e0       	ldi	r22, 0x05	; 5
     3e6:	70 e0       	ldi	r23, 0x00	; 0
     3e8:	0e 94 8a 10 	call	0x2114	; 0x2114 <__divmodhi4>
     3ec:	20 91 55 02 	lds	r18, 0x0255
     3f0:	30 e0       	ldi	r19, 0x00	; 0
     3f2:	82 17       	cp	r24, r18
     3f4:	93 07       	cpc	r25, r19
     3f6:	49 f0       	breq	.+18     	; 0x40a <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     3f8:	ee 0f       	add	r30, r30
     3fa:	ff 1f       	adc	r31, r31
     3fc:	e7 5b       	subi	r30, 0xB7	; 183
     3fe:	fd 4f       	sbci	r31, 0xFD	; 253
     400:	d1 83       	std	Z+1, r29	; 0x01
     402:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     404:	80 93 53 02 	sts	0x0253, r24
     408:	03 c0       	rjmp	.+6      	; 0x410 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     40a:	84 e0       	ldi	r24, 0x04	; 4
     40c:	0e 94 25 0c 	call	0x184a	; 0x184a <AddError>
	}
	if(can_Status==CAN_Ready){
     410:	80 91 54 02 	lds	r24, 0x0254
     414:	88 23       	and	r24, r24
     416:	11 f4       	brne	.+4      	; 0x41c <CANAddSendData+0x48>
		CANSendData();
     418:	0e 94 ad 01 	call	0x35a	; 0x35a <CANSendData>
	}
}
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     422:	e0 91 55 02 	lds	r30, 0x0255
     426:	f0 e0       	ldi	r31, 0x00	; 0
     428:	ee 0f       	add	r30, r30
     42a:	ff 1f       	adc	r31, r31
     42c:	e7 5b       	subi	r30, 0xB7	; 183
     42e:	fd 4f       	sbci	r31, 0xFD	; 253
}
     430:	80 81       	ld	r24, Z
     432:	91 81       	ldd	r25, Z+1	; 0x01
     434:	08 95       	ret

00000436 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     436:	e0 91 55 02 	lds	r30, 0x0255
     43a:	f0 e0       	ldi	r31, 0x00	; 0
     43c:	ee 0f       	add	r30, r30
     43e:	ff 1f       	adc	r31, r31
     440:	e7 5b       	subi	r30, 0xB7	; 183
     442:	fd 4f       	sbci	r31, 0xFD	; 253
     444:	a0 81       	ld	r26, Z
     446:	b1 81       	ldd	r27, Z+1	; 0x01
     448:	8c e0       	ldi	r24, 0x0C	; 12
     44a:	11 96       	adiw	r26, 0x01	; 1
     44c:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     44e:	80 81       	ld	r24, Z
     450:	91 81       	ldd	r25, Z+1	; 0x01
     452:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
	can_Status=CAN_Ready;
     456:	10 92 54 02 	sts	0x0254, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     45a:	80 91 55 02 	lds	r24, 0x0255
     45e:	90 e0       	ldi	r25, 0x00	; 0
     460:	01 96       	adiw	r24, 0x01	; 1
     462:	65 e0       	ldi	r22, 0x05	; 5
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	0e 94 8a 10 	call	0x2114	; 0x2114 <__divmodhi4>
     46a:	80 93 55 02 	sts	0x0255, r24
	CANSendData();
     46e:	0e 94 ad 01 	call	0x35a	; 0x35a <CANSendData>
}
     472:	08 95       	ret

00000474 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     474:	80 91 54 02 	lds	r24, 0x0254
     478:	81 30       	cpi	r24, 0x01	; 1
     47a:	f9 f4       	brne	.+62     	; 0x4ba <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     47c:	e0 91 55 02 	lds	r30, 0x0255
     480:	f0 e0       	ldi	r31, 0x00	; 0
     482:	ee 0f       	add	r30, r30
     484:	ff 1f       	adc	r31, r31
     486:	e7 5b       	subi	r30, 0xB7	; 183
     488:	fd 4f       	sbci	r31, 0xFD	; 253
     48a:	a0 81       	ld	r26, Z
     48c:	b1 81       	ldd	r27, Z+1	; 0x01
     48e:	8c e0       	ldi	r24, 0x0C	; 12
     490:	11 96       	adiw	r26, 0x01	; 1
     492:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     494:	80 81       	ld	r24, Z
     496:	91 81       	ldd	r25, Z+1	; 0x01
     498:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
		AddError(ERROR_CAN_SEND);
     49c:	82 e0       	ldi	r24, 0x02	; 2
     49e:	0e 94 25 0c 	call	0x184a	; 0x184a <AddError>
		can_Status=CAN_Ready;
     4a2:	10 92 54 02 	sts	0x0254, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     4a6:	80 91 55 02 	lds	r24, 0x0255
     4aa:	90 e0       	ldi	r25, 0x00	; 0
     4ac:	01 96       	adiw	r24, 0x01	; 1
     4ae:	65 e0       	ldi	r22, 0x05	; 5
     4b0:	70 e0       	ldi	r23, 0x00	; 0
     4b2:	0e 94 8a 10 	call	0x2114	; 0x2114 <__divmodhi4>
     4b6:	80 93 55 02 	sts	0x0255, r24
     4ba:	08 95       	ret

000004bc <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     4bc:	cf 93       	push	r28
     4be:	df 93       	push	r29
     4c0:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     4c2:	8c e0       	ldi	r24, 0x0C	; 12
     4c4:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4c6:	ce 01       	movw	r24, r28
     4c8:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     4cc:	ce 01       	movw	r24, r28
     4ce:	0e 94 11 0b 	call	0x1622	; 0x1622 <can_get_status>
     4d2:	81 30       	cpi	r24, 0x01	; 1
     4d4:	d9 f3       	breq	.-10     	; 0x4cc <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     4d6:	85 e0       	ldi	r24, 0x05	; 5
     4d8:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     4da:	ce 01       	movw	r24, r28
     4dc:	0e 94 37 05 	call	0xa6e	; 0xa6e <can_cmd>
}
     4e0:	df 91       	pop	r29
     4e2:	cf 91       	pop	r28
     4e4:	08 95       	ret

000004e6 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     4e6:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4e8:	ad ee       	ldi	r26, 0xED	; 237
     4ea:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     4ec:	8e ee       	ldi	r24, 0xEE	; 238
     4ee:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     4f0:	32 2f       	mov	r19, r18
     4f2:	32 95       	swap	r19
     4f4:	30 7f       	andi	r19, 0xF0	; 240
     4f6:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     4f8:	fc 01       	movw	r30, r24
     4fa:	11 92       	st	Z+, r1
     4fc:	e8 3f       	cpi	r30, 0xF8	; 248
     4fe:	f1 05       	cpc	r31, r1
     500:	e1 f7       	brne	.-8      	; 0x4fa <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     502:	2f 5f       	subi	r18, 0xFF	; 255
     504:	2f 30       	cpi	r18, 0x0F	; 15
     506:	a1 f7       	brne	.-24     	; 0x4f0 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     508:	08 95       	ret

0000050a <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     50a:	ed ee       	ldi	r30, 0xED	; 237
     50c:	f0 e0       	ldi	r31, 0x00	; 0
     50e:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     510:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     512:	80 91 ef 00 	lds	r24, 0x00EF
     516:	80 7c       	andi	r24, 0xC0	; 192
     518:	69 f0       	breq	.+26     	; 0x534 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     51a:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     51c:	ad ee       	ldi	r26, 0xED	; 237
     51e:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     520:	ef ee       	ldi	r30, 0xEF	; 239
     522:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     524:	98 2f       	mov	r25, r24
     526:	92 95       	swap	r25
     528:	90 7f       	andi	r25, 0xF0	; 240
     52a:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     52c:	90 81       	ld	r25, Z
     52e:	90 7c       	andi	r25, 0xC0	; 192
     530:	29 f4       	brne	.+10     	; 0x53c <can_get_mob_free+0x32>
     532:	01 c0       	rjmp	.+2      	; 0x536 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     534:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     536:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     53a:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     53c:	8f 5f       	subi	r24, 0xFF	; 255
     53e:	8f 30       	cpi	r24, 0x0F	; 15
     540:	89 f7       	brne	.-30     	; 0x524 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     542:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     546:	8f ef       	ldi	r24, 0xFF	; 255
}
     548:	08 95       	ret

0000054a <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     54a:	80 91 ef 00 	lds	r24, 0x00EF
     54e:	80 7c       	andi	r24, 0xC0	; 192
     550:	69 f0       	breq	.+26     	; 0x56c <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     552:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     556:	89 2f       	mov	r24, r25
     558:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     55a:	80 32       	cpi	r24, 0x20	; 32
     55c:	41 f0       	breq	.+16     	; 0x56e <can_get_mob_status+0x24>
     55e:	80 34       	cpi	r24, 0x40	; 64
     560:	31 f0       	breq	.+12     	; 0x56e <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     562:	80 3a       	cpi	r24, 0xA0	; 160
     564:	21 f0       	breq	.+8      	; 0x56e <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     566:	89 2f       	mov	r24, r25
     568:	8f 71       	andi	r24, 0x1F	; 31
     56a:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     56c:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     56e:	08 95       	ret

00000570 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     570:	cf 93       	push	r28
     572:	df 93       	push	r29
     574:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     576:	80 91 ef 00 	lds	r24, 0x00EF
     57a:	90 e0       	ldi	r25, 0x00	; 0
     57c:	8f 70       	andi	r24, 0x0F	; 15
     57e:	90 70       	andi	r25, 0x00	; 0
     580:	18 16       	cp	r1, r24
     582:	19 06       	cpc	r1, r25
     584:	a4 f4       	brge	.+40     	; 0x5ae <can_get_data+0x3e>
     586:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     588:	ea ef       	ldi	r30, 0xFA	; 250
     58a:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     58c:	cf ee       	ldi	r28, 0xEF	; 239
     58e:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     590:	80 81       	ld	r24, Z
     592:	da 01       	movw	r26, r20
     594:	a6 0f       	add	r26, r22
     596:	b1 1d       	adc	r27, r1
     598:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     59a:	6f 5f       	subi	r22, 0xFF	; 255
     59c:	88 81       	ld	r24, Y
     59e:	26 2f       	mov	r18, r22
     5a0:	30 e0       	ldi	r19, 0x00	; 0
     5a2:	90 e0       	ldi	r25, 0x00	; 0
     5a4:	8f 70       	andi	r24, 0x0F	; 15
     5a6:	90 70       	andi	r25, 0x00	; 0
     5a8:	28 17       	cp	r18, r24
     5aa:	39 07       	cpc	r19, r25
     5ac:	8c f3       	brlt	.-30     	; 0x590 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     5ae:	df 91       	pop	r29
     5b0:	cf 91       	pop	r28
     5b2:	08 95       	ret

000005b4 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     5b4:	2f 92       	push	r2
     5b6:	3f 92       	push	r3
     5b8:	4f 92       	push	r4
     5ba:	5f 92       	push	r5
     5bc:	6f 92       	push	r6
     5be:	7f 92       	push	r7
     5c0:	8f 92       	push	r8
     5c2:	9f 92       	push	r9
     5c4:	af 92       	push	r10
     5c6:	bf 92       	push	r11
     5c8:	cf 92       	push	r12
     5ca:	df 92       	push	r13
     5cc:	ef 92       	push	r14
     5ce:	ff 92       	push	r15
     5d0:	0f 93       	push	r16
     5d2:	1f 93       	push	r17
     5d4:	cf 93       	push	r28
     5d6:	df 93       	push	r29
     5d8:	00 d0       	rcall	.+0      	; 0x5da <can_auto_baudrate+0x26>
     5da:	00 d0       	rcall	.+0      	; 0x5dc <can_auto_baudrate+0x28>
     5dc:	00 d0       	rcall	.+0      	; 0x5de <can_auto_baudrate+0x2a>
     5de:	cd b7       	in	r28, 0x3d	; 61
     5e0:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     5e2:	88 23       	and	r24, r24
     5e4:	09 f4       	brne	.+2      	; 0x5e8 <can_auto_baudrate+0x34>
     5e6:	7c c0       	rjmp	.+248    	; 0x6e0 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     5e8:	80 91 e2 00 	lds	r24, 0x00E2
     5ec:	90 e0       	ldi	r25, 0x00	; 0
     5ee:	8e 77       	andi	r24, 0x7E	; 126
     5f0:	90 70       	andi	r25, 0x00	; 0
     5f2:	95 95       	asr	r25
     5f4:	87 95       	ror	r24
     5f6:	01 96       	adiw	r24, 0x01	; 1
     5f8:	82 30       	cpi	r24, 0x02	; 2
     5fa:	91 05       	cpc	r25, r1
     5fc:	5c f0       	brlt	.+22     	; 0x614 <can_auto_baudrate+0x60>
     5fe:	80 91 e2 00 	lds	r24, 0x00E2
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	8e 77       	andi	r24, 0x7E	; 126
     606:	90 70       	andi	r25, 0x00	; 0
     608:	95 95       	asr	r25
     60a:	87 95       	ror	r24
     60c:	28 2f       	mov	r18, r24
     60e:	2f 5f       	subi	r18, 0xFF	; 255
     610:	29 83       	std	Y+1, r18	; 0x01
     612:	02 c0       	rjmp	.+4      	; 0x618 <can_auto_baudrate+0x64>
     614:	81 e0       	ldi	r24, 0x01	; 1
     616:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     618:	80 91 e3 00 	lds	r24, 0x00E3
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	8e 70       	andi	r24, 0x0E	; 14
     620:	90 70       	andi	r25, 0x00	; 0
     622:	95 95       	asr	r25
     624:	87 95       	ror	r24
     626:	01 96       	adiw	r24, 0x01	; 1
     628:	82 30       	cpi	r24, 0x02	; 2
     62a:	91 05       	cpc	r25, r1
     62c:	54 f0       	brlt	.+20     	; 0x642 <can_auto_baudrate+0x8e>
     62e:	80 91 e3 00 	lds	r24, 0x00E3
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	8e 70       	andi	r24, 0x0E	; 14
     636:	90 70       	andi	r25, 0x00	; 0
     638:	95 95       	asr	r25
     63a:	87 95       	ror	r24
     63c:	38 2e       	mov	r3, r24
     63e:	33 94       	inc	r3
     640:	02 c0       	rjmp	.+4      	; 0x646 <can_auto_baudrate+0x92>
     642:	33 24       	eor	r3, r3
     644:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     646:	80 91 e4 00 	lds	r24, 0x00E4
     64a:	90 e0       	ldi	r25, 0x00	; 0
     64c:	8e 70       	andi	r24, 0x0E	; 14
     64e:	90 70       	andi	r25, 0x00	; 0
     650:	95 95       	asr	r25
     652:	87 95       	ror	r24
     654:	01 96       	adiw	r24, 0x01	; 1
     656:	83 30       	cpi	r24, 0x03	; 3
     658:	91 05       	cpc	r25, r1
     65a:	54 f0       	brlt	.+20     	; 0x670 <can_auto_baudrate+0xbc>
     65c:	80 91 e4 00 	lds	r24, 0x00E4
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	8e 70       	andi	r24, 0x0E	; 14
     664:	90 70       	andi	r25, 0x00	; 0
     666:	95 95       	asr	r25
     668:	87 95       	ror	r24
     66a:	78 2e       	mov	r7, r24
     66c:	73 94       	inc	r7
     66e:	03 c0       	rjmp	.+6      	; 0x676 <can_auto_baudrate+0xc2>
     670:	77 24       	eor	r7, r7
     672:	68 94       	set
     674:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     676:	80 91 e4 00 	lds	r24, 0x00E4
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	80 77       	andi	r24, 0x70	; 112
     67e:	90 70       	andi	r25, 0x00	; 0
     680:	95 95       	asr	r25
     682:	87 95       	ror	r24
     684:	95 95       	asr	r25
     686:	87 95       	ror	r24
     688:	95 95       	asr	r25
     68a:	87 95       	ror	r24
     68c:	95 95       	asr	r25
     68e:	87 95       	ror	r24
     690:	01 96       	adiw	r24, 0x01	; 1
     692:	83 30       	cpi	r24, 0x03	; 3
     694:	91 05       	cpc	r25, r1
     696:	84 f0       	brlt	.+32     	; 0x6b8 <can_auto_baudrate+0x104>
     698:	80 91 e4 00 	lds	r24, 0x00E4
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	80 77       	andi	r24, 0x70	; 112
     6a0:	90 70       	andi	r25, 0x00	; 0
     6a2:	95 95       	asr	r25
     6a4:	87 95       	ror	r24
     6a6:	95 95       	asr	r25
     6a8:	87 95       	ror	r24
     6aa:	95 95       	asr	r25
     6ac:	87 95       	ror	r24
     6ae:	95 95       	asr	r25
     6b0:	87 95       	ror	r24
     6b2:	68 2e       	mov	r6, r24
     6b4:	63 94       	inc	r6
     6b6:	03 c0       	rjmp	.+6      	; 0x6be <can_auto_baudrate+0x10a>
     6b8:	66 24       	eor	r6, r6
     6ba:	68 94       	set
     6bc:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     6be:	87 2d       	mov	r24, r7
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	83 0d       	add	r24, r3
     6c4:	91 1d       	adc	r25, r1
     6c6:	86 0d       	add	r24, r6
     6c8:	91 1d       	adc	r25, r1
     6ca:	01 96       	adiw	r24, 0x01	; 1
     6cc:	88 30       	cpi	r24, 0x08	; 8
     6ce:	91 05       	cpc	r25, r1
     6d0:	14 f4       	brge	.+4      	; 0x6d6 <can_auto_baudrate+0x122>
     6d2:	88 e0       	ldi	r24, 0x08	; 8
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     6d8:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     6da:	22 24       	eor	r2, r2
     6dc:	23 94       	inc	r2
     6de:	10 c0       	rjmp	.+32     	; 0x700 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     6e0:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     6e2:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     6e4:	66 24       	eor	r6, r6
     6e6:	68 94       	set
     6e8:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     6ea:	77 24       	eor	r7, r7
     6ec:	68 94       	set
     6ee:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     6f0:	98 e0       	ldi	r25, 0x08	; 8
     6f2:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     6f4:	0f 2e       	mov	r0, r31
     6f6:	f3 e0       	ldi	r31, 0x03	; 3
     6f8:	3f 2e       	mov	r3, r31
     6fa:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     6fc:	a1 e0       	ldi	r26, 0x01	; 1
     6fe:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     700:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     702:	ad ee       	ldi	r26, 0xED	; 237
     704:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     706:	8e ee       	ldi	r24, 0xEE	; 238
     708:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     70a:	32 2f       	mov	r19, r18
     70c:	32 95       	swap	r19
     70e:	30 7f       	andi	r19, 0xF0	; 240
     710:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     712:	fc 01       	movw	r30, r24
     714:	11 92       	st	Z+, r1
     716:	e8 3f       	cpi	r30, 0xF8	; 248
     718:	f1 05       	cpc	r31, r1
     71a:	e1 f7       	brne	.-8      	; 0x714 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     71c:	2f 5f       	subi	r18, 0xFF	; 255
     71e:	2f 30       	cpi	r18, 0x0F	; 15
     720:	a1 f7       	brne	.-24     	; 0x70a <can_auto_baudrate+0x156>
     722:	a4 2e       	mov	r10, r20
     724:	62 2d       	mov	r22, r2
     726:	dd 24       	eor	r13, r13
     728:	88 24       	eor	r8, r8
     72a:	99 24       	eor	r9, r9
     72c:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     72e:	0f 2e       	mov	r0, r31
     730:	f8 ed       	ldi	r31, 0xD8	; 216
     732:	ef 2e       	mov	r14, r31
     734:	ff 24       	eor	r15, r15
     736:	f0 2d       	mov	r31, r0
     738:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     73a:	e9 ed       	ldi	r30, 0xD9	; 217
     73c:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     73e:	0a ed       	ldi	r16, 0xDA	; 218
     740:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     742:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     744:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     746:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     748:	b2 e0       	ldi	r27, 0x02	; 2
     74a:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     74c:	88 e0       	ldi	r24, 0x08	; 8
     74e:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     750:	91 e0       	ldi	r25, 0x01	; 1
     752:	a9 16       	cp	r10, r25
     754:	09 f0       	breq	.+2      	; 0x758 <can_auto_baudrate+0x1a4>
     756:	57 c0       	rjmp	.+174    	; 0x806 <can_auto_baudrate+0x252>
        {
            Can_reset();
     758:	d7 01       	movw	r26, r14
     75a:	5c 93       	st	X, r21
            conf_index++;
     75c:	08 94       	sec
     75e:	81 1c       	adc	r8, r1
     760:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     762:	89 81       	ldd	r24, Y+1	; 0x01
     764:	81 50       	subi	r24, 0x01	; 1
     766:	88 0f       	add	r24, r24
     768:	a2 ee       	ldi	r26, 0xE2	; 226
     76a:	b0 e0       	ldi	r27, 0x00	; 0
     76c:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     76e:	86 2d       	mov	r24, r6
     770:	86 95       	lsr	r24
     772:	90 e0       	ldi	r25, 0x00	; 0
     774:	01 97       	sbiw	r24, 0x01	; 1
     776:	2c 01       	movw	r4, r24
     778:	44 0c       	add	r4, r4
     77a:	55 1c       	adc	r5, r5
     77c:	44 0c       	add	r4, r4
     77e:	55 1c       	adc	r5, r5
     780:	44 0c       	add	r4, r4
     782:	55 1c       	adc	r5, r5
     784:	44 0c       	add	r4, r4
     786:	55 1c       	adc	r5, r5
     788:	44 0c       	add	r4, r4
     78a:	55 1c       	adc	r5, r5
     78c:	83 2d       	mov	r24, r3
     78e:	90 e0       	ldi	r25, 0x00	; 0
     790:	01 97       	sbiw	r24, 0x01	; 1
     792:	88 0f       	add	r24, r24
     794:	99 1f       	adc	r25, r25
     796:	84 29       	or	r24, r4
     798:	a3 ee       	ldi	r26, 0xE3	; 227
     79a:	b0 e0       	ldi	r27, 0x00	; 0
     79c:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     79e:	86 2d       	mov	r24, r6
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	01 97       	sbiw	r24, 0x01	; 1
     7a4:	2c 01       	movw	r4, r24
     7a6:	44 0c       	add	r4, r4
     7a8:	55 1c       	adc	r5, r5
     7aa:	44 0c       	add	r4, r4
     7ac:	55 1c       	adc	r5, r5
     7ae:	44 0c       	add	r4, r4
     7b0:	55 1c       	adc	r5, r5
     7b2:	44 0c       	add	r4, r4
     7b4:	55 1c       	adc	r5, r5
     7b6:	87 2d       	mov	r24, r7
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	01 97       	sbiw	r24, 0x01	; 1
     7bc:	88 0f       	add	r24, r24
     7be:	99 1f       	adc	r25, r25
     7c0:	84 29       	or	r24, r4
     7c2:	81 60       	ori	r24, 0x01	; 1
     7c4:	a4 ee       	ldi	r26, 0xE4	; 228
     7c6:	b0 e0       	ldi	r27, 0x00	; 0
     7c8:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     7ca:	c4 01       	movw	r24, r8
     7cc:	96 95       	lsr	r25
     7ce:	87 95       	ror	r24
     7d0:	96 95       	lsr	r25
     7d2:	87 95       	ror	r24
     7d4:	96 95       	lsr	r25
     7d6:	87 95       	ror	r24
     7d8:	a5 ee       	ldi	r26, 0xE5	; 229
     7da:	b0 e0       	ldi	r27, 0x00	; 0
     7dc:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     7de:	ad ee       	ldi	r26, 0xED	; 237
     7e0:	b0 e0       	ldi	r27, 0x00	; 0
     7e2:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     7e4:	ae ee       	ldi	r26, 0xEE	; 238
     7e6:	b0 e0       	ldi	r27, 0x00	; 0
     7e8:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     7ea:	80 e8       	ldi	r24, 0x80	; 128
     7ec:	af ee       	ldi	r26, 0xEF	; 239
     7ee:	b0 e0       	ldi	r27, 0x00	; 0
     7f0:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     7f2:	8a e0       	ldi	r24, 0x0A	; 10
     7f4:	d7 01       	movw	r26, r14
     7f6:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     7f8:	80 81       	ld	r24, Z
     7fa:	82 ff       	sbrs	r24, 2
     7fc:	fd cf       	rjmp	.-6      	; 0x7f8 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     7fe:	8f ef       	ldi	r24, 0xFF	; 255
     800:	d8 01       	movw	r26, r16
     802:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     804:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     806:	41 30       	cpi	r20, 0x01	; 1
     808:	b1 f5       	brne	.+108    	; 0x876 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     80a:	ae ee       	ldi	r26, 0xEE	; 238
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	85 ff       	sbrs	r24, 5
     814:	0e c0       	rjmp	.+28     	; 0x832 <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     816:	af ee       	ldi	r26, 0xEF	; 239
     818:	b0 e0       	ldi	r27, 0x00	; 0
     81a:	8c 91       	ld	r24, X
     81c:	8f 73       	andi	r24, 0x3F	; 63
     81e:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     820:	d7 01       	movw	r26, r14
     822:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     824:	80 81       	ld	r24, Z
     826:	82 fd       	sbrc	r24, 2
     828:	fd cf       	rjmp	.-6      	; 0x824 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     82a:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     82c:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     82e:	32 2f       	mov	r19, r18
     830:	be c0       	rjmp	.+380    	; 0x9ae <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     832:	8f 71       	andi	r24, 0x1F	; 31
     834:	90 70       	andi	r25, 0x00	; 0
     836:	00 97       	sbiw	r24, 0x00	; 0
     838:	11 f0       	breq	.+4      	; 0x83e <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     83a:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     83c:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     83e:	d8 01       	movw	r26, r16
     840:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     842:	55 24       	eor	r5, r5
     844:	45 fe       	sbrs	r4, 5
     846:	0d c0       	rjmp	.+26     	; 0x862 <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     848:	77 23       	and	r23, r23
     84a:	29 f4       	brne	.+10     	; 0x856 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     84c:	8c 91       	ld	r24, X
     84e:	80 62       	ori	r24, 0x20	; 32
     850:	8c 93       	st	X, r24
                        ovrtim_flag++;
     852:	7c 2d       	mov	r23, r12
     854:	06 c0       	rjmp	.+12     	; 0x862 <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     856:	d8 01       	movw	r26, r16
     858:	8c 91       	ld	r24, X
     85a:	80 62       	ori	r24, 0x20	; 32
     85c:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     85e:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     860:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     862:	c2 01       	movw	r24, r4
     864:	8f 70       	andi	r24, 0x0F	; 15
     866:	90 70       	andi	r25, 0x00	; 0
     868:	00 97       	sbiw	r24, 0x00	; 0
     86a:	09 f0       	breq	.+2      	; 0x86e <can_auto_baudrate+0x2ba>
     86c:	9d c0       	rjmp	.+314    	; 0x9a8 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     86e:	41 30       	cpi	r20, 0x01	; 1
     870:	61 f2       	breq	.-104    	; 0x80a <can_auto_baudrate+0x256>
     872:	35 2f       	mov	r19, r21
     874:	01 c0       	rjmp	.+2      	; 0x878 <can_auto_baudrate+0x2c4>
     876:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     878:	61 30       	cpi	r22, 0x01	; 1
     87a:	09 f0       	breq	.+2      	; 0x87e <can_auto_baudrate+0x2ca>
     87c:	78 c0       	rjmp	.+240    	; 0x96e <can_auto_baudrate+0x3ba>
     87e:	83 2f       	mov	r24, r19
     880:	37 2d       	mov	r19, r7
     882:	7a 2c       	mov	r7, r10
     884:	ad 2c       	mov	r10, r13
     886:	d7 2e       	mov	r13, r23
     888:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     88a:	21 10       	cpse	r2, r1
     88c:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     88e:	39 30       	cpi	r19, 0x09	; 9
     890:	78 f1       	brcs	.+94     	; 0x8f0 <can_auto_baudrate+0x33c>
     892:	b7 e0       	ldi	r27, 0x07	; 7
     894:	b6 15       	cp	r27, r6
     896:	60 f5       	brcc	.+88     	; 0x8f0 <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     898:	8a 81       	ldd	r24, Y+2	; 0x02
     89a:	89 31       	cpi	r24, 0x19	; 25
     89c:	31 f0       	breq	.+12     	; 0x8aa <can_auto_baudrate+0x2f6>
     89e:	8f 5f       	subi	r24, 0xFF	; 255
     8a0:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8a2:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8a4:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8a6:	36 2d       	mov	r19, r6
     8a8:	59 c0       	rjmp	.+178    	; 0x95c <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     8aa:	99 81       	ldd	r25, Y+1	; 0x01
     8ac:	90 34       	cpi	r25, 0x40	; 64
     8ae:	41 f0       	breq	.+16     	; 0x8c0 <can_auto_baudrate+0x30c>
     8b0:	9f 5f       	subi	r25, 0xFF	; 255
     8b2:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8b4:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8b6:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8b8:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8ba:	ae 81       	ldd	r26, Y+6	; 0x06
     8bc:	aa 83       	std	Y+2, r26	; 0x02
     8be:	4e c0       	rjmp	.+156    	; 0x95c <can_auto_baudrate+0x3a8>
     8c0:	a7 2c       	mov	r10, r7
     8c2:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     8c4:	af ee       	ldi	r26, 0xEF	; 239
     8c6:	b0 e0       	ldi	r27, 0x00	; 0
     8c8:	8c 91       	ld	r24, X
     8ca:	8f 73       	andi	r24, 0x3F	; 63
     8cc:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     8ce:	d7 01       	movw	r26, r14
     8d0:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     8d2:	80 81       	ld	r24, Z
     8d4:	82 fd       	sbrc	r24, 2
     8d6:	fd cf       	rjmp	.-6      	; 0x8d2 <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     8d8:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     8da:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     8dc:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     8de:	66 24       	eor	r6, r6
     8e0:	68 94       	set
     8e2:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     8e4:	77 24       	eor	r7, r7
     8e6:	68 94       	set
     8e8:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     8ea:	b8 e0       	ldi	r27, 0x08	; 8
     8ec:	ba 83       	std	Y+2, r27	; 0x02
     8ee:	69 c0       	rjmp	.+210    	; 0x9c2 <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     8f0:	36 30       	cpi	r19, 0x06	; 6
     8f2:	58 f0       	brcs	.+22     	; 0x90a <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     8f4:	43 2e       	mov	r4, r19
     8f6:	55 24       	eor	r5, r5
     8f8:	86 2d       	mov	r24, r6
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	01 96       	adiw	r24, 0x01	; 1
     8fe:	84 15       	cp	r24, r4
     900:	95 05       	cpc	r25, r5
     902:	24 f4       	brge	.+8      	; 0x90c <can_auto_baudrate+0x358>
     904:	63 94       	inc	r6
     906:	36 2d       	mov	r19, r6
     908:	01 c0       	rjmp	.+2      	; 0x90c <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     90a:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     90c:	36 2c       	mov	r3, r6
     90e:	33 0e       	add	r3, r19
     910:	30 94       	com	r3
     912:	8a 81       	ldd	r24, Y+2	; 0x02
     914:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     916:	83 2d       	mov	r24, r3
     918:	81 50       	subi	r24, 0x01	; 1
     91a:	88 30       	cpi	r24, 0x08	; 8
     91c:	e0 f4       	brcc	.+56     	; 0x956 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     91e:	46 2c       	mov	r4, r6
     920:	55 24       	eor	r5, r5
     922:	83 2d       	mov	r24, r3
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	dc 01       	movw	r26, r24
     928:	11 96       	adiw	r26, 0x01	; 1
     92a:	a3 0f       	add	r26, r19
     92c:	b1 1d       	adc	r27, r1
     92e:	bd 83       	std	Y+5, r27	; 0x05
     930:	ac 83       	std	Y+4, r26	; 0x04
     932:	c2 01       	movw	r24, r4
     934:	88 0f       	add	r24, r24
     936:	99 1f       	adc	r25, r25
     938:	88 0f       	add	r24, r24
     93a:	99 1f       	adc	r25, r25
     93c:	8a 17       	cp	r24, r26
     93e:	9b 07       	cpc	r25, r27
     940:	64 f0       	brlt	.+24     	; 0x95a <can_auto_baudrate+0x3a6>
     942:	c2 01       	movw	r24, r4
     944:	88 0f       	add	r24, r24
     946:	99 1f       	adc	r25, r25
     948:	84 0d       	add	r24, r4
     94a:	95 1d       	adc	r25, r5
     94c:	a8 17       	cp	r26, r24
     94e:	b9 07       	cpc	r27, r25
     950:	84 f5       	brge	.+96     	; 0x9b2 <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     952:	2c 2c       	mov	r2, r12
     954:	03 c0       	rjmp	.+6      	; 0x95c <can_auto_baudrate+0x3a8>
     956:	2c 2c       	mov	r2, r12
     958:	01 c0       	rjmp	.+2      	; 0x95c <can_auto_baudrate+0x3a8>
     95a:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     95c:	61 30       	cpi	r22, 0x01	; 1
     95e:	09 f4       	brne	.+2      	; 0x962 <can_auto_baudrate+0x3ae>
     960:	94 cf       	rjmp	.-216    	; 0x88a <can_auto_baudrate+0x2d6>
     962:	87 2f       	mov	r24, r23
     964:	7d 2d       	mov	r23, r13
     966:	da 2c       	mov	r13, r10
     968:	a7 2c       	mov	r10, r7
     96a:	73 2e       	mov	r7, r19
     96c:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     96e:	31 30       	cpi	r19, 0x01	; 1
     970:	09 f4       	brne	.+2      	; 0x974 <can_auto_baudrate+0x3c0>
     972:	ee ce       	rjmp	.-548    	; 0x750 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     974:	8d 2d       	mov	r24, r13
     976:	26 96       	adiw	r28, 0x06	; 6
     978:	0f b6       	in	r0, 0x3f	; 63
     97a:	f8 94       	cli
     97c:	de bf       	out	0x3e, r29	; 62
     97e:	0f be       	out	0x3f, r0	; 63
     980:	cd bf       	out	0x3d, r28	; 61
     982:	df 91       	pop	r29
     984:	cf 91       	pop	r28
     986:	1f 91       	pop	r17
     988:	0f 91       	pop	r16
     98a:	ff 90       	pop	r15
     98c:	ef 90       	pop	r14
     98e:	df 90       	pop	r13
     990:	cf 90       	pop	r12
     992:	bf 90       	pop	r11
     994:	af 90       	pop	r10
     996:	9f 90       	pop	r9
     998:	8f 90       	pop	r8
     99a:	7f 90       	pop	r7
     99c:	6f 90       	pop	r6
     99e:	5f 90       	pop	r5
     9a0:	4f 90       	pop	r4
     9a2:	3f 90       	pop	r3
     9a4:	2f 90       	pop	r2
     9a6:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     9a8:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     9aa:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     9ac:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     9ae:	42 2f       	mov	r20, r18
     9b0:	63 cf       	rjmp	.-314    	; 0x878 <can_auto_baudrate+0x2c4>
     9b2:	87 2f       	mov	r24, r23
     9b4:	7d 2d       	mov	r23, r13
     9b6:	da 2c       	mov	r13, r10
     9b8:	a7 2c       	mov	r10, r7
     9ba:	73 2e       	mov	r7, r19
     9bc:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     9be:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     9c0:	25 2e       	mov	r2, r21
     9c2:	62 2f       	mov	r22, r18
     9c4:	d4 cf       	rjmp	.-88     	; 0x96e <can_auto_baudrate+0x3ba>

000009c6 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     9c6:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     9ca:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     9ce:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     9d2:	81 e0       	ldi	r24, 0x01	; 1
     9d4:	08 95       	ret

000009d6 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     9d6:	91 e0       	ldi	r25, 0x01	; 1
     9d8:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     9dc:	85 30       	cpi	r24, 0x05	; 5
     9de:	31 f4       	brne	.+12     	; 0x9ec <can_fixed_baudrate+0x16>
     9e0:	82 e0       	ldi	r24, 0x02	; 2
     9e2:	68 e0       	ldi	r22, 0x08	; 8
     9e4:	45 e2       	ldi	r20, 0x25	; 37
     9e6:	0e 94 e3 04 	call	0x9c6	; 0x9c6 <Can_conf_bt_flex>
     9ea:	06 c0       	rjmp	.+12     	; 0x9f8 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     9ec:	10 92 e2 00 	sts	0x00E2, r1
     9f0:	10 92 e3 00 	sts	0x00E3, r1
     9f4:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	08 95       	ret

000009fc <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     9fc:	0f 93       	push	r16
     9fe:	1f 93       	push	r17
     a00:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     a02:	87 85       	ldd	r24, Z+15	; 0x0f
     a04:	88 23       	and	r24, r24
     a06:	91 f4       	brne	.+36     	; 0xa2c <get_idmask+0x30>
		mask = cmd->id_mask;
     a08:	02 85       	ldd	r16, Z+10	; 0x0a
     a0a:	13 85       	ldd	r17, Z+11	; 0x0b
     a0c:	24 85       	ldd	r18, Z+12	; 0x0c
     a0e:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     a10:	0f 2e       	mov	r0, r31
     a12:	f2 e1       	ldi	r31, 0x12	; 18
     a14:	00 0f       	add	r16, r16
     a16:	11 1f       	adc	r17, r17
     a18:	22 1f       	adc	r18, r18
     a1a:	33 1f       	adc	r19, r19
     a1c:	fa 95       	dec	r31
     a1e:	d1 f7       	brne	.-12     	; 0xa14 <get_idmask+0x18>
     a20:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     a22:	0f 6f       	ori	r16, 0xFF	; 255
     a24:	1f 6f       	ori	r17, 0xFF	; 255
     a26:	23 60       	ori	r18, 0x03	; 3
     a28:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     a2a:	05 c0       	rjmp	.+10     	; 0xa36 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     a2c:	02 85       	ldd	r16, Z+10	; 0x0a
     a2e:	13 85       	ldd	r17, Z+11	; 0x0b
     a30:	24 85       	ldd	r18, Z+12	; 0x0c
     a32:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     a34:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     a36:	60 2f       	mov	r22, r16
     a38:	71 2f       	mov	r23, r17
     a3a:	82 2f       	mov	r24, r18
     a3c:	93 2f       	mov	r25, r19
     a3e:	1f 91       	pop	r17
     a40:	0f 91       	pop	r16
     a42:	08 95       	ret

00000a44 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a44:	0e 94 eb 04 	call	0x9d6	; 0x9d6 <can_fixed_baudrate>
     a48:	88 23       	and	r24, r24
     a4a:	49 f0       	breq	.+18     	; 0xa5e <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     a4c:	0e 94 73 02 	call	0x4e6	; 0x4e6 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     a50:	e8 ed       	ldi	r30, 0xD8	; 216
     a52:	f0 e0       	ldi	r31, 0x00	; 0
     a54:	80 81       	ld	r24, Z
     a56:	82 60       	ori	r24, 0x02	; 2
     a58:	80 83       	st	Z, r24
    return (1);
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     a5e:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     a60:	08 95       	ret

00000a62 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     a62:	e8 ed       	ldi	r30, 0xD8	; 216
     a64:	f0 e0       	ldi	r31, 0x00	; 0
     a66:	80 81       	ld	r24, Z
     a68:	8d 7f       	andi	r24, 0xFD	; 253
     a6a:	80 83       	st	Z, r24
}
     a6c:	08 95       	ret

00000a6e <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     a6e:	0f 93       	push	r16
     a70:	1f 93       	push	r17
     a72:	cf 93       	push	r28
     a74:	df 93       	push	r29
     a76:	00 d0       	rcall	.+0      	; 0xa78 <can_cmd+0xa>
     a78:	00 d0       	rcall	.+0      	; 0xa7a <can_cmd+0xc>
     a7a:	cd b7       	in	r28, 0x3d	; 61
     a7c:	de b7       	in	r29, 0x3e	; 62
     a7e:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     a80:	dc 01       	movw	r26, r24
     a82:	11 96       	adiw	r26, 0x01	; 1
     a84:	8c 91       	ld	r24, X
     a86:	11 97       	sbiw	r26, 0x01	; 1
     a88:	8c 30       	cpi	r24, 0x0C	; 12
     a8a:	b1 f4       	brne	.+44     	; 0xab8 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     a8c:	19 96       	adiw	r26, 0x09	; 9
     a8e:	8c 91       	ld	r24, X
     a90:	19 97       	sbiw	r26, 0x09	; 9
     a92:	80 36       	cpi	r24, 0x60	; 96
     a94:	69 f4       	brne	.+26     	; 0xab0 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     a96:	8c 91       	ld	r24, X
     a98:	82 95       	swap	r24
     a9a:	80 7f       	andi	r24, 0xF0	; 240
     a9c:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     aa0:	ef ee       	ldi	r30, 0xEF	; 239
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	80 81       	ld	r24, Z
     aa6:	8f 73       	andi	r24, 0x3F	; 63
     aa8:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     aaa:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     aae:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     ab0:	f8 01       	movw	r30, r16
     ab2:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ab4:	80 e0       	ldi	r24, 0x00	; 0
     ab6:	ac c5       	rjmp	.+2904   	; 0x1610 <__stack+0x511>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     ab8:	0e 94 85 02 	call	0x50a	; 0x50a <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     abc:	8f 3f       	cpi	r24, 0xFF	; 255
     abe:	09 f4       	brne	.+2      	; 0xac2 <can_cmd+0x54>
     ac0:	a1 c5       	rjmp	.+2882   	; 0x1604 <__stack+0x505>
    {
      cmd->status = MOB_PENDING; 
     ac2:	90 e6       	ldi	r25, 0x60	; 96
     ac4:	d8 01       	movw	r26, r16
     ac6:	19 96       	adiw	r26, 0x09	; 9
     ac8:	9c 93       	st	X, r25
     aca:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     acc:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     ace:	82 95       	swap	r24
     ad0:	80 7f       	andi	r24, 0xF0	; 240
     ad2:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     ad6:	ee ee       	ldi	r30, 0xEE	; 238
     ad8:	f0 e0       	ldi	r31, 0x00	; 0
     ada:	11 92       	st	Z+, r1
     adc:	e8 3f       	cpi	r30, 0xF8	; 248
     ade:	f1 05       	cpc	r31, r1
     ae0:	e1 f7       	brne	.-8      	; 0xada <can_cmd+0x6c>
          
      switch (cmd->cmd)
     ae2:	f8 01       	movw	r30, r16
     ae4:	81 81       	ldd	r24, Z+1	; 0x01
     ae6:	86 30       	cpi	r24, 0x06	; 6
     ae8:	09 f4       	brne	.+2      	; 0xaec <can_cmd+0x7e>
     aea:	56 c2       	rjmp	.+1196   	; 0xf98 <can_cmd+0x52a>
     aec:	87 30       	cpi	r24, 0x07	; 7
     aee:	90 f4       	brcc	.+36     	; 0xb14 <can_cmd+0xa6>
     af0:	83 30       	cpi	r24, 0x03	; 3
     af2:	09 f4       	brne	.+2      	; 0xaf6 <can_cmd+0x88>
     af4:	12 c1       	rjmp	.+548    	; 0xd1a <can_cmd+0x2ac>
     af6:	84 30       	cpi	r24, 0x04	; 4
     af8:	30 f4       	brcc	.+12     	; 0xb06 <can_cmd+0x98>
     afa:	81 30       	cpi	r24, 0x01	; 1
     afc:	11 f1       	breq	.+68     	; 0xb42 <can_cmd+0xd4>
     afe:	82 30       	cpi	r24, 0x02	; 2
     b00:	09 f0       	breq	.+2      	; 0xb04 <can_cmd+0x96>
     b02:	7c c5       	rjmp	.+2808   	; 0x15fc <__stack+0x4fd>
     b04:	98 c0       	rjmp	.+304    	; 0xc36 <can_cmd+0x1c8>
     b06:	84 30       	cpi	r24, 0x04	; 4
     b08:	09 f4       	brne	.+2      	; 0xb0c <can_cmd+0x9e>
     b0a:	67 c1       	rjmp	.+718    	; 0xdda <can_cmd+0x36c>
     b0c:	85 30       	cpi	r24, 0x05	; 5
     b0e:	09 f0       	breq	.+2      	; 0xb12 <can_cmd+0xa4>
     b10:	75 c5       	rjmp	.+2794   	; 0x15fc <__stack+0x4fd>
     b12:	aa c1       	rjmp	.+852    	; 0xe68 <can_cmd+0x3fa>
     b14:	89 30       	cpi	r24, 0x09	; 9
     b16:	09 f4       	brne	.+2      	; 0xb1a <can_cmd+0xac>
     b18:	be c3       	rjmp	.+1916   	; 0x1296 <__stack+0x197>
     b1a:	8a 30       	cpi	r24, 0x0A	; 10
     b1c:	38 f4       	brcc	.+14     	; 0xb2c <can_cmd+0xbe>
     b1e:	87 30       	cpi	r24, 0x07	; 7
     b20:	09 f4       	brne	.+2      	; 0xb24 <can_cmd+0xb6>
     b22:	8f c2       	rjmp	.+1310   	; 0x1042 <can_cmd+0x5d4>
     b24:	88 30       	cpi	r24, 0x08	; 8
     b26:	09 f0       	breq	.+2      	; 0xb2a <can_cmd+0xbc>
     b28:	69 c5       	rjmp	.+2770   	; 0x15fc <__stack+0x4fd>
     b2a:	1b c3       	rjmp	.+1590   	; 0x1162 <__stack+0x63>
     b2c:	8a 30       	cpi	r24, 0x0A	; 10
     b2e:	21 f0       	breq	.+8      	; 0xb38 <can_cmd+0xca>
     b30:	8b 30       	cpi	r24, 0x0B	; 11
     b32:	09 f0       	breq	.+2      	; 0xb36 <can_cmd+0xc8>
     b34:	63 c5       	rjmp	.+2758   	; 0x15fc <__stack+0x4fd>
     b36:	b1 c4       	rjmp	.+2402   	; 0x149a <__stack+0x39b>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     b38:	86 81       	ldd	r24, Z+6	; 0x06
     b3a:	88 23       	and	r24, r24
     b3c:	09 f0       	breq	.+2      	; 0xb40 <can_cmd+0xd2>
     b3e:	49 c4       	rjmp	.+2194   	; 0x13d2 <__stack+0x2d3>
     b40:	57 c4       	rjmp	.+2222   	; 0x13f0 <__stack+0x2f1>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     b42:	f8 01       	movw	r30, r16
     b44:	87 85       	ldd	r24, Z+15	; 0x0f
     b46:	88 23       	and	r24, r24
     b48:	69 f1       	breq	.+90     	; 0xba4 <can_cmd+0x136>
     b4a:	94 81       	ldd	r25, Z+4	; 0x04
     b4c:	92 95       	swap	r25
     b4e:	96 95       	lsr	r25
     b50:	97 70       	andi	r25, 0x07	; 7
     b52:	85 81       	ldd	r24, Z+5	; 0x05
     b54:	88 0f       	add	r24, r24
     b56:	88 0f       	add	r24, r24
     b58:	88 0f       	add	r24, r24
     b5a:	89 0f       	add	r24, r25
     b5c:	80 93 f3 00 	sts	0x00F3, r24
     b60:	93 81       	ldd	r25, Z+3	; 0x03
     b62:	92 95       	swap	r25
     b64:	96 95       	lsr	r25
     b66:	97 70       	andi	r25, 0x07	; 7
     b68:	84 81       	ldd	r24, Z+4	; 0x04
     b6a:	88 0f       	add	r24, r24
     b6c:	88 0f       	add	r24, r24
     b6e:	88 0f       	add	r24, r24
     b70:	89 0f       	add	r24, r25
     b72:	80 93 f2 00 	sts	0x00F2, r24
     b76:	92 81       	ldd	r25, Z+2	; 0x02
     b78:	92 95       	swap	r25
     b7a:	96 95       	lsr	r25
     b7c:	97 70       	andi	r25, 0x07	; 7
     b7e:	83 81       	ldd	r24, Z+3	; 0x03
     b80:	88 0f       	add	r24, r24
     b82:	88 0f       	add	r24, r24
     b84:	88 0f       	add	r24, r24
     b86:	89 0f       	add	r24, r25
     b88:	80 93 f1 00 	sts	0x00F1, r24
     b8c:	82 81       	ldd	r24, Z+2	; 0x02
     b8e:	88 0f       	add	r24, r24
     b90:	88 0f       	add	r24, r24
     b92:	88 0f       	add	r24, r24
     b94:	80 93 f0 00 	sts	0x00F0, r24
     b98:	ef ee       	ldi	r30, 0xEF	; 239
     b9a:	f0 e0       	ldi	r31, 0x00	; 0
     b9c:	80 81       	ld	r24, Z
     b9e:	80 61       	ori	r24, 0x10	; 16
     ba0:	80 83       	st	Z, r24
     ba2:	16 c0       	rjmp	.+44     	; 0xbd0 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     ba4:	92 81       	ldd	r25, Z+2	; 0x02
     ba6:	96 95       	lsr	r25
     ba8:	96 95       	lsr	r25
     baa:	96 95       	lsr	r25
     bac:	83 81       	ldd	r24, Z+3	; 0x03
     bae:	82 95       	swap	r24
     bb0:	88 0f       	add	r24, r24
     bb2:	80 7e       	andi	r24, 0xE0	; 224
     bb4:	89 0f       	add	r24, r25
     bb6:	80 93 f3 00 	sts	0x00F3, r24
     bba:	82 81       	ldd	r24, Z+2	; 0x02
     bbc:	82 95       	swap	r24
     bbe:	88 0f       	add	r24, r24
     bc0:	80 7e       	andi	r24, 0xE0	; 224
     bc2:	80 93 f2 00 	sts	0x00F2, r24
     bc6:	ef ee       	ldi	r30, 0xEF	; 239
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	80 81       	ld	r24, Z
     bcc:	8f 7e       	andi	r24, 0xEF	; 239
     bce:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     bd0:	f8 01       	movw	r30, r16
     bd2:	86 81       	ldd	r24, Z+6	; 0x06
     bd4:	88 23       	and	r24, r24
     bd6:	79 f0       	breq	.+30     	; 0xbf6 <can_cmd+0x188>
     bd8:	80 e0       	ldi	r24, 0x00	; 0
     bda:	2a ef       	ldi	r18, 0xFA	; 250
     bdc:	30 e0       	ldi	r19, 0x00	; 0
     bde:	f8 01       	movw	r30, r16
     be0:	a7 81       	ldd	r26, Z+7	; 0x07
     be2:	b0 85       	ldd	r27, Z+8	; 0x08
     be4:	a8 0f       	add	r26, r24
     be6:	b1 1d       	adc	r27, r1
     be8:	9c 91       	ld	r25, X
     bea:	d9 01       	movw	r26, r18
     bec:	9c 93       	st	X, r25
     bee:	8f 5f       	subi	r24, 0xFF	; 255
     bf0:	96 81       	ldd	r25, Z+6	; 0x06
     bf2:	89 17       	cp	r24, r25
     bf4:	a0 f3       	brcs	.-24     	; 0xbde <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     bf6:	f8 01       	movw	r30, r16
     bf8:	86 85       	ldd	r24, Z+14	; 0x0e
     bfa:	88 23       	and	r24, r24
     bfc:	31 f0       	breq	.+12     	; 0xc0a <can_cmd+0x19c>
     bfe:	e0 ef       	ldi	r30, 0xF0	; 240
     c00:	f0 e0       	ldi	r31, 0x00	; 0
     c02:	80 81       	ld	r24, Z
     c04:	84 60       	ori	r24, 0x04	; 4
     c06:	80 83       	st	Z, r24
     c08:	05 c0       	rjmp	.+10     	; 0xc14 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     c0a:	e0 ef       	ldi	r30, 0xF0	; 240
     c0c:	f0 e0       	ldi	r31, 0x00	; 0
     c0e:	80 81       	ld	r24, Z
     c10:	8b 7f       	andi	r24, 0xFB	; 251
     c12:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     c14:	ef ee       	ldi	r30, 0xEF	; 239
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	90 81       	ld	r25, Z
     c1a:	d8 01       	movw	r26, r16
     c1c:	16 96       	adiw	r26, 0x06	; 6
     c1e:	8c 91       	ld	r24, X
     c20:	16 97       	sbiw	r26, 0x06	; 6
     c22:	89 2b       	or	r24, r25
     c24:	80 83       	st	Z, r24
          Can_config_tx();
     c26:	80 81       	ld	r24, Z
     c28:	8f 73       	andi	r24, 0x3F	; 63
     c2a:	80 83       	st	Z, r24
     c2c:	80 81       	ld	r24, Z
     c2e:	80 64       	ori	r24, 0x40	; 64
     c30:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     c32:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     c34:	ed c4       	rjmp	.+2522   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c36:	f8 01       	movw	r30, r16
     c38:	87 85       	ldd	r24, Z+15	; 0x0f
     c3a:	88 23       	and	r24, r24
     c3c:	69 f1       	breq	.+90     	; 0xc98 <can_cmd+0x22a>
     c3e:	94 81       	ldd	r25, Z+4	; 0x04
     c40:	92 95       	swap	r25
     c42:	96 95       	lsr	r25
     c44:	97 70       	andi	r25, 0x07	; 7
     c46:	85 81       	ldd	r24, Z+5	; 0x05
     c48:	88 0f       	add	r24, r24
     c4a:	88 0f       	add	r24, r24
     c4c:	88 0f       	add	r24, r24
     c4e:	89 0f       	add	r24, r25
     c50:	80 93 f3 00 	sts	0x00F3, r24
     c54:	93 81       	ldd	r25, Z+3	; 0x03
     c56:	92 95       	swap	r25
     c58:	96 95       	lsr	r25
     c5a:	97 70       	andi	r25, 0x07	; 7
     c5c:	84 81       	ldd	r24, Z+4	; 0x04
     c5e:	88 0f       	add	r24, r24
     c60:	88 0f       	add	r24, r24
     c62:	88 0f       	add	r24, r24
     c64:	89 0f       	add	r24, r25
     c66:	80 93 f2 00 	sts	0x00F2, r24
     c6a:	92 81       	ldd	r25, Z+2	; 0x02
     c6c:	92 95       	swap	r25
     c6e:	96 95       	lsr	r25
     c70:	97 70       	andi	r25, 0x07	; 7
     c72:	83 81       	ldd	r24, Z+3	; 0x03
     c74:	88 0f       	add	r24, r24
     c76:	88 0f       	add	r24, r24
     c78:	88 0f       	add	r24, r24
     c7a:	89 0f       	add	r24, r25
     c7c:	80 93 f1 00 	sts	0x00F1, r24
     c80:	82 81       	ldd	r24, Z+2	; 0x02
     c82:	88 0f       	add	r24, r24
     c84:	88 0f       	add	r24, r24
     c86:	88 0f       	add	r24, r24
     c88:	80 93 f0 00 	sts	0x00F0, r24
     c8c:	ef ee       	ldi	r30, 0xEF	; 239
     c8e:	f0 e0       	ldi	r31, 0x00	; 0
     c90:	80 81       	ld	r24, Z
     c92:	80 61       	ori	r24, 0x10	; 16
     c94:	80 83       	st	Z, r24
     c96:	16 c0       	rjmp	.+44     	; 0xcc4 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     c98:	92 81       	ldd	r25, Z+2	; 0x02
     c9a:	96 95       	lsr	r25
     c9c:	96 95       	lsr	r25
     c9e:	96 95       	lsr	r25
     ca0:	83 81       	ldd	r24, Z+3	; 0x03
     ca2:	82 95       	swap	r24
     ca4:	88 0f       	add	r24, r24
     ca6:	80 7e       	andi	r24, 0xE0	; 224
     ca8:	89 0f       	add	r24, r25
     caa:	80 93 f3 00 	sts	0x00F3, r24
     cae:	82 81       	ldd	r24, Z+2	; 0x02
     cb0:	82 95       	swap	r24
     cb2:	88 0f       	add	r24, r24
     cb4:	80 7e       	andi	r24, 0xE0	; 224
     cb6:	80 93 f2 00 	sts	0x00F2, r24
     cba:	ef ee       	ldi	r30, 0xEF	; 239
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	8f 7e       	andi	r24, 0xEF	; 239
     cc2:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cc4:	f8 01       	movw	r30, r16
     cc6:	86 81       	ldd	r24, Z+6	; 0x06
     cc8:	88 23       	and	r24, r24
     cca:	79 f0       	breq	.+30     	; 0xcea <can_cmd+0x27c>
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	2a ef       	ldi	r18, 0xFA	; 250
     cd0:	30 e0       	ldi	r19, 0x00	; 0
     cd2:	f8 01       	movw	r30, r16
     cd4:	a7 81       	ldd	r26, Z+7	; 0x07
     cd6:	b0 85       	ldd	r27, Z+8	; 0x08
     cd8:	a8 0f       	add	r26, r24
     cda:	b1 1d       	adc	r27, r1
     cdc:	9c 91       	ld	r25, X
     cde:	d9 01       	movw	r26, r18
     ce0:	9c 93       	st	X, r25
     ce2:	8f 5f       	subi	r24, 0xFF	; 255
     ce4:	96 81       	ldd	r25, Z+6	; 0x06
     ce6:	89 17       	cp	r24, r25
     ce8:	a0 f3       	brcs	.-24     	; 0xcd2 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     cea:	f8 01       	movw	r30, r16
     cec:	16 86       	std	Z+14, r1	; 0x0e
     cee:	e0 ef       	ldi	r30, 0xF0	; 240
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	8b 7f       	andi	r24, 0xFB	; 251
     cf6:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     cf8:	ef ee       	ldi	r30, 0xEF	; 239
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	90 81       	ld	r25, Z
     cfe:	d8 01       	movw	r26, r16
     d00:	16 96       	adiw	r26, 0x06	; 6
     d02:	8c 91       	ld	r24, X
     d04:	16 97       	sbiw	r26, 0x06	; 6
     d06:	89 2b       	or	r24, r25
     d08:	80 83       	st	Z, r24
          Can_config_tx();
     d0a:	80 81       	ld	r24, Z
     d0c:	8f 73       	andi	r24, 0x3F	; 63
     d0e:	80 83       	st	Z, r24
     d10:	80 81       	ld	r24, Z
     d12:	80 64       	ori	r24, 0x40	; 64
     d14:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d16:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d18:	7b c4       	rjmp	.+2294   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d1a:	f8 01       	movw	r30, r16
     d1c:	87 85       	ldd	r24, Z+15	; 0x0f
     d1e:	88 23       	and	r24, r24
     d20:	69 f1       	breq	.+90     	; 0xd7c <can_cmd+0x30e>
     d22:	94 81       	ldd	r25, Z+4	; 0x04
     d24:	92 95       	swap	r25
     d26:	96 95       	lsr	r25
     d28:	97 70       	andi	r25, 0x07	; 7
     d2a:	85 81       	ldd	r24, Z+5	; 0x05
     d2c:	88 0f       	add	r24, r24
     d2e:	88 0f       	add	r24, r24
     d30:	88 0f       	add	r24, r24
     d32:	89 0f       	add	r24, r25
     d34:	80 93 f3 00 	sts	0x00F3, r24
     d38:	93 81       	ldd	r25, Z+3	; 0x03
     d3a:	92 95       	swap	r25
     d3c:	96 95       	lsr	r25
     d3e:	97 70       	andi	r25, 0x07	; 7
     d40:	84 81       	ldd	r24, Z+4	; 0x04
     d42:	88 0f       	add	r24, r24
     d44:	88 0f       	add	r24, r24
     d46:	88 0f       	add	r24, r24
     d48:	89 0f       	add	r24, r25
     d4a:	80 93 f2 00 	sts	0x00F2, r24
     d4e:	92 81       	ldd	r25, Z+2	; 0x02
     d50:	92 95       	swap	r25
     d52:	96 95       	lsr	r25
     d54:	97 70       	andi	r25, 0x07	; 7
     d56:	83 81       	ldd	r24, Z+3	; 0x03
     d58:	88 0f       	add	r24, r24
     d5a:	88 0f       	add	r24, r24
     d5c:	88 0f       	add	r24, r24
     d5e:	89 0f       	add	r24, r25
     d60:	80 93 f1 00 	sts	0x00F1, r24
     d64:	82 81       	ldd	r24, Z+2	; 0x02
     d66:	88 0f       	add	r24, r24
     d68:	88 0f       	add	r24, r24
     d6a:	88 0f       	add	r24, r24
     d6c:	80 93 f0 00 	sts	0x00F0, r24
     d70:	ef ee       	ldi	r30, 0xEF	; 239
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	80 61       	ori	r24, 0x10	; 16
     d78:	80 83       	st	Z, r24
     d7a:	16 c0       	rjmp	.+44     	; 0xda8 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     d7c:	92 81       	ldd	r25, Z+2	; 0x02
     d7e:	96 95       	lsr	r25
     d80:	96 95       	lsr	r25
     d82:	96 95       	lsr	r25
     d84:	83 81       	ldd	r24, Z+3	; 0x03
     d86:	82 95       	swap	r24
     d88:	88 0f       	add	r24, r24
     d8a:	80 7e       	andi	r24, 0xE0	; 224
     d8c:	89 0f       	add	r24, r25
     d8e:	80 93 f3 00 	sts	0x00F3, r24
     d92:	82 81       	ldd	r24, Z+2	; 0x02
     d94:	82 95       	swap	r24
     d96:	88 0f       	add	r24, r24
     d98:	80 7e       	andi	r24, 0xE0	; 224
     d9a:	80 93 f2 00 	sts	0x00F2, r24
     d9e:	ef ee       	ldi	r30, 0xEF	; 239
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	80 81       	ld	r24, Z
     da4:	8f 7e       	andi	r24, 0xEF	; 239
     da6:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     da8:	81 e0       	ldi	r24, 0x01	; 1
     daa:	f8 01       	movw	r30, r16
     dac:	86 87       	std	Z+14, r24	; 0x0e
     dae:	e0 ef       	ldi	r30, 0xF0	; 240
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	84 60       	ori	r24, 0x04	; 4
     db6:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     db8:	ef ee       	ldi	r30, 0xEF	; 239
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	90 81       	ld	r25, Z
     dbe:	d8 01       	movw	r26, r16
     dc0:	16 96       	adiw	r26, 0x06	; 6
     dc2:	8c 91       	ld	r24, X
     dc4:	16 97       	sbiw	r26, 0x06	; 6
     dc6:	89 2b       	or	r24, r25
     dc8:	80 83       	st	Z, r24
          Can_config_tx();
     dca:	80 81       	ld	r24, Z
     dcc:	8f 73       	andi	r24, 0x3F	; 63
     dce:	80 83       	st	Z, r24
     dd0:	80 81       	ld	r24, Z
     dd2:	80 64       	ori	r24, 0x40	; 64
     dd4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     dd6:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     dd8:	1b c4       	rjmp	.+2102   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     dda:	8f ef       	ldi	r24, 0xFF	; 255
     ddc:	9f ef       	ldi	r25, 0xFF	; 255
     dde:	dc 01       	movw	r26, r24
     de0:	89 83       	std	Y+1, r24	; 0x01
     de2:	9a 83       	std	Y+2, r25	; 0x02
     de4:	ab 83       	std	Y+3, r26	; 0x03
     de6:	bc 83       	std	Y+4, r27	; 0x04
     de8:	9b 81       	ldd	r25, Y+3	; 0x03
     dea:	92 95       	swap	r25
     dec:	96 95       	lsr	r25
     dee:	97 70       	andi	r25, 0x07	; 7
     df0:	8c 81       	ldd	r24, Y+4	; 0x04
     df2:	88 0f       	add	r24, r24
     df4:	88 0f       	add	r24, r24
     df6:	88 0f       	add	r24, r24
     df8:	89 0f       	add	r24, r25
     dfa:	80 93 f7 00 	sts	0x00F7, r24
     dfe:	9a 81       	ldd	r25, Y+2	; 0x02
     e00:	92 95       	swap	r25
     e02:	96 95       	lsr	r25
     e04:	97 70       	andi	r25, 0x07	; 7
     e06:	8b 81       	ldd	r24, Y+3	; 0x03
     e08:	88 0f       	add	r24, r24
     e0a:	88 0f       	add	r24, r24
     e0c:	88 0f       	add	r24, r24
     e0e:	89 0f       	add	r24, r25
     e10:	80 93 f6 00 	sts	0x00F6, r24
     e14:	99 81       	ldd	r25, Y+1	; 0x01
     e16:	92 95       	swap	r25
     e18:	96 95       	lsr	r25
     e1a:	97 70       	andi	r25, 0x07	; 7
     e1c:	8a 81       	ldd	r24, Y+2	; 0x02
     e1e:	88 0f       	add	r24, r24
     e20:	88 0f       	add	r24, r24
     e22:	88 0f       	add	r24, r24
     e24:	89 0f       	add	r24, r25
     e26:	80 93 f5 00 	sts	0x00F5, r24
     e2a:	89 81       	ldd	r24, Y+1	; 0x01
     e2c:	88 0f       	add	r24, r24
     e2e:	88 0f       	add	r24, r24
     e30:	88 0f       	add	r24, r24
     e32:	24 ef       	ldi	r18, 0xF4	; 244
     e34:	30 e0       	ldi	r19, 0x00	; 0
     e36:	f9 01       	movw	r30, r18
     e38:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     e3a:	ef ee       	ldi	r30, 0xEF	; 239
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	90 81       	ld	r25, Z
     e40:	d8 01       	movw	r26, r16
     e42:	16 96       	adiw	r26, 0x06	; 6
     e44:	8c 91       	ld	r24, X
     e46:	89 2b       	or	r24, r25
     e48:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     e4a:	d9 01       	movw	r26, r18
     e4c:	8c 91       	ld	r24, X
     e4e:	8b 7f       	andi	r24, 0xFB	; 251
     e50:	8c 93       	st	X, r24
          Can_clear_idemsk();
     e52:	8c 91       	ld	r24, X
     e54:	8e 7f       	andi	r24, 0xFE	; 254
     e56:	8c 93       	st	X, r24
          Can_config_rx();       
     e58:	80 81       	ld	r24, Z
     e5a:	8f 73       	andi	r24, 0x3F	; 63
     e5c:	80 83       	st	Z, r24
     e5e:	80 81       	ld	r24, Z
     e60:	80 68       	ori	r24, 0x80	; 128
     e62:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e64:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     e66:	d4 c3       	rjmp	.+1960   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e68:	f8 01       	movw	r30, r16
     e6a:	87 85       	ldd	r24, Z+15	; 0x0f
     e6c:	88 23       	and	r24, r24
     e6e:	69 f1       	breq	.+90     	; 0xeca <can_cmd+0x45c>
     e70:	94 81       	ldd	r25, Z+4	; 0x04
     e72:	92 95       	swap	r25
     e74:	96 95       	lsr	r25
     e76:	97 70       	andi	r25, 0x07	; 7
     e78:	85 81       	ldd	r24, Z+5	; 0x05
     e7a:	88 0f       	add	r24, r24
     e7c:	88 0f       	add	r24, r24
     e7e:	88 0f       	add	r24, r24
     e80:	89 0f       	add	r24, r25
     e82:	80 93 f3 00 	sts	0x00F3, r24
     e86:	93 81       	ldd	r25, Z+3	; 0x03
     e88:	92 95       	swap	r25
     e8a:	96 95       	lsr	r25
     e8c:	97 70       	andi	r25, 0x07	; 7
     e8e:	84 81       	ldd	r24, Z+4	; 0x04
     e90:	88 0f       	add	r24, r24
     e92:	88 0f       	add	r24, r24
     e94:	88 0f       	add	r24, r24
     e96:	89 0f       	add	r24, r25
     e98:	80 93 f2 00 	sts	0x00F2, r24
     e9c:	92 81       	ldd	r25, Z+2	; 0x02
     e9e:	92 95       	swap	r25
     ea0:	96 95       	lsr	r25
     ea2:	97 70       	andi	r25, 0x07	; 7
     ea4:	83 81       	ldd	r24, Z+3	; 0x03
     ea6:	88 0f       	add	r24, r24
     ea8:	88 0f       	add	r24, r24
     eaa:	88 0f       	add	r24, r24
     eac:	89 0f       	add	r24, r25
     eae:	80 93 f1 00 	sts	0x00F1, r24
     eb2:	82 81       	ldd	r24, Z+2	; 0x02
     eb4:	88 0f       	add	r24, r24
     eb6:	88 0f       	add	r24, r24
     eb8:	88 0f       	add	r24, r24
     eba:	80 93 f0 00 	sts	0x00F0, r24
     ebe:	ef ee       	ldi	r30, 0xEF	; 239
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	80 61       	ori	r24, 0x10	; 16
     ec6:	80 83       	st	Z, r24
     ec8:	16 c0       	rjmp	.+44     	; 0xef6 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     eca:	92 81       	ldd	r25, Z+2	; 0x02
     ecc:	96 95       	lsr	r25
     ece:	96 95       	lsr	r25
     ed0:	96 95       	lsr	r25
     ed2:	83 81       	ldd	r24, Z+3	; 0x03
     ed4:	82 95       	swap	r24
     ed6:	88 0f       	add	r24, r24
     ed8:	80 7e       	andi	r24, 0xE0	; 224
     eda:	89 0f       	add	r24, r25
     edc:	80 93 f3 00 	sts	0x00F3, r24
     ee0:	82 81       	ldd	r24, Z+2	; 0x02
     ee2:	82 95       	swap	r24
     ee4:	88 0f       	add	r24, r24
     ee6:	80 7e       	andi	r24, 0xE0	; 224
     ee8:	80 93 f2 00 	sts	0x00F2, r24
     eec:	ef ee       	ldi	r30, 0xEF	; 239
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	8f 7e       	andi	r24, 0xEF	; 239
     ef4:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
     ef6:	8f ef       	ldi	r24, 0xFF	; 255
     ef8:	9f ef       	ldi	r25, 0xFF	; 255
     efa:	dc 01       	movw	r26, r24
     efc:	89 83       	std	Y+1, r24	; 0x01
     efe:	9a 83       	std	Y+2, r25	; 0x02
     f00:	ab 83       	std	Y+3, r26	; 0x03
     f02:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
     f04:	9b 81       	ldd	r25, Y+3	; 0x03
     f06:	92 95       	swap	r25
     f08:	96 95       	lsr	r25
     f0a:	97 70       	andi	r25, 0x07	; 7
     f0c:	8c 81       	ldd	r24, Y+4	; 0x04
     f0e:	88 0f       	add	r24, r24
     f10:	88 0f       	add	r24, r24
     f12:	88 0f       	add	r24, r24
     f14:	89 0f       	add	r24, r25
     f16:	80 93 f7 00 	sts	0x00F7, r24
     f1a:	9a 81       	ldd	r25, Y+2	; 0x02
     f1c:	92 95       	swap	r25
     f1e:	96 95       	lsr	r25
     f20:	97 70       	andi	r25, 0x07	; 7
     f22:	8b 81       	ldd	r24, Y+3	; 0x03
     f24:	88 0f       	add	r24, r24
     f26:	88 0f       	add	r24, r24
     f28:	88 0f       	add	r24, r24
     f2a:	89 0f       	add	r24, r25
     f2c:	80 93 f6 00 	sts	0x00F6, r24
     f30:	99 81       	ldd	r25, Y+1	; 0x01
     f32:	92 95       	swap	r25
     f34:	96 95       	lsr	r25
     f36:	97 70       	andi	r25, 0x07	; 7
     f38:	8a 81       	ldd	r24, Y+2	; 0x02
     f3a:	88 0f       	add	r24, r24
     f3c:	88 0f       	add	r24, r24
     f3e:	88 0f       	add	r24, r24
     f40:	89 0f       	add	r24, r25
     f42:	80 93 f5 00 	sts	0x00F5, r24
     f46:	89 81       	ldd	r24, Y+1	; 0x01
     f48:	88 0f       	add	r24, r24
     f4a:	88 0f       	add	r24, r24
     f4c:	88 0f       	add	r24, r24
     f4e:	44 ef       	ldi	r20, 0xF4	; 244
     f50:	50 e0       	ldi	r21, 0x00	; 0
     f52:	fa 01       	movw	r30, r20
     f54:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
     f56:	ef ee       	ldi	r30, 0xEF	; 239
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	90 81       	ld	r25, Z
     f5c:	d8 01       	movw	r26, r16
     f5e:	16 96       	adiw	r26, 0x06	; 6
     f60:	8c 91       	ld	r24, X
     f62:	16 97       	sbiw	r26, 0x06	; 6
     f64:	89 2b       	or	r24, r25
     f66:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
     f68:	1e 96       	adiw	r26, 0x0e	; 14
     f6a:	1c 92       	st	X, r1
     f6c:	da 01       	movw	r26, r20
     f6e:	8c 91       	ld	r24, X
     f70:	84 60       	ori	r24, 0x04	; 4
     f72:	8c 93       	st	X, r24
     f74:	80 ef       	ldi	r24, 0xF0	; 240
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	dc 01       	movw	r26, r24
     f7a:	2c 91       	ld	r18, X
     f7c:	2b 7f       	andi	r18, 0xFB	; 251
     f7e:	2c 93       	st	X, r18
          Can_set_idemsk();
     f80:	da 01       	movw	r26, r20
     f82:	8c 91       	ld	r24, X
     f84:	81 60       	ori	r24, 0x01	; 1
     f86:	8c 93       	st	X, r24
          Can_config_rx()    
     f88:	80 81       	ld	r24, Z
     f8a:	8f 73       	andi	r24, 0x3F	; 63
     f8c:	80 83       	st	Z, r24
     f8e:	80 81       	ld	r24, Z
     f90:	80 68       	ori	r24, 0x80	; 128
     f92:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f94:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
     f96:	3c c3       	rjmp	.+1656   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     f98:	8f ef       	ldi	r24, 0xFF	; 255
     f9a:	9f ef       	ldi	r25, 0xFF	; 255
     f9c:	dc 01       	movw	r26, r24
     f9e:	89 83       	std	Y+1, r24	; 0x01
     fa0:	9a 83       	std	Y+2, r25	; 0x02
     fa2:	ab 83       	std	Y+3, r26	; 0x03
     fa4:	bc 83       	std	Y+4, r27	; 0x04
     fa6:	9b 81       	ldd	r25, Y+3	; 0x03
     fa8:	92 95       	swap	r25
     faa:	96 95       	lsr	r25
     fac:	97 70       	andi	r25, 0x07	; 7
     fae:	8c 81       	ldd	r24, Y+4	; 0x04
     fb0:	88 0f       	add	r24, r24
     fb2:	88 0f       	add	r24, r24
     fb4:	88 0f       	add	r24, r24
     fb6:	89 0f       	add	r24, r25
     fb8:	80 93 f7 00 	sts	0x00F7, r24
     fbc:	9a 81       	ldd	r25, Y+2	; 0x02
     fbe:	92 95       	swap	r25
     fc0:	96 95       	lsr	r25
     fc2:	97 70       	andi	r25, 0x07	; 7
     fc4:	8b 81       	ldd	r24, Y+3	; 0x03
     fc6:	88 0f       	add	r24, r24
     fc8:	88 0f       	add	r24, r24
     fca:	88 0f       	add	r24, r24
     fcc:	89 0f       	add	r24, r25
     fce:	80 93 f6 00 	sts	0x00F6, r24
     fd2:	99 81       	ldd	r25, Y+1	; 0x01
     fd4:	92 95       	swap	r25
     fd6:	96 95       	lsr	r25
     fd8:	97 70       	andi	r25, 0x07	; 7
     fda:	8a 81       	ldd	r24, Y+2	; 0x02
     fdc:	88 0f       	add	r24, r24
     fde:	88 0f       	add	r24, r24
     fe0:	88 0f       	add	r24, r24
     fe2:	89 0f       	add	r24, r25
     fe4:	80 93 f5 00 	sts	0x00F5, r24
     fe8:	89 81       	ldd	r24, Y+1	; 0x01
     fea:	88 0f       	add	r24, r24
     fec:	88 0f       	add	r24, r24
     fee:	88 0f       	add	r24, r24
     ff0:	44 ef       	ldi	r20, 0xF4	; 244
     ff2:	50 e0       	ldi	r21, 0x00	; 0
     ff4:	fa 01       	movw	r30, r20
     ff6:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
     ff8:	ef ee       	ldi	r30, 0xEF	; 239
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	90 81       	ld	r25, Z
     ffe:	d8 01       	movw	r26, r16
    1000:	16 96       	adiw	r26, 0x06	; 6
    1002:	8c 91       	ld	r24, X
    1004:	16 97       	sbiw	r26, 0x06	; 6
    1006:	89 2b       	or	r24, r25
    1008:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	1e 96       	adiw	r26, 0x0e	; 14
    100e:	8c 93       	st	X, r24
    1010:	da 01       	movw	r26, r20
    1012:	8c 91       	ld	r24, X
    1014:	84 60       	ori	r24, 0x04	; 4
    1016:	8c 93       	st	X, r24
    1018:	80 ef       	ldi	r24, 0xF0	; 240
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	dc 01       	movw	r26, r24
    101e:	2c 91       	ld	r18, X
    1020:	24 60       	ori	r18, 0x04	; 4
    1022:	2c 93       	st	X, r18
          Can_clear_rplv();
    1024:	80 81       	ld	r24, Z
    1026:	8f 7d       	andi	r24, 0xDF	; 223
    1028:	80 83       	st	Z, r24
          Can_clear_idemsk();
    102a:	da 01       	movw	r26, r20
    102c:	8c 91       	ld	r24, X
    102e:	8e 7f       	andi	r24, 0xFE	; 254
    1030:	8c 93       	st	X, r24
          Can_config_rx();       
    1032:	80 81       	ld	r24, Z
    1034:	8f 73       	andi	r24, 0x3F	; 63
    1036:	80 83       	st	Z, r24
    1038:	80 81       	ld	r24, Z
    103a:	80 68       	ori	r24, 0x80	; 128
    103c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    103e:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1040:	e7 c2       	rjmp	.+1486   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1042:	f8 01       	movw	r30, r16
    1044:	87 85       	ldd	r24, Z+15	; 0x0f
    1046:	88 23       	and	r24, r24
    1048:	69 f1       	breq	.+90     	; 0x10a4 <can_cmd+0x636>
    104a:	94 81       	ldd	r25, Z+4	; 0x04
    104c:	92 95       	swap	r25
    104e:	96 95       	lsr	r25
    1050:	97 70       	andi	r25, 0x07	; 7
    1052:	85 81       	ldd	r24, Z+5	; 0x05
    1054:	88 0f       	add	r24, r24
    1056:	88 0f       	add	r24, r24
    1058:	88 0f       	add	r24, r24
    105a:	89 0f       	add	r24, r25
    105c:	80 93 f3 00 	sts	0x00F3, r24
    1060:	93 81       	ldd	r25, Z+3	; 0x03
    1062:	92 95       	swap	r25
    1064:	96 95       	lsr	r25
    1066:	97 70       	andi	r25, 0x07	; 7
    1068:	84 81       	ldd	r24, Z+4	; 0x04
    106a:	88 0f       	add	r24, r24
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	89 0f       	add	r24, r25
    1072:	80 93 f2 00 	sts	0x00F2, r24
    1076:	92 81       	ldd	r25, Z+2	; 0x02
    1078:	92 95       	swap	r25
    107a:	96 95       	lsr	r25
    107c:	97 70       	andi	r25, 0x07	; 7
    107e:	83 81       	ldd	r24, Z+3	; 0x03
    1080:	88 0f       	add	r24, r24
    1082:	88 0f       	add	r24, r24
    1084:	88 0f       	add	r24, r24
    1086:	89 0f       	add	r24, r25
    1088:	80 93 f1 00 	sts	0x00F1, r24
    108c:	82 81       	ldd	r24, Z+2	; 0x02
    108e:	88 0f       	add	r24, r24
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	80 93 f0 00 	sts	0x00F0, r24
    1098:	ef ee       	ldi	r30, 0xEF	; 239
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	80 61       	ori	r24, 0x10	; 16
    10a0:	80 83       	st	Z, r24
    10a2:	16 c0       	rjmp	.+44     	; 0x10d0 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    10a4:	92 81       	ldd	r25, Z+2	; 0x02
    10a6:	96 95       	lsr	r25
    10a8:	96 95       	lsr	r25
    10aa:	96 95       	lsr	r25
    10ac:	83 81       	ldd	r24, Z+3	; 0x03
    10ae:	82 95       	swap	r24
    10b0:	88 0f       	add	r24, r24
    10b2:	80 7e       	andi	r24, 0xE0	; 224
    10b4:	89 0f       	add	r24, r25
    10b6:	80 93 f3 00 	sts	0x00F3, r24
    10ba:	82 81       	ldd	r24, Z+2	; 0x02
    10bc:	82 95       	swap	r24
    10be:	88 0f       	add	r24, r24
    10c0:	80 7e       	andi	r24, 0xE0	; 224
    10c2:	80 93 f2 00 	sts	0x00F2, r24
    10c6:	ef ee       	ldi	r30, 0xEF	; 239
    10c8:	f0 e0       	ldi	r31, 0x00	; 0
    10ca:	80 81       	ld	r24, Z
    10cc:	8f 7e       	andi	r24, 0xEF	; 239
    10ce:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    10d0:	c8 01       	movw	r24, r16
    10d2:	0e 94 fe 04 	call	0x9fc	; 0x9fc <get_idmask>
    10d6:	dc 01       	movw	r26, r24
    10d8:	cb 01       	movw	r24, r22
    10da:	89 83       	std	Y+1, r24	; 0x01
    10dc:	9a 83       	std	Y+2, r25	; 0x02
    10de:	ab 83       	std	Y+3, r26	; 0x03
    10e0:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    10e2:	9b 81       	ldd	r25, Y+3	; 0x03
    10e4:	92 95       	swap	r25
    10e6:	96 95       	lsr	r25
    10e8:	97 70       	andi	r25, 0x07	; 7
    10ea:	8c 81       	ldd	r24, Y+4	; 0x04
    10ec:	88 0f       	add	r24, r24
    10ee:	88 0f       	add	r24, r24
    10f0:	88 0f       	add	r24, r24
    10f2:	89 0f       	add	r24, r25
    10f4:	80 93 f7 00 	sts	0x00F7, r24
    10f8:	9a 81       	ldd	r25, Y+2	; 0x02
    10fa:	92 95       	swap	r25
    10fc:	96 95       	lsr	r25
    10fe:	97 70       	andi	r25, 0x07	; 7
    1100:	8b 81       	ldd	r24, Y+3	; 0x03
    1102:	88 0f       	add	r24, r24
    1104:	88 0f       	add	r24, r24
    1106:	88 0f       	add	r24, r24
    1108:	89 0f       	add	r24, r25
    110a:	80 93 f6 00 	sts	0x00F6, r24
    110e:	99 81       	ldd	r25, Y+1	; 0x01
    1110:	92 95       	swap	r25
    1112:	96 95       	lsr	r25
    1114:	97 70       	andi	r25, 0x07	; 7
    1116:	8a 81       	ldd	r24, Y+2	; 0x02
    1118:	88 0f       	add	r24, r24
    111a:	88 0f       	add	r24, r24
    111c:	88 0f       	add	r24, r24
    111e:	89 0f       	add	r24, r25
    1120:	80 93 f5 00 	sts	0x00F5, r24
    1124:	89 81       	ldd	r24, Y+1	; 0x01
    1126:	88 0f       	add	r24, r24
    1128:	88 0f       	add	r24, r24
    112a:	88 0f       	add	r24, r24
    112c:	24 ef       	ldi	r18, 0xF4	; 244
    112e:	30 e0       	ldi	r19, 0x00	; 0
    1130:	f9 01       	movw	r30, r18
    1132:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1134:	ef ee       	ldi	r30, 0xEF	; 239
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	90 81       	ld	r25, Z
    113a:	d8 01       	movw	r26, r16
    113c:	16 96       	adiw	r26, 0x06	; 6
    113e:	8c 91       	ld	r24, X
    1140:	89 2b       	or	r24, r25
    1142:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1144:	d9 01       	movw	r26, r18
    1146:	8c 91       	ld	r24, X
    1148:	8b 7f       	andi	r24, 0xFB	; 251
    114a:	8c 93       	st	X, r24
          Can_set_idemsk();
    114c:	8c 91       	ld	r24, X
    114e:	81 60       	ori	r24, 0x01	; 1
    1150:	8c 93       	st	X, r24
          Can_config_rx();       
    1152:	80 81       	ld	r24, Z
    1154:	8f 73       	andi	r24, 0x3F	; 63
    1156:	80 83       	st	Z, r24
    1158:	80 81       	ld	r24, Z
    115a:	80 68       	ori	r24, 0x80	; 128
    115c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    115e:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1160:	57 c2       	rjmp	.+1198   	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1162:	f8 01       	movw	r30, r16
    1164:	87 85       	ldd	r24, Z+15	; 0x0f
    1166:	88 23       	and	r24, r24
    1168:	69 f1       	breq	.+90     	; 0x11c4 <__stack+0xc5>
    116a:	94 81       	ldd	r25, Z+4	; 0x04
    116c:	92 95       	swap	r25
    116e:	96 95       	lsr	r25
    1170:	97 70       	andi	r25, 0x07	; 7
    1172:	85 81       	ldd	r24, Z+5	; 0x05
    1174:	88 0f       	add	r24, r24
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	89 0f       	add	r24, r25
    117c:	80 93 f3 00 	sts	0x00F3, r24
    1180:	93 81       	ldd	r25, Z+3	; 0x03
    1182:	92 95       	swap	r25
    1184:	96 95       	lsr	r25
    1186:	97 70       	andi	r25, 0x07	; 7
    1188:	84 81       	ldd	r24, Z+4	; 0x04
    118a:	88 0f       	add	r24, r24
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	89 0f       	add	r24, r25
    1192:	80 93 f2 00 	sts	0x00F2, r24
    1196:	92 81       	ldd	r25, Z+2	; 0x02
    1198:	92 95       	swap	r25
    119a:	96 95       	lsr	r25
    119c:	97 70       	andi	r25, 0x07	; 7
    119e:	83 81       	ldd	r24, Z+3	; 0x03
    11a0:	88 0f       	add	r24, r24
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	89 0f       	add	r24, r25
    11a8:	80 93 f1 00 	sts	0x00F1, r24
    11ac:	82 81       	ldd	r24, Z+2	; 0x02
    11ae:	88 0f       	add	r24, r24
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	80 93 f0 00 	sts	0x00F0, r24
    11b8:	ef ee       	ldi	r30, 0xEF	; 239
    11ba:	f0 e0       	ldi	r31, 0x00	; 0
    11bc:	80 81       	ld	r24, Z
    11be:	80 61       	ori	r24, 0x10	; 16
    11c0:	80 83       	st	Z, r24
    11c2:	16 c0       	rjmp	.+44     	; 0x11f0 <__stack+0xf1>
          else              { Can_set_std_id(cmd->id.std);}
    11c4:	92 81       	ldd	r25, Z+2	; 0x02
    11c6:	96 95       	lsr	r25
    11c8:	96 95       	lsr	r25
    11ca:	96 95       	lsr	r25
    11cc:	83 81       	ldd	r24, Z+3	; 0x03
    11ce:	82 95       	swap	r24
    11d0:	88 0f       	add	r24, r24
    11d2:	80 7e       	andi	r24, 0xE0	; 224
    11d4:	89 0f       	add	r24, r25
    11d6:	80 93 f3 00 	sts	0x00F3, r24
    11da:	82 81       	ldd	r24, Z+2	; 0x02
    11dc:	82 95       	swap	r24
    11de:	88 0f       	add	r24, r24
    11e0:	80 7e       	andi	r24, 0xE0	; 224
    11e2:	80 93 f2 00 	sts	0x00F2, r24
    11e6:	ef ee       	ldi	r30, 0xEF	; 239
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	8f 7e       	andi	r24, 0xEF	; 239
    11ee:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11f0:	c8 01       	movw	r24, r16
    11f2:	0e 94 fe 04 	call	0x9fc	; 0x9fc <get_idmask>
    11f6:	dc 01       	movw	r26, r24
    11f8:	cb 01       	movw	r24, r22
    11fa:	89 83       	std	Y+1, r24	; 0x01
    11fc:	9a 83       	std	Y+2, r25	; 0x02
    11fe:	ab 83       	std	Y+3, r26	; 0x03
    1200:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1202:	9b 81       	ldd	r25, Y+3	; 0x03
    1204:	92 95       	swap	r25
    1206:	96 95       	lsr	r25
    1208:	97 70       	andi	r25, 0x07	; 7
    120a:	8c 81       	ldd	r24, Y+4	; 0x04
    120c:	88 0f       	add	r24, r24
    120e:	88 0f       	add	r24, r24
    1210:	88 0f       	add	r24, r24
    1212:	89 0f       	add	r24, r25
    1214:	80 93 f7 00 	sts	0x00F7, r24
    1218:	9a 81       	ldd	r25, Y+2	; 0x02
    121a:	92 95       	swap	r25
    121c:	96 95       	lsr	r25
    121e:	97 70       	andi	r25, 0x07	; 7
    1220:	8b 81       	ldd	r24, Y+3	; 0x03
    1222:	88 0f       	add	r24, r24
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	89 0f       	add	r24, r25
    122a:	80 93 f6 00 	sts	0x00F6, r24
    122e:	99 81       	ldd	r25, Y+1	; 0x01
    1230:	92 95       	swap	r25
    1232:	96 95       	lsr	r25
    1234:	97 70       	andi	r25, 0x07	; 7
    1236:	8a 81       	ldd	r24, Y+2	; 0x02
    1238:	88 0f       	add	r24, r24
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	89 0f       	add	r24, r25
    1240:	80 93 f5 00 	sts	0x00F5, r24
    1244:	89 81       	ldd	r24, Y+1	; 0x01
    1246:	88 0f       	add	r24, r24
    1248:	88 0f       	add	r24, r24
    124a:	88 0f       	add	r24, r24
    124c:	44 ef       	ldi	r20, 0xF4	; 244
    124e:	50 e0       	ldi	r21, 0x00	; 0
    1250:	fa 01       	movw	r30, r20
    1252:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1254:	ef ee       	ldi	r30, 0xEF	; 239
    1256:	f0 e0       	ldi	r31, 0x00	; 0
    1258:	90 81       	ld	r25, Z
    125a:	d8 01       	movw	r26, r16
    125c:	16 96       	adiw	r26, 0x06	; 6
    125e:	8c 91       	ld	r24, X
    1260:	16 97       	sbiw	r26, 0x06	; 6
    1262:	89 2b       	or	r24, r25
    1264:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1266:	1e 96       	adiw	r26, 0x0e	; 14
    1268:	1c 92       	st	X, r1
    126a:	da 01       	movw	r26, r20
    126c:	8c 91       	ld	r24, X
    126e:	84 60       	ori	r24, 0x04	; 4
    1270:	8c 93       	st	X, r24
    1272:	80 ef       	ldi	r24, 0xF0	; 240
    1274:	90 e0       	ldi	r25, 0x00	; 0
    1276:	dc 01       	movw	r26, r24
    1278:	2c 91       	ld	r18, X
    127a:	2b 7f       	andi	r18, 0xFB	; 251
    127c:	2c 93       	st	X, r18
          Can_set_idemsk();
    127e:	da 01       	movw	r26, r20
    1280:	8c 91       	ld	r24, X
    1282:	81 60       	ori	r24, 0x01	; 1
    1284:	8c 93       	st	X, r24
          Can_config_rx();       
    1286:	80 81       	ld	r24, Z
    1288:	8f 73       	andi	r24, 0x3F	; 63
    128a:	80 83       	st	Z, r24
    128c:	80 81       	ld	r24, Z
    128e:	80 68       	ori	r24, 0x80	; 128
    1290:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1292:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1294:	bd c1       	rjmp	.+890    	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1296:	f8 01       	movw	r30, r16
    1298:	87 85       	ldd	r24, Z+15	; 0x0f
    129a:	88 23       	and	r24, r24
    129c:	69 f1       	breq	.+90     	; 0x12f8 <__stack+0x1f9>
    129e:	94 81       	ldd	r25, Z+4	; 0x04
    12a0:	92 95       	swap	r25
    12a2:	96 95       	lsr	r25
    12a4:	97 70       	andi	r25, 0x07	; 7
    12a6:	85 81       	ldd	r24, Z+5	; 0x05
    12a8:	88 0f       	add	r24, r24
    12aa:	88 0f       	add	r24, r24
    12ac:	88 0f       	add	r24, r24
    12ae:	89 0f       	add	r24, r25
    12b0:	80 93 f3 00 	sts	0x00F3, r24
    12b4:	93 81       	ldd	r25, Z+3	; 0x03
    12b6:	92 95       	swap	r25
    12b8:	96 95       	lsr	r25
    12ba:	97 70       	andi	r25, 0x07	; 7
    12bc:	84 81       	ldd	r24, Z+4	; 0x04
    12be:	88 0f       	add	r24, r24
    12c0:	88 0f       	add	r24, r24
    12c2:	88 0f       	add	r24, r24
    12c4:	89 0f       	add	r24, r25
    12c6:	80 93 f2 00 	sts	0x00F2, r24
    12ca:	92 81       	ldd	r25, Z+2	; 0x02
    12cc:	92 95       	swap	r25
    12ce:	96 95       	lsr	r25
    12d0:	97 70       	andi	r25, 0x07	; 7
    12d2:	83 81       	ldd	r24, Z+3	; 0x03
    12d4:	88 0f       	add	r24, r24
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	89 0f       	add	r24, r25
    12dc:	80 93 f1 00 	sts	0x00F1, r24
    12e0:	82 81       	ldd	r24, Z+2	; 0x02
    12e2:	88 0f       	add	r24, r24
    12e4:	88 0f       	add	r24, r24
    12e6:	88 0f       	add	r24, r24
    12e8:	80 93 f0 00 	sts	0x00F0, r24
    12ec:	ef ee       	ldi	r30, 0xEF	; 239
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	80 81       	ld	r24, Z
    12f2:	80 61       	ori	r24, 0x10	; 16
    12f4:	80 83       	st	Z, r24
    12f6:	16 c0       	rjmp	.+44     	; 0x1324 <__stack+0x225>
          else              { Can_set_std_id(cmd->id.std);}
    12f8:	92 81       	ldd	r25, Z+2	; 0x02
    12fa:	96 95       	lsr	r25
    12fc:	96 95       	lsr	r25
    12fe:	96 95       	lsr	r25
    1300:	83 81       	ldd	r24, Z+3	; 0x03
    1302:	82 95       	swap	r24
    1304:	88 0f       	add	r24, r24
    1306:	80 7e       	andi	r24, 0xE0	; 224
    1308:	89 0f       	add	r24, r25
    130a:	80 93 f3 00 	sts	0x00F3, r24
    130e:	82 81       	ldd	r24, Z+2	; 0x02
    1310:	82 95       	swap	r24
    1312:	88 0f       	add	r24, r24
    1314:	80 7e       	andi	r24, 0xE0	; 224
    1316:	80 93 f2 00 	sts	0x00F2, r24
    131a:	ef ee       	ldi	r30, 0xEF	; 239
    131c:	f0 e0       	ldi	r31, 0x00	; 0
    131e:	80 81       	ld	r24, Z
    1320:	8f 7e       	andi	r24, 0xEF	; 239
    1322:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1324:	c8 01       	movw	r24, r16
    1326:	0e 94 fe 04 	call	0x9fc	; 0x9fc <get_idmask>
    132a:	dc 01       	movw	r26, r24
    132c:	cb 01       	movw	r24, r22
    132e:	89 83       	std	Y+1, r24	; 0x01
    1330:	9a 83       	std	Y+2, r25	; 0x02
    1332:	ab 83       	std	Y+3, r26	; 0x03
    1334:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1336:	9b 81       	ldd	r25, Y+3	; 0x03
    1338:	92 95       	swap	r25
    133a:	96 95       	lsr	r25
    133c:	97 70       	andi	r25, 0x07	; 7
    133e:	8c 81       	ldd	r24, Y+4	; 0x04
    1340:	88 0f       	add	r24, r24
    1342:	88 0f       	add	r24, r24
    1344:	88 0f       	add	r24, r24
    1346:	89 0f       	add	r24, r25
    1348:	80 93 f7 00 	sts	0x00F7, r24
    134c:	9a 81       	ldd	r25, Y+2	; 0x02
    134e:	92 95       	swap	r25
    1350:	96 95       	lsr	r25
    1352:	97 70       	andi	r25, 0x07	; 7
    1354:	8b 81       	ldd	r24, Y+3	; 0x03
    1356:	88 0f       	add	r24, r24
    1358:	88 0f       	add	r24, r24
    135a:	88 0f       	add	r24, r24
    135c:	89 0f       	add	r24, r25
    135e:	80 93 f6 00 	sts	0x00F6, r24
    1362:	99 81       	ldd	r25, Y+1	; 0x01
    1364:	92 95       	swap	r25
    1366:	96 95       	lsr	r25
    1368:	97 70       	andi	r25, 0x07	; 7
    136a:	8a 81       	ldd	r24, Y+2	; 0x02
    136c:	88 0f       	add	r24, r24
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	89 0f       	add	r24, r25
    1374:	80 93 f5 00 	sts	0x00F5, r24
    1378:	89 81       	ldd	r24, Y+1	; 0x01
    137a:	88 0f       	add	r24, r24
    137c:	88 0f       	add	r24, r24
    137e:	88 0f       	add	r24, r24
    1380:	44 ef       	ldi	r20, 0xF4	; 244
    1382:	50 e0       	ldi	r21, 0x00	; 0
    1384:	fa 01       	movw	r30, r20
    1386:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1388:	ef ee       	ldi	r30, 0xEF	; 239
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	90 81       	ld	r25, Z
    138e:	d8 01       	movw	r26, r16
    1390:	16 96       	adiw	r26, 0x06	; 6
    1392:	8c 91       	ld	r24, X
    1394:	16 97       	sbiw	r26, 0x06	; 6
    1396:	89 2b       	or	r24, r25
    1398:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    139a:	81 e0       	ldi	r24, 0x01	; 1
    139c:	1e 96       	adiw	r26, 0x0e	; 14
    139e:	8c 93       	st	X, r24
    13a0:	da 01       	movw	r26, r20
    13a2:	8c 91       	ld	r24, X
    13a4:	84 60       	ori	r24, 0x04	; 4
    13a6:	8c 93       	st	X, r24
    13a8:	80 ef       	ldi	r24, 0xF0	; 240
    13aa:	90 e0       	ldi	r25, 0x00	; 0
    13ac:	dc 01       	movw	r26, r24
    13ae:	2c 91       	ld	r18, X
    13b0:	24 60       	ori	r18, 0x04	; 4
    13b2:	2c 93       	st	X, r18
          Can_clear_rplv();
    13b4:	80 81       	ld	r24, Z
    13b6:	8f 7d       	andi	r24, 0xDF	; 223
    13b8:	80 83       	st	Z, r24
          Can_set_idemsk();
    13ba:	da 01       	movw	r26, r20
    13bc:	8c 91       	ld	r24, X
    13be:	81 60       	ori	r24, 0x01	; 1
    13c0:	8c 93       	st	X, r24
          Can_config_rx();       
    13c2:	80 81       	ld	r24, Z
    13c4:	8f 73       	andi	r24, 0x3F	; 63
    13c6:	80 83       	st	Z, r24
    13c8:	80 81       	ld	r24, Z
    13ca:	80 68       	ori	r24, 0x80	; 128
    13cc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13ce:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13d0:	1f c1       	rjmp	.+574    	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    13d2:	80 e0       	ldi	r24, 0x00	; 0
    13d4:	2a ef       	ldi	r18, 0xFA	; 250
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	f8 01       	movw	r30, r16
    13da:	a7 81       	ldd	r26, Z+7	; 0x07
    13dc:	b0 85       	ldd	r27, Z+8	; 0x08
    13de:	a8 0f       	add	r26, r24
    13e0:	b1 1d       	adc	r27, r1
    13e2:	9c 91       	ld	r25, X
    13e4:	d9 01       	movw	r26, r18
    13e6:	9c 93       	st	X, r25
    13e8:	8f 5f       	subi	r24, 0xFF	; 255
    13ea:	96 81       	ldd	r25, Z+6	; 0x06
    13ec:	89 17       	cp	r24, r25
    13ee:	a0 f3       	brcs	.-24     	; 0x13d8 <__stack+0x2d9>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    13f0:	8f ef       	ldi	r24, 0xFF	; 255
    13f2:	9f ef       	ldi	r25, 0xFF	; 255
    13f4:	dc 01       	movw	r26, r24
    13f6:	89 83       	std	Y+1, r24	; 0x01
    13f8:	9a 83       	std	Y+2, r25	; 0x02
    13fa:	ab 83       	std	Y+3, r26	; 0x03
    13fc:	bc 83       	std	Y+4, r27	; 0x04
    13fe:	9b 81       	ldd	r25, Y+3	; 0x03
    1400:	92 95       	swap	r25
    1402:	96 95       	lsr	r25
    1404:	97 70       	andi	r25, 0x07	; 7
    1406:	8c 81       	ldd	r24, Y+4	; 0x04
    1408:	88 0f       	add	r24, r24
    140a:	88 0f       	add	r24, r24
    140c:	88 0f       	add	r24, r24
    140e:	89 0f       	add	r24, r25
    1410:	80 93 f7 00 	sts	0x00F7, r24
    1414:	9a 81       	ldd	r25, Y+2	; 0x02
    1416:	92 95       	swap	r25
    1418:	96 95       	lsr	r25
    141a:	97 70       	andi	r25, 0x07	; 7
    141c:	8b 81       	ldd	r24, Y+3	; 0x03
    141e:	88 0f       	add	r24, r24
    1420:	88 0f       	add	r24, r24
    1422:	88 0f       	add	r24, r24
    1424:	89 0f       	add	r24, r25
    1426:	80 93 f6 00 	sts	0x00F6, r24
    142a:	99 81       	ldd	r25, Y+1	; 0x01
    142c:	92 95       	swap	r25
    142e:	96 95       	lsr	r25
    1430:	97 70       	andi	r25, 0x07	; 7
    1432:	8a 81       	ldd	r24, Y+2	; 0x02
    1434:	88 0f       	add	r24, r24
    1436:	88 0f       	add	r24, r24
    1438:	88 0f       	add	r24, r24
    143a:	89 0f       	add	r24, r25
    143c:	80 93 f5 00 	sts	0x00F5, r24
    1440:	89 81       	ldd	r24, Y+1	; 0x01
    1442:	88 0f       	add	r24, r24
    1444:	88 0f       	add	r24, r24
    1446:	88 0f       	add	r24, r24
    1448:	44 ef       	ldi	r20, 0xF4	; 244
    144a:	50 e0       	ldi	r21, 0x00	; 0
    144c:	fa 01       	movw	r30, r20
    144e:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1450:	ef ee       	ldi	r30, 0xEF	; 239
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	90 81       	ld	r25, Z
    1456:	d8 01       	movw	r26, r16
    1458:	16 96       	adiw	r26, 0x06	; 6
    145a:	8c 91       	ld	r24, X
    145c:	16 97       	sbiw	r26, 0x06	; 6
    145e:	89 2b       	or	r24, r25
    1460:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1462:	81 e0       	ldi	r24, 0x01	; 1
    1464:	1e 96       	adiw	r26, 0x0e	; 14
    1466:	8c 93       	st	X, r24
    1468:	da 01       	movw	r26, r20
    146a:	8c 91       	ld	r24, X
    146c:	84 60       	ori	r24, 0x04	; 4
    146e:	8c 93       	st	X, r24
    1470:	80 ef       	ldi	r24, 0xF0	; 240
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	dc 01       	movw	r26, r24
    1476:	2c 91       	ld	r18, X
    1478:	24 60       	ori	r18, 0x04	; 4
    147a:	2c 93       	st	X, r18
          Can_set_rplv();
    147c:	80 81       	ld	r24, Z
    147e:	80 62       	ori	r24, 0x20	; 32
    1480:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1482:	da 01       	movw	r26, r20
    1484:	8c 91       	ld	r24, X
    1486:	8e 7f       	andi	r24, 0xFE	; 254
    1488:	8c 93       	st	X, r24
          Can_config_rx();       
    148a:	80 81       	ld	r24, Z
    148c:	8f 73       	andi	r24, 0x3F	; 63
    148e:	80 83       	st	Z, r24
    1490:	80 81       	ld	r24, Z
    1492:	80 68       	ori	r24, 0x80	; 128
    1494:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1496:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1498:	bb c0       	rjmp	.+374    	; 0x1610 <__stack+0x511>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    149a:	f8 01       	movw	r30, r16
    149c:	87 85       	ldd	r24, Z+15	; 0x0f
    149e:	88 23       	and	r24, r24
    14a0:	69 f1       	breq	.+90     	; 0x14fc <__stack+0x3fd>
    14a2:	94 81       	ldd	r25, Z+4	; 0x04
    14a4:	92 95       	swap	r25
    14a6:	96 95       	lsr	r25
    14a8:	97 70       	andi	r25, 0x07	; 7
    14aa:	85 81       	ldd	r24, Z+5	; 0x05
    14ac:	88 0f       	add	r24, r24
    14ae:	88 0f       	add	r24, r24
    14b0:	88 0f       	add	r24, r24
    14b2:	89 0f       	add	r24, r25
    14b4:	80 93 f3 00 	sts	0x00F3, r24
    14b8:	93 81       	ldd	r25, Z+3	; 0x03
    14ba:	92 95       	swap	r25
    14bc:	96 95       	lsr	r25
    14be:	97 70       	andi	r25, 0x07	; 7
    14c0:	84 81       	ldd	r24, Z+4	; 0x04
    14c2:	88 0f       	add	r24, r24
    14c4:	88 0f       	add	r24, r24
    14c6:	88 0f       	add	r24, r24
    14c8:	89 0f       	add	r24, r25
    14ca:	80 93 f2 00 	sts	0x00F2, r24
    14ce:	92 81       	ldd	r25, Z+2	; 0x02
    14d0:	92 95       	swap	r25
    14d2:	96 95       	lsr	r25
    14d4:	97 70       	andi	r25, 0x07	; 7
    14d6:	83 81       	ldd	r24, Z+3	; 0x03
    14d8:	88 0f       	add	r24, r24
    14da:	88 0f       	add	r24, r24
    14dc:	88 0f       	add	r24, r24
    14de:	89 0f       	add	r24, r25
    14e0:	80 93 f1 00 	sts	0x00F1, r24
    14e4:	82 81       	ldd	r24, Z+2	; 0x02
    14e6:	88 0f       	add	r24, r24
    14e8:	88 0f       	add	r24, r24
    14ea:	88 0f       	add	r24, r24
    14ec:	80 93 f0 00 	sts	0x00F0, r24
    14f0:	ef ee       	ldi	r30, 0xEF	; 239
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	80 61       	ori	r24, 0x10	; 16
    14f8:	80 83       	st	Z, r24
    14fa:	16 c0       	rjmp	.+44     	; 0x1528 <__stack+0x429>
          else              { Can_set_std_id(cmd->id.std);}
    14fc:	92 81       	ldd	r25, Z+2	; 0x02
    14fe:	96 95       	lsr	r25
    1500:	96 95       	lsr	r25
    1502:	96 95       	lsr	r25
    1504:	83 81       	ldd	r24, Z+3	; 0x03
    1506:	82 95       	swap	r24
    1508:	88 0f       	add	r24, r24
    150a:	80 7e       	andi	r24, 0xE0	; 224
    150c:	89 0f       	add	r24, r25
    150e:	80 93 f3 00 	sts	0x00F3, r24
    1512:	82 81       	ldd	r24, Z+2	; 0x02
    1514:	82 95       	swap	r24
    1516:	88 0f       	add	r24, r24
    1518:	80 7e       	andi	r24, 0xE0	; 224
    151a:	80 93 f2 00 	sts	0x00F2, r24
    151e:	ef ee       	ldi	r30, 0xEF	; 239
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	80 81       	ld	r24, Z
    1524:	8f 7e       	andi	r24, 0xEF	; 239
    1526:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1528:	f8 01       	movw	r30, r16
    152a:	86 81       	ldd	r24, Z+6	; 0x06
    152c:	88 23       	and	r24, r24
    152e:	79 f0       	breq	.+30     	; 0x154e <__stack+0x44f>
    1530:	80 e0       	ldi	r24, 0x00	; 0
    1532:	2a ef       	ldi	r18, 0xFA	; 250
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	f8 01       	movw	r30, r16
    1538:	a7 81       	ldd	r26, Z+7	; 0x07
    153a:	b0 85       	ldd	r27, Z+8	; 0x08
    153c:	a8 0f       	add	r26, r24
    153e:	b1 1d       	adc	r27, r1
    1540:	9c 91       	ld	r25, X
    1542:	d9 01       	movw	r26, r18
    1544:	9c 93       	st	X, r25
    1546:	8f 5f       	subi	r24, 0xFF	; 255
    1548:	96 81       	ldd	r25, Z+6	; 0x06
    154a:	89 17       	cp	r24, r25
    154c:	a0 f3       	brcs	.-24     	; 0x1536 <__stack+0x437>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    154e:	c8 01       	movw	r24, r16
    1550:	0e 94 fe 04 	call	0x9fc	; 0x9fc <get_idmask>
    1554:	dc 01       	movw	r26, r24
    1556:	cb 01       	movw	r24, r22
    1558:	89 83       	std	Y+1, r24	; 0x01
    155a:	9a 83       	std	Y+2, r25	; 0x02
    155c:	ab 83       	std	Y+3, r26	; 0x03
    155e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1560:	9b 81       	ldd	r25, Y+3	; 0x03
    1562:	92 95       	swap	r25
    1564:	96 95       	lsr	r25
    1566:	97 70       	andi	r25, 0x07	; 7
    1568:	8c 81       	ldd	r24, Y+4	; 0x04
    156a:	88 0f       	add	r24, r24
    156c:	88 0f       	add	r24, r24
    156e:	88 0f       	add	r24, r24
    1570:	89 0f       	add	r24, r25
    1572:	80 93 f7 00 	sts	0x00F7, r24
    1576:	9a 81       	ldd	r25, Y+2	; 0x02
    1578:	92 95       	swap	r25
    157a:	96 95       	lsr	r25
    157c:	97 70       	andi	r25, 0x07	; 7
    157e:	8b 81       	ldd	r24, Y+3	; 0x03
    1580:	88 0f       	add	r24, r24
    1582:	88 0f       	add	r24, r24
    1584:	88 0f       	add	r24, r24
    1586:	89 0f       	add	r24, r25
    1588:	80 93 f6 00 	sts	0x00F6, r24
    158c:	99 81       	ldd	r25, Y+1	; 0x01
    158e:	92 95       	swap	r25
    1590:	96 95       	lsr	r25
    1592:	97 70       	andi	r25, 0x07	; 7
    1594:	8a 81       	ldd	r24, Y+2	; 0x02
    1596:	88 0f       	add	r24, r24
    1598:	88 0f       	add	r24, r24
    159a:	88 0f       	add	r24, r24
    159c:	89 0f       	add	r24, r25
    159e:	80 93 f5 00 	sts	0x00F5, r24
    15a2:	89 81       	ldd	r24, Y+1	; 0x01
    15a4:	88 0f       	add	r24, r24
    15a6:	88 0f       	add	r24, r24
    15a8:	88 0f       	add	r24, r24
    15aa:	44 ef       	ldi	r20, 0xF4	; 244
    15ac:	50 e0       	ldi	r21, 0x00	; 0
    15ae:	fa 01       	movw	r30, r20
    15b0:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15b2:	ef ee       	ldi	r30, 0xEF	; 239
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	90 81       	ld	r25, Z
    15b8:	d8 01       	movw	r26, r16
    15ba:	16 96       	adiw	r26, 0x06	; 6
    15bc:	8c 91       	ld	r24, X
    15be:	16 97       	sbiw	r26, 0x06	; 6
    15c0:	89 2b       	or	r24, r25
    15c2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15c4:	81 e0       	ldi	r24, 0x01	; 1
    15c6:	1e 96       	adiw	r26, 0x0e	; 14
    15c8:	8c 93       	st	X, r24
    15ca:	da 01       	movw	r26, r20
    15cc:	8c 91       	ld	r24, X
    15ce:	84 60       	ori	r24, 0x04	; 4
    15d0:	8c 93       	st	X, r24
    15d2:	80 ef       	ldi	r24, 0xF0	; 240
    15d4:	90 e0       	ldi	r25, 0x00	; 0
    15d6:	dc 01       	movw	r26, r24
    15d8:	2c 91       	ld	r18, X
    15da:	24 60       	ori	r18, 0x04	; 4
    15dc:	2c 93       	st	X, r18
          Can_set_rplv();
    15de:	80 81       	ld	r24, Z
    15e0:	80 62       	ori	r24, 0x20	; 32
    15e2:	80 83       	st	Z, r24
          Can_set_idemsk();
    15e4:	da 01       	movw	r26, r20
    15e6:	8c 91       	ld	r24, X
    15e8:	81 60       	ori	r24, 0x01	; 1
    15ea:	8c 93       	st	X, r24
          Can_config_rx();       
    15ec:	80 81       	ld	r24, Z
    15ee:	8f 73       	andi	r24, 0x3F	; 63
    15f0:	80 83       	st	Z, r24
    15f2:	80 81       	ld	r24, Z
    15f4:	80 68       	ori	r24, 0x80	; 128
    15f6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15f8:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    15fa:	0a c0       	rjmp	.+20     	; 0x1610 <__stack+0x511>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    15fc:	f8 01       	movw	r30, r16
    15fe:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1600:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1602:	06 c0       	rjmp	.+12     	; 0x1610 <__stack+0x511>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1604:	8f e1       	ldi	r24, 0x1F	; 31
    1606:	d8 01       	movw	r26, r16
    1608:	19 96       	adiw	r26, 0x09	; 9
    160a:	8c 93       	st	X, r24
    160c:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    160e:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1610:	0f 90       	pop	r0
    1612:	0f 90       	pop	r0
    1614:	0f 90       	pop	r0
    1616:	0f 90       	pop	r0
    1618:	df 91       	pop	r29
    161a:	cf 91       	pop	r28
    161c:	1f 91       	pop	r17
    161e:	0f 91       	pop	r16
    1620:	08 95       	ret

00001622 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1622:	ef 92       	push	r14
    1624:	ff 92       	push	r15
    1626:	1f 93       	push	r17
    1628:	cf 93       	push	r28
    162a:	df 93       	push	r29
    162c:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    162e:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1630:	88 23       	and	r24, r24
    1632:	09 f4       	brne	.+2      	; 0x1636 <can_get_status+0x14>
    1634:	96 c0       	rjmp	.+300    	; 0x1762 <can_get_status+0x140>
    1636:	8f 31       	cpi	r24, 0x1F	; 31
    1638:	09 f4       	brne	.+2      	; 0x163c <can_get_status+0x1a>
    163a:	95 c0       	rjmp	.+298    	; 0x1766 <can_get_status+0x144>
    163c:	8f 3f       	cpi	r24, 0xFF	; 255
    163e:	09 f4       	brne	.+2      	; 0x1642 <can_get_status+0x20>
    1640:	94 c0       	rjmp	.+296    	; 0x176a <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1642:	88 81       	ld	r24, Y
    1644:	82 95       	swap	r24
    1646:	80 7f       	andi	r24, 0xF0	; 240
    1648:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    164c:	0e 94 a5 02 	call	0x54a	; 0x54a <can_get_mob_status>
    1650:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1652:	80 32       	cpi	r24, 0x20	; 32
    1654:	61 f0       	breq	.+24     	; 0x166e <can_get_status+0x4c>
    1656:	81 32       	cpi	r24, 0x21	; 33
    1658:	20 f4       	brcc	.+8      	; 0x1662 <can_get_status+0x40>
    165a:	88 23       	and	r24, r24
    165c:	09 f4       	brne	.+2      	; 0x1660 <can_get_status+0x3e>
    165e:	87 c0       	rjmp	.+270    	; 0x176e <can_get_status+0x14c>
    1660:	76 c0       	rjmp	.+236    	; 0x174e <can_get_status+0x12c>
    1662:	80 34       	cpi	r24, 0x40	; 64
    1664:	09 f4       	brne	.+2      	; 0x1668 <can_get_status+0x46>
    1666:	68 c0       	rjmp	.+208    	; 0x1738 <can_get_status+0x116>
    1668:	80 3a       	cpi	r24, 0xA0	; 160
    166a:	09 f0       	breq	.+2      	; 0x166e <can_get_status+0x4c>
    166c:	70 c0       	rjmp	.+224    	; 0x174e <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    166e:	0f 2e       	mov	r0, r31
    1670:	ff ee       	ldi	r31, 0xEF	; 239
    1672:	ef 2e       	mov	r14, r31
    1674:	ff 24       	eor	r15, r15
    1676:	f0 2d       	mov	r31, r0
    1678:	f7 01       	movw	r30, r14
    167a:	80 81       	ld	r24, Z
    167c:	8f 70       	andi	r24, 0x0F	; 15
    167e:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1680:	8f 81       	ldd	r24, Y+7	; 0x07
    1682:	98 85       	ldd	r25, Y+8	; 0x08
    1684:	0e 94 b8 02 	call	0x570	; 0x570 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1688:	80 91 f0 00 	lds	r24, 0x00F0
    168c:	90 e0       	ldi	r25, 0x00	; 0
    168e:	84 70       	andi	r24, 0x04	; 4
    1690:	90 70       	andi	r25, 0x00	; 0
    1692:	95 95       	asr	r25
    1694:	87 95       	ror	r24
    1696:	95 95       	asr	r25
    1698:	87 95       	ror	r24
    169a:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    169c:	f7 01       	movw	r30, r14
    169e:	80 81       	ld	r24, Z
    16a0:	84 ff       	sbrs	r24, 4
    16a2:	2d c0       	rjmp	.+90     	; 0x16fe <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    16a4:	81 e0       	ldi	r24, 0x01	; 1
    16a6:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    16a8:	e3 ef       	ldi	r30, 0xF3	; 243
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	86 95       	lsr	r24
    16b0:	86 95       	lsr	r24
    16b2:	86 95       	lsr	r24
    16b4:	8d 83       	std	Y+5, r24	; 0x05
    16b6:	a2 ef       	ldi	r26, 0xF2	; 242
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	8c 91       	ld	r24, X
    16bc:	90 81       	ld	r25, Z
    16be:	92 95       	swap	r25
    16c0:	99 0f       	add	r25, r25
    16c2:	90 7e       	andi	r25, 0xE0	; 224
    16c4:	86 95       	lsr	r24
    16c6:	86 95       	lsr	r24
    16c8:	86 95       	lsr	r24
    16ca:	89 0f       	add	r24, r25
    16cc:	8c 83       	std	Y+4, r24	; 0x04
    16ce:	e1 ef       	ldi	r30, 0xF1	; 241
    16d0:	f0 e0       	ldi	r31, 0x00	; 0
    16d2:	80 81       	ld	r24, Z
    16d4:	9c 91       	ld	r25, X
    16d6:	92 95       	swap	r25
    16d8:	99 0f       	add	r25, r25
    16da:	90 7e       	andi	r25, 0xE0	; 224
    16dc:	86 95       	lsr	r24
    16de:	86 95       	lsr	r24
    16e0:	86 95       	lsr	r24
    16e2:	89 0f       	add	r24, r25
    16e4:	8b 83       	std	Y+3, r24	; 0x03
    16e6:	80 91 f0 00 	lds	r24, 0x00F0
    16ea:	90 81       	ld	r25, Z
    16ec:	92 95       	swap	r25
    16ee:	99 0f       	add	r25, r25
    16f0:	90 7e       	andi	r25, 0xE0	; 224
    16f2:	86 95       	lsr	r24
    16f4:	86 95       	lsr	r24
    16f6:	86 95       	lsr	r24
    16f8:	89 0f       	add	r24, r25
    16fa:	8a 83       	std	Y+2, r24	; 0x02
    16fc:	13 c0       	rjmp	.+38     	; 0x1724 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    16fe:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1700:	e3 ef       	ldi	r30, 0xF3	; 243
    1702:	f0 e0       	ldi	r31, 0x00	; 0
    1704:	80 81       	ld	r24, Z
    1706:	82 95       	swap	r24
    1708:	86 95       	lsr	r24
    170a:	87 70       	andi	r24, 0x07	; 7
    170c:	8b 83       	std	Y+3, r24	; 0x03
    170e:	80 91 f2 00 	lds	r24, 0x00F2
    1712:	90 81       	ld	r25, Z
    1714:	99 0f       	add	r25, r25
    1716:	99 0f       	add	r25, r25
    1718:	99 0f       	add	r25, r25
    171a:	82 95       	swap	r24
    171c:	86 95       	lsr	r24
    171e:	87 70       	andi	r24, 0x07	; 7
    1720:	89 0f       	add	r24, r25
    1722:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1724:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1726:	ef ee       	ldi	r30, 0xEF	; 239
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	8f 73       	andi	r24, 0x3F	; 63
    172e:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1730:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1734:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1736:	1c c0       	rjmp	.+56     	; 0x1770 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1738:	80 e4       	ldi	r24, 0x40	; 64
    173a:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    173c:	ef ee       	ldi	r30, 0xEF	; 239
    173e:	f0 e0       	ldi	r31, 0x00	; 0
    1740:	80 81       	ld	r24, Z
    1742:	8f 73       	andi	r24, 0x3F	; 63
    1744:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1746:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    174a:	80 e0       	ldi	r24, 0x00	; 0
            break;
    174c:	11 c0       	rjmp	.+34     	; 0x1770 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    174e:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1750:	ef ee       	ldi	r30, 0xEF	; 239
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	8f 73       	andi	r24, 0x3F	; 63
    1758:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    175a:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    175e:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1760:	07 c0       	rjmp	.+14     	; 0x1770 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1762:	82 e0       	ldi	r24, 0x02	; 2
    1764:	05 c0       	rjmp	.+10     	; 0x1770 <can_get_status+0x14e>
    1766:	82 e0       	ldi	r24, 0x02	; 2
    1768:	03 c0       	rjmp	.+6      	; 0x1770 <can_get_status+0x14e>
    176a:	82 e0       	ldi	r24, 0x02	; 2
    176c:	01 c0       	rjmp	.+2      	; 0x1770 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    176e:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1770:	df 91       	pop	r29
    1772:	cf 91       	pop	r28
    1774:	1f 91       	pop	r17
    1776:	ff 90       	pop	r15
    1778:	ef 90       	pop	r14
    177a:	08 95       	ret

0000177c <display_write_data>:


display_string_t test={'0','1','2','3','4','5','6','7','8','9',
					 'A','B','C','D','E','F','G','H','I','J'};

void display_write_data(uint8_t data){
    177c:	68 2f       	mov	r22, r24
	spi_write_buffer(START_BITS_WRITE_DATA,data);	
    177e:	8a ef       	ldi	r24, 0xFA	; 250
    1780:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <spi_write_buffer>
}
    1784:	08 95       	ret

00001786 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1786:	68 2f       	mov	r22, r24
	spi_write_buffer(START_BITS_WRITE_INSTRUCTION,inst);
    1788:	88 ef       	ldi	r24, 0xF8	; 248
    178a:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <spi_write_buffer>
}
    178e:	08 95       	ret

00001790 <display_write_display_line>:

void display_write_display_line(display_line_t s){
    1790:	0f 93       	push	r16
    1792:	1f 93       	push	r17
    1794:	cf 93       	push	r28
    1796:	df 93       	push	r29
    1798:	d8 2f       	mov	r29, r24
    179a:	c9 2f       	mov	r28, r25
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    179c:	82 e0       	ldi	r24, 0x02	; 2
    179e:	0e 94 c3 0b 	call	0x1786	; 0x1786 <display_write_instruction>
    17a2:	0d 2f       	mov	r16, r29
    17a4:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    17a6:	c0 e0       	ldi	r28, 0x00	; 0
    17a8:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s[i]);
    17aa:	f8 01       	movw	r30, r16
    17ac:	81 91       	ld	r24, Z+
    17ae:	8f 01       	movw	r16, r30
    17b0:	0e 94 be 0b 	call	0x177c	; 0x177c <display_write_data>
}

void display_write_display_line(display_line_t s){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    17b4:	21 96       	adiw	r28, 0x01	; 1
    17b6:	c4 31       	cpi	r28, 0x14	; 20
    17b8:	d1 05       	cpc	r29, r1
    17ba:	b9 f7       	brne	.-18     	; 0x17aa <display_write_display_line+0x1a>
		display_write_data(s[i]);
	}	
}
    17bc:	df 91       	pop	r29
    17be:	cf 91       	pop	r28
    17c0:	1f 91       	pop	r17
    17c2:	0f 91       	pop	r16
    17c4:	08 95       	ret

000017c6 <display_init>:
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_2|SPI_CLKIO_BY_32);
    17c6:	8a e1       	ldi	r24, 0x1A	; 26
    17c8:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <spi_init>
	

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    17cc:	10 92 bb 02 	sts	0x02BB, r1
	
}
    17d0:	08 95       	ret

000017d2 <display_update>:

void display_update(void){
	switch(selected_menu){
    17d2:	80 91 bb 02 	lds	r24, 0x02BB
    17d6:	88 23       	and	r24, r24
    17d8:	19 f0       	breq	.+6      	; 0x17e0 <display_update+0xe>
    17da:	81 30       	cpi	r24, 0x01	; 1
    17dc:	51 f4       	brne	.+20     	; 0x17f2 <display_update+0x20>
    17de:	05 c0       	rjmp	.+10     	; 0x17ea <display_update+0x18>
		case DISPLAY_MENU_HOME:
				display_write_display_line(display_line_home);
    17e0:	8c ed       	ldi	r24, 0xDC	; 220
    17e2:	91 e0       	ldi	r25, 0x01	; 1
    17e4:	0e 94 c8 0b 	call	0x1790	; 0x1790 <display_write_display_line>
			break;
    17e8:	08 95       	ret
		case DISPLAY_MENU_ERROR:
				display_write_display_line(display_line_error);
    17ea:	88 ec       	ldi	r24, 0xC8	; 200
    17ec:	91 e0       	ldi	r25, 0x01	; 1
    17ee:	0e 94 c8 0b 	call	0x1790	; 0x1790 <display_write_display_line>
    17f2:	08 95       	ret

000017f4 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    17f4:	e8 2f       	mov	r30, r24
    17f6:	f9 2f       	mov	r31, r25
    17f8:	a1 e9       	ldi	r26, 0x91	; 145
    17fa:	b2 e0       	ldi	r27, 0x02	; 2
    17fc:	84 e1       	ldi	r24, 0x14	; 20
    17fe:	0d 90       	ld	r0, X+
    1800:	01 92       	st	Z+, r0
    1802:	81 50       	subi	r24, 0x01	; 1
    1804:	e1 f7       	brne	.-8      	; 0x17fe <display_set_display_string+0xa>
}/* end display_set_display_string*/
    1806:	08 95       	ret

00001808 <display_make_display_line_percent>:

void display_make_display_line_percent(display_line_t dpl,char a, char b){
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',a,b,'%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	dpl=display_line_percent;
}/* end display_make_display_line_percent */
    1808:	08 95       	ret

0000180a <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(display_line_t dpl,char a, char b,char c,char d, char e,char f){
	display_line_t display_line_percent={' ',' ',a,b,'V',' ',c,d,'V',' ',' ',' ',' ',' ',' ',' ',e,f,'V',' '};
	dpl=display_line_percent;
}/*display_make_display_line_min_av_max_volt */
    180a:	08 95       	ret

0000180c <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(display_line_t dpl,uint8_t percent){
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<percent;i++){
    180c:	70 e0       	ldi	r23, 0x00	; 0
    180e:	16 16       	cp	r1, r22
    1810:	17 06       	cpc	r1, r23
    1812:	1c f0       	brlt	.+6      	; 0x181a <display_make_display_line_percent_bar+0xe>
    1814:	60 e0       	ldi	r22, 0x00	; 0
    1816:	70 e0       	ldi	r23, 0x00	; 0
    1818:	09 c0       	rjmp	.+18     	; 0x182c <display_make_display_line_percent_bar+0x20>
    181a:	80 e0       	ldi	r24, 0x00	; 0
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	01 96       	adiw	r24, 0x01	; 1
    1820:	86 17       	cp	r24, r22
    1822:	97 07       	cpc	r25, r23
    1824:	e4 f3       	brlt	.-8      	; 0x181e <display_make_display_line_percent_bar+0x12>
		display_line_percent[i+4]=(char)0b10000110;
	}
	
	for(i;i<10;i++){
    1826:	6a 30       	cpi	r22, 0x0A	; 10
    1828:	71 05       	cpc	r23, r1
    182a:	2c f4       	brge	.+10     	; 0x1836 <display_make_display_line_percent_bar+0x2a>
    182c:	6f 5f       	subi	r22, 0xFF	; 255
    182e:	7f 4f       	sbci	r23, 0xFF	; 255
    1830:	6a 30       	cpi	r22, 0x0A	; 10
    1832:	71 05       	cpc	r23, r1
    1834:	dc f3       	brlt	.-10     	; 0x182c <display_make_display_line_percent_bar+0x20>
    1836:	08 95       	ret

00001838 <display_make_display_line_min_av_max_temp>:
}/* end display_make_display_line_percent_bar */	

void display_make_display_line_min_av_max_temp(display_line_t dpl,char a, char b,char c,char d, char e,char f){
	display_line_t display_line_percent={' ',' ',a,b,'C',' ',c,d,'C',' ',' ',' ',' ',' ',' ',' ',e,f,'C',' '};
	dpl=display_line_percent;
}/* end display_make_display_line_min_av_max_temp*/
    1838:	08 95       	ret

0000183a <display_make_display_line_min_max_temp>:

void display_make_display_line_min_max_temp(display_line_t dpl, char a, char b,char c,char d, char e,char f){
	display_line_t display_line_percent={' ',' ',a,b,c,'C',' ',' ',' ',' ',' ',' ',' ',' ',' ',d,e,f,'C',' '};
	dpl=display_line_percent;
    183a:	08 95       	ret

0000183c <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    183c:	90 93 f1 01 	sts	0x01F1, r25
    1840:	80 93 f0 01 	sts	0x01F0, r24
	CheckWDT();
    1844:	0e 94 80 10 	call	0x2100	; 0x2100 <CheckWDT>
}
    1848:	08 95       	ret

0000184a <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    184a:	e0 91 f0 01 	lds	r30, 0x01F0
    184e:	f0 91 f1 01 	lds	r31, 0x01F1
    1852:	90 81       	ld	r25, Z
    1854:	89 2b       	or	r24, r25
    1856:	80 83       	st	Z, r24
}
    1858:	08 95       	ret

0000185a <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    185a:	e0 91 f0 01 	lds	r30, 0x01F0
    185e:	f0 91 f1 01 	lds	r31, 0x01F1
    1862:	10 82       	st	Z, r1
    1864:	08 95       	ret

00001866 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    1866:	10 92 cc 02 	sts	0x02CC, r1
	event_queue_tail=0;
    186a:	10 92 cd 02 	sts	0x02CD, r1
}
    186e:	08 95       	ret

00001870 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    1870:	cf 93       	push	r28
    1872:	df 93       	push	r29
    1874:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    1876:	c0 91 cc 02 	lds	r28, 0x02CC
    187a:	d0 e0       	ldi	r29, 0x00	; 0
    187c:	ce 01       	movw	r24, r28
    187e:	01 96       	adiw	r24, 0x01	; 1
    1880:	60 e1       	ldi	r22, 0x10	; 16
    1882:	70 e0       	ldi	r23, 0x00	; 0
    1884:	0e 94 8a 10 	call	0x2114	; 0x2114 <__divmodhi4>
    1888:	40 91 cd 02 	lds	r20, 0x02CD
    188c:	50 e0       	ldi	r21, 0x00	; 0
    188e:	84 17       	cp	r24, r20
    1890:	95 07       	cpc	r25, r21
    1892:	31 f0       	breq	.+12     	; 0x18a0 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    1894:	c4 54       	subi	r28, 0x44	; 68
    1896:	dd 4f       	sbci	r29, 0xFD	; 253
    1898:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    189a:	80 93 cc 02 	sts	0x02CC, r24
    189e:	03 c0       	rjmp	.+6      	; 0x18a6 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    18a0:	88 e0       	ldi	r24, 0x08	; 8
    18a2:	0e 94 25 0c 	call	0x184a	; 0x184a <AddError>
	}
}
    18a6:	df 91       	pop	r29
    18a8:	cf 91       	pop	r28
    18aa:	08 95       	ret

000018ac <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    18ac:	80 91 cd 02 	lds	r24, 0x02CD
    18b0:	90 91 cc 02 	lds	r25, 0x02CC
    18b4:	98 17       	cp	r25, r24
    18b6:	31 f0       	breq	.+12     	; 0x18c4 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    18b8:	ec eb       	ldi	r30, 0xBC	; 188
    18ba:	f2 e0       	ldi	r31, 0x02	; 2
    18bc:	e8 0f       	add	r30, r24
    18be:	f1 1d       	adc	r31, r1
    18c0:	80 81       	ld	r24, Z
    18c2:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    18c4:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    18c6:	08 95       	ret

000018c8 <Dashboard>:


void Dashboard(void){
    18c8:	cf 93       	push	r28
    18ca:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    18cc:	80 91 cd 02 	lds	r24, 0x02CD
    18d0:	ec eb       	ldi	r30, 0xBC	; 188
    18d2:	f2 e0       	ldi	r31, 0x02	; 2
    18d4:	e8 0f       	add	r30, r24
    18d6:	f1 1d       	adc	r31, r1
    18d8:	80 81       	ld	r24, Z
    18da:	84 30       	cpi	r24, 0x04	; 4
    18dc:	41 f1       	breq	.+80     	; 0x192e <Dashboard+0x66>
    18de:	85 30       	cpi	r24, 0x05	; 5
    18e0:	30 f4       	brcc	.+12     	; 0x18ee <Dashboard+0x26>
    18e2:	88 23       	and	r24, r24
    18e4:	59 f0       	breq	.+22     	; 0x18fc <Dashboard+0x34>
    18e6:	81 30       	cpi	r24, 0x01	; 1
    18e8:	09 f0       	breq	.+2      	; 0x18ec <Dashboard+0x24>
    18ea:	44 c0       	rjmp	.+136    	; 0x1974 <Dashboard+0xac>
    18ec:	36 c0       	rjmp	.+108    	; 0x195a <Dashboard+0x92>
    18ee:	88 30       	cpi	r24, 0x08	; 8
    18f0:	d1 f1       	breq	.+116    	; 0x1966 <Dashboard+0x9e>
    18f2:	89 30       	cpi	r24, 0x09	; 9
    18f4:	d9 f1       	breq	.+118    	; 0x196c <Dashboard+0xa4>
    18f6:	87 30       	cpi	r24, 0x07	; 7
    18f8:	e9 f5       	brne	.+122    	; 0x1974 <Dashboard+0xac>
    18fa:	32 c0       	rjmp	.+100    	; 0x1960 <Dashboard+0x98>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    18fc:	82 ef       	ldi	r24, 0xF2	; 242
    18fe:	91 e0       	ldi	r25, 0x01	; 1
    1900:	62 e0       	ldi	r22, 0x02	; 2
    1902:	72 e0       	ldi	r23, 0x02	; 2
    1904:	42 e0       	ldi	r20, 0x02	; 2
    1906:	55 e0       	ldi	r21, 0x05	; 5
    1908:	28 e0       	ldi	r18, 0x08	; 8
    190a:	0e 94 86 01 	call	0x30c	; 0x30c <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    190e:	ca e0       	ldi	r28, 0x0A	; 10
    1910:	d2 e0       	ldi	r29, 0x02	; 2
    1912:	ce 01       	movw	r24, r28
    1914:	6a e1       	ldi	r22, 0x1A	; 26
    1916:	72 e0       	ldi	r23, 0x02	; 2
    1918:	41 e0       	ldi	r20, 0x01	; 1
    191a:	55 e0       	ldi	r21, 0x05	; 5
    191c:	21 e0       	ldi	r18, 0x01	; 1
    191e:	0e 94 86 01 	call	0x30c	; 0x30c <CANGetStruct>
			
			sei(); /* enable interrupts*/
    1922:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    1924:	ce 01       	movw	r24, r28
    1926:	0e 94 97 01 	call	0x32e	; 0x32e <CANStartRx>
			
			DDRD|=1<<3;
    192a:	53 9a       	sbi	0x0a, 3	; 10
			
			
		return;
    192c:	23 c0       	rjmp	.+70     	; 0x1974 <Dashboard+0xac>
		break;
		case EVENT_10HZ:
			

			if(((PORTD>>3)&1)==1){
    192e:	8b b1       	in	r24, 0x0b	; 11
    1930:	86 95       	lsr	r24
    1932:	86 95       	lsr	r24
    1934:	86 95       	lsr	r24
    1936:	80 ff       	sbrs	r24, 0
    1938:	02 c0       	rjmp	.+4      	; 0x193e <Dashboard+0x76>
					PORTD&=~(1<<3);
    193a:	5b 98       	cbi	0x0b, 3	; 11
    193c:	01 c0       	rjmp	.+2      	; 0x1940 <Dashboard+0x78>
			}else{
					PORTD|=(1<<3);
    193e:	5b 9a       	sbi	0x0b, 3	; 11
			}

		
			// ToDo Fill TX Frame

			CANAddSendData(&dashboard_10_tx);
    1940:	82 ef       	ldi	r24, 0xF2	; 242
    1942:	91 e0       	ldi	r25, 0x01	; 1
    1944:	0e 94 ea 01 	call	0x3d4	; 0x3d4 <CANAddSendData>
						
	
		//Led Update 
			led_state_set(led_state);
    1948:	80 91 2d 02 	lds	r24, 0x022D
    194c:	90 91 2e 02 	lds	r25, 0x022E
    1950:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <led_state_set>
							
			// display Update
			display_update();
    1954:	0e 94 e9 0b 	call	0x17d2	; 0x17d2 <display_update>
		return;
    1958:	0d c0       	rjmp	.+26     	; 0x1974 <Dashboard+0xac>
		break;
		case EVENT_5KHZ:
			/* Multiplex */
			button_multiplex_cycle();	
    195a:	0e 94 c7 00 	call	0x18e	; 0x18e <button_multiplex_cycle>
		break;
    195e:	0a c0       	rjmp	.+20     	; 0x1974 <Dashboard+0xac>
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    1960:	0e 94 3a 02 	call	0x474	; 0x474 <CANAbortCMD>
		return;
    1964:	07 c0       	rjmp	.+14     	; 0x1974 <Dashboard+0xac>
		break;
		case EVENT_CANTX:
			CANSendNext();
    1966:	0e 94 1b 02 	call	0x436	; 0x436 <CANSendNext>
		break;
    196a:	04 c0       	rjmp	.+8      	; 0x1974 <Dashboard+0xac>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    196c:	8a e0       	ldi	r24, 0x0A	; 10
    196e:	92 e0       	ldi	r25, 0x02	; 2
    1970:	0e 94 a5 01 	call	0x34a	; 0x34a <CANGetData>
		return;
		break;
		default:
		break;
	}
}
    1974:	df 91       	pop	r29
    1976:	cf 91       	pop	r28
    1978:	08 95       	ret

0000197a <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    197a:	90 91 cc 02 	lds	r25, 0x02CC
    197e:	80 91 cd 02 	lds	r24, 0x02CD
    1982:	98 17       	cp	r25, r24
    1984:	61 f0       	breq	.+24     	; 0x199e <EventHandleEvent+0x24>
		Dashboard();		
    1986:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    198a:	80 91 cd 02 	lds	r24, 0x02CD
    198e:	90 e0       	ldi	r25, 0x00	; 0
    1990:	01 96       	adiw	r24, 0x01	; 1
    1992:	60 e1       	ldi	r22, 0x10	; 16
    1994:	70 e0       	ldi	r23, 0x00	; 0
    1996:	0e 94 8a 10 	call	0x2114	; 0x2114 <__divmodhi4>
    199a:	80 93 cd 02 	sts	0x02CD, r24
    199e:	08 95       	ret

000019a0 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    19a0:	8c 30       	cpi	r24, 0x0C	; 12
    19a2:	70 f5       	brcc	.+92     	; 0x1a00 <led_set+0x60>
	
	switch(led_id){
    19a4:	84 30       	cpi	r24, 0x04	; 4
    19a6:	39 f1       	breq	.+78     	; 0x19f6 <led_set+0x56>
    19a8:	85 30       	cpi	r24, 0x05	; 5
    19aa:	48 f4       	brcc	.+18     	; 0x19be <led_set+0x1e>
    19ac:	81 30       	cpi	r24, 0x01	; 1
    19ae:	f9 f0       	breq	.+62     	; 0x19ee <led_set+0x4e>
    19b0:	81 30       	cpi	r24, 0x01	; 1
    19b2:	98 f0       	brcs	.+38     	; 0x19da <led_set+0x3a>
    19b4:	82 30       	cpi	r24, 0x02	; 2
    19b6:	e9 f0       	breq	.+58     	; 0x19f2 <led_set+0x52>
    19b8:	83 30       	cpi	r24, 0x03	; 3
    19ba:	11 f5       	brne	.+68     	; 0x1a00 <led_set+0x60>
    19bc:	1e c0       	rjmp	.+60     	; 0x19fa <led_set+0x5a>
    19be:	88 30       	cpi	r24, 0x08	; 8
    19c0:	91 f0       	breq	.+36     	; 0x19e6 <led_set+0x46>
    19c2:	89 30       	cpi	r24, 0x09	; 9
    19c4:	28 f4       	brcc	.+10     	; 0x19d0 <led_set+0x30>
    19c6:	85 30       	cpi	r24, 0x05	; 5
    19c8:	51 f0       	breq	.+20     	; 0x19de <led_set+0x3e>
    19ca:	87 30       	cpi	r24, 0x07	; 7
    19cc:	c9 f4       	brne	.+50     	; 0x1a00 <led_set+0x60>
    19ce:	09 c0       	rjmp	.+18     	; 0x19e2 <led_set+0x42>
    19d0:	89 30       	cpi	r24, 0x09	; 9
    19d2:	59 f0       	breq	.+22     	; 0x19ea <led_set+0x4a>
    19d4:	8a 30       	cpi	r24, 0x0A	; 10
    19d6:	a1 f4       	brne	.+40     	; 0x1a00 <led_set+0x60>
    19d8:	12 c0       	rjmp	.+36     	; 0x19fe <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    19da:	41 9a       	sbi	0x08, 1	; 8
			break;
    19dc:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    19de:	11 9a       	sbi	0x02, 1	; 2
			break;
    19e0:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    19e2:	13 9a       	sbi	0x02, 3	; 2
			break;
    19e4:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    19e6:	14 9a       	sbi	0x02, 4	; 2
				break;
    19e8:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    19ea:	12 9a       	sbi	0x02, 2	; 2
				break;
    19ec:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    19ee:	a4 9a       	sbi	0x14, 4	; 20
				break;
    19f0:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    19f2:	40 9a       	sbi	0x08, 0	; 8
				break;
    19f4:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    19f6:	a1 9a       	sbi	0x14, 1	; 20
				break;
    19f8:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    19fa:	a0 9a       	sbi	0x14, 0	; 20
				break;
    19fc:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    19fe:	5f 9a       	sbi	0x0b, 7	; 11
    1a00:	08 95       	ret

00001a02 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    1a02:	8c 30       	cpi	r24, 0x0C	; 12
    1a04:	e8 f5       	brcc	.+122    	; 0x1a80 <led_clear+0x7e>
	
	switch(led_id){
    1a06:	84 30       	cpi	r24, 0x04	; 4
    1a08:	99 f1       	breq	.+102    	; 0x1a70 <led_clear+0x6e>
    1a0a:	85 30       	cpi	r24, 0x05	; 5
    1a0c:	48 f4       	brcc	.+18     	; 0x1a20 <led_clear+0x1e>
    1a0e:	81 30       	cpi	r24, 0x01	; 1
    1a10:	49 f1       	breq	.+82     	; 0x1a64 <led_clear+0x62>
    1a12:	81 30       	cpi	r24, 0x01	; 1
    1a14:	98 f0       	brcs	.+38     	; 0x1a3c <led_clear+0x3a>
    1a16:	82 30       	cpi	r24, 0x02	; 2
    1a18:	49 f1       	breq	.+82     	; 0x1a6c <led_clear+0x6a>
    1a1a:	83 30       	cpi	r24, 0x03	; 3
    1a1c:	89 f5       	brne	.+98     	; 0x1a80 <led_clear+0x7e>
    1a1e:	2c c0       	rjmp	.+88     	; 0x1a78 <led_clear+0x76>
    1a20:	88 30       	cpi	r24, 0x08	; 8
    1a22:	c1 f0       	breq	.+48     	; 0x1a54 <led_clear+0x52>
    1a24:	89 30       	cpi	r24, 0x09	; 9
    1a26:	28 f4       	brcc	.+10     	; 0x1a32 <led_clear+0x30>
    1a28:	85 30       	cpi	r24, 0x05	; 5
    1a2a:	61 f0       	breq	.+24     	; 0x1a44 <led_clear+0x42>
    1a2c:	87 30       	cpi	r24, 0x07	; 7
    1a2e:	41 f5       	brne	.+80     	; 0x1a80 <led_clear+0x7e>
    1a30:	0d c0       	rjmp	.+26     	; 0x1a4c <led_clear+0x4a>
    1a32:	89 30       	cpi	r24, 0x09	; 9
    1a34:	99 f0       	breq	.+38     	; 0x1a5c <led_clear+0x5a>
    1a36:	8a 30       	cpi	r24, 0x0A	; 10
    1a38:	19 f5       	brne	.+70     	; 0x1a80 <led_clear+0x7e>
    1a3a:	20 c0       	rjmp	.+64     	; 0x1a7c <led_clear+0x7a>
		case LED_ID_AMS:
				PORTC&=~(0x01)<<LED_PIN_AMS;	/* turn off led */
    1a3c:	88 b1       	in	r24, 0x08	; 8
    1a3e:	8c 7f       	andi	r24, 0xFC	; 252
    1a40:	88 b9       	out	0x08, r24	; 8
				break;
    1a42:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(0x01)<<LED_PIN_TV;/* turn off led */
    1a44:	82 b1       	in	r24, 0x02	; 2
    1a46:	8c 7f       	andi	r24, 0xFC	; 252
    1a48:	82 b9       	out	0x02, r24	; 2
				break;
    1a4a:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(0x01)<<LED_PIN_RECUP;/* turn off led */
    1a4c:	82 b1       	in	r24, 0x02	; 2
    1a4e:	80 7f       	andi	r24, 0xF0	; 240
    1a50:	82 b9       	out	0x02, r24	; 2
				break;
    1a52:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(0x01)<<LED_PIN_KOBI;/* turn off led */
    1a54:	82 b1       	in	r24, 0x02	; 2
    1a56:	80 7e       	andi	r24, 0xE0	; 224
    1a58:	82 b9       	out	0x02, r24	; 2
				break;
    1a5a:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(0x01)<<LED_PIN_AD;/* turn off led */
    1a5c:	82 b1       	in	r24, 0x02	; 2
    1a5e:	88 7f       	andi	r24, 0xF8	; 248
    1a60:	82 b9       	out	0x02, r24	; 2
				break;
    1a62:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    1a64:	84 b3       	in	r24, 0x14	; 20
    1a66:	80 7e       	andi	r24, 0xE0	; 224
    1a68:	84 bb       	out	0x14, r24	; 20
				break;
    1a6a:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(0x01)<<LED_PIN_IMD;/* turn off led */
    1a6c:	40 98       	cbi	0x08, 0	; 8
				break;
    1a6e:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    1a70:	84 b3       	in	r24, 0x14	; 20
    1a72:	8c 7f       	andi	r24, 0xFC	; 252
    1a74:	84 bb       	out	0x14, r24	; 20
				break;
    1a76:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(0x01)<<LED_PIN_OK;/* turn off led */
    1a78:	a0 98       	cbi	0x14, 0	; 20
				break;
    1a7a:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(0x01)<<LED_PIN_START;/* turn off led */
    1a7c:	8b b1       	in	r24, 0x0b	; 11
    1a7e:	1b b8       	out	0x0b, r1	; 11
    1a80:	08 95       	ret

00001a82 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    1a82:	8c 30       	cpi	r24, 0x0C	; 12
    1a84:	08 f0       	brcs	.+2      	; 0x1a88 <led_is_set+0x6>
    1a86:	6a c0       	rjmp	.+212    	; 0x1b5c <led_is_set+0xda>
	
	switch(led_id){
    1a88:	84 30       	cpi	r24, 0x04	; 4
    1a8a:	09 f4       	brne	.+2      	; 0x1a8e <led_is_set+0xc>
    1a8c:	54 c0       	rjmp	.+168    	; 0x1b36 <led_is_set+0xb4>
    1a8e:	85 30       	cpi	r24, 0x05	; 5
    1a90:	60 f4       	brcc	.+24     	; 0x1aaa <led_is_set+0x28>
    1a92:	81 30       	cpi	r24, 0x01	; 1
    1a94:	09 f4       	brne	.+2      	; 0x1a98 <led_is_set+0x16>
    1a96:	41 c0       	rjmp	.+130    	; 0x1b1a <led_is_set+0x98>
    1a98:	81 30       	cpi	r24, 0x01	; 1
    1a9a:	b8 f0       	brcs	.+46     	; 0x1aca <led_is_set+0x48>
    1a9c:	82 30       	cpi	r24, 0x02	; 2
    1a9e:	09 f4       	brne	.+2      	; 0x1aa2 <led_is_set+0x20>
    1aa0:	44 c0       	rjmp	.+136    	; 0x1b2a <led_is_set+0xa8>
    1aa2:	83 30       	cpi	r24, 0x03	; 3
    1aa4:	09 f0       	breq	.+2      	; 0x1aa8 <led_is_set+0x26>
    1aa6:	59 c0       	rjmp	.+178    	; 0x1b5a <led_is_set+0xd8>
    1aa8:	4d c0       	rjmp	.+154    	; 0x1b44 <led_is_set+0xc2>
    1aaa:	88 30       	cpi	r24, 0x08	; 8
    1aac:	31 f1       	breq	.+76     	; 0x1afa <led_is_set+0x78>
    1aae:	89 30       	cpi	r24, 0x09	; 9
    1ab0:	30 f4       	brcc	.+12     	; 0x1abe <led_is_set+0x3c>
    1ab2:	85 30       	cpi	r24, 0x05	; 5
    1ab4:	91 f0       	breq	.+36     	; 0x1ada <led_is_set+0x58>
    1ab6:	87 30       	cpi	r24, 0x07	; 7
    1ab8:	09 f0       	breq	.+2      	; 0x1abc <led_is_set+0x3a>
    1aba:	4f c0       	rjmp	.+158    	; 0x1b5a <led_is_set+0xd8>
    1abc:	15 c0       	rjmp	.+42     	; 0x1ae8 <led_is_set+0x66>
    1abe:	89 30       	cpi	r24, 0x09	; 9
    1ac0:	21 f1       	breq	.+72     	; 0x1b0a <led_is_set+0x88>
    1ac2:	8a 30       	cpi	r24, 0x0A	; 10
    1ac4:	09 f0       	breq	.+2      	; 0x1ac8 <led_is_set+0x46>
    1ac6:	49 c0       	rjmp	.+146    	; 0x1b5a <led_is_set+0xd8>
    1ac8:	43 c0       	rjmp	.+134    	; 0x1b50 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    1aca:	98 b1       	in	r25, 0x08	; 8
    1acc:	96 95       	lsr	r25
    1ace:	81 e0       	ldi	r24, 0x01	; 1
    1ad0:	91 30       	cpi	r25, 0x01	; 1
    1ad2:	09 f4       	brne	.+2      	; 0x1ad6 <led_is_set+0x54>
    1ad4:	43 c0       	rjmp	.+134    	; 0x1b5c <led_is_set+0xda>
    1ad6:	80 e0       	ldi	r24, 0x00	; 0
    1ad8:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    1ada:	92 b1       	in	r25, 0x02	; 2
    1adc:	96 95       	lsr	r25
    1ade:	81 e0       	ldi	r24, 0x01	; 1
    1ae0:	91 30       	cpi	r25, 0x01	; 1
    1ae2:	e1 f1       	breq	.+120    	; 0x1b5c <led_is_set+0xda>
    1ae4:	80 e0       	ldi	r24, 0x00	; 0
    1ae6:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    1ae8:	92 b1       	in	r25, 0x02	; 2
    1aea:	96 95       	lsr	r25
    1aec:	96 95       	lsr	r25
    1aee:	96 95       	lsr	r25
    1af0:	81 e0       	ldi	r24, 0x01	; 1
    1af2:	91 30       	cpi	r25, 0x01	; 1
    1af4:	99 f1       	breq	.+102    	; 0x1b5c <led_is_set+0xda>
    1af6:	80 e0       	ldi	r24, 0x00	; 0
    1af8:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    1afa:	92 b1       	in	r25, 0x02	; 2
    1afc:	92 95       	swap	r25
    1afe:	9f 70       	andi	r25, 0x0F	; 15
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	91 30       	cpi	r25, 0x01	; 1
    1b04:	59 f1       	breq	.+86     	; 0x1b5c <led_is_set+0xda>
    1b06:	80 e0       	ldi	r24, 0x00	; 0
    1b08:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    1b0a:	92 b1       	in	r25, 0x02	; 2
    1b0c:	96 95       	lsr	r25
    1b0e:	96 95       	lsr	r25
    1b10:	81 e0       	ldi	r24, 0x01	; 1
    1b12:	91 30       	cpi	r25, 0x01	; 1
    1b14:	19 f1       	breq	.+70     	; 0x1b5c <led_is_set+0xda>
    1b16:	80 e0       	ldi	r24, 0x00	; 0
    1b18:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    1b1a:	94 b3       	in	r25, 0x14	; 20
    1b1c:	92 95       	swap	r25
    1b1e:	9f 70       	andi	r25, 0x0F	; 15
    1b20:	81 e0       	ldi	r24, 0x01	; 1
    1b22:	91 30       	cpi	r25, 0x01	; 1
    1b24:	d9 f0       	breq	.+54     	; 0x1b5c <led_is_set+0xda>
    1b26:	80 e0       	ldi	r24, 0x00	; 0
    1b28:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    1b2a:	98 b1       	in	r25, 0x08	; 8
    1b2c:	81 e0       	ldi	r24, 0x01	; 1
    1b2e:	91 30       	cpi	r25, 0x01	; 1
    1b30:	a9 f0       	breq	.+42     	; 0x1b5c <led_is_set+0xda>
    1b32:	80 e0       	ldi	r24, 0x00	; 0
    1b34:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    1b36:	94 b3       	in	r25, 0x14	; 20
    1b38:	96 95       	lsr	r25
    1b3a:	81 e0       	ldi	r24, 0x01	; 1
    1b3c:	91 30       	cpi	r25, 0x01	; 1
    1b3e:	71 f0       	breq	.+28     	; 0x1b5c <led_is_set+0xda>
    1b40:	80 e0       	ldi	r24, 0x00	; 0
    1b42:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    1b44:	94 b3       	in	r25, 0x14	; 20
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	91 30       	cpi	r25, 0x01	; 1
    1b4a:	41 f0       	breq	.+16     	; 0x1b5c <led_is_set+0xda>
    1b4c:	80 e0       	ldi	r24, 0x00	; 0
    1b4e:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    1b50:	81 e0       	ldi	r24, 0x01	; 1
    1b52:	5f 99       	sbic	0x0b, 7	; 11
    1b54:	03 c0       	rjmp	.+6      	; 0x1b5c <led_is_set+0xda>
    1b56:	80 e0       	ldi	r24, 0x00	; 0
    1b58:	08 95       	ret
    1b5a:	08 95       	ret
			break;
		default:
		break;
	}
}
    1b5c:	08 95       	ret

00001b5e <led_toggle>:



void led_toggle(uint8_t led_id){
    1b5e:	cf 93       	push	r28
    1b60:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    1b62:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <led_is_set>
    1b66:	88 23       	and	r24, r24
    1b68:	21 f0       	breq	.+8      	; 0x1b72 <led_toggle+0x14>
		led_clear(led_id);
    1b6a:	8c 2f       	mov	r24, r28
    1b6c:	0e 94 01 0d 	call	0x1a02	; 0x1a02 <led_clear>
    1b70:	03 c0       	rjmp	.+6      	; 0x1b78 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    1b72:	8c 2f       	mov	r24, r28
    1b74:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <led_set>
	}
}
    1b78:	cf 91       	pop	r28
    1b7a:	08 95       	ret

00001b7c <led_state_set>:


void led_state_set(uint16_t led_new_state){
    1b7c:	ef 92       	push	r14
    1b7e:	ff 92       	push	r15
    1b80:	0f 93       	push	r16
    1b82:	1f 93       	push	r17
    1b84:	cf 93       	push	r28
    1b86:	df 93       	push	r29
    1b88:	7c 01       	movw	r14, r24
    1b8a:	c0 e0       	ldi	r28, 0x00	; 0
    1b8c:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1b8e:	01 e0       	ldi	r16, 0x01	; 1
    1b90:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    1b92:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    1b94:	98 01       	movw	r18, r16
    1b96:	0c 2e       	mov	r0, r28
    1b98:	02 c0       	rjmp	.+4      	; 0x1b9e <led_state_set+0x22>
    1b9a:	22 0f       	add	r18, r18
    1b9c:	33 1f       	adc	r19, r19
    1b9e:	0a 94       	dec	r0
    1ba0:	e2 f7       	brpl	.-8      	; 0x1b9a <led_state_set+0x1e>
    1ba2:	2e 21       	and	r18, r14
    1ba4:	3f 21       	and	r19, r15
    1ba6:	21 15       	cp	r18, r1
    1ba8:	31 05       	cpc	r19, r1
    1baa:	11 f0       	breq	.+4      	; 0x1bb0 <led_state_set+0x34>
			led_set(i);
    1bac:	0e 94 d0 0c 	call	0x19a0	; 0x19a0 <led_set>
    1bb0:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    1bb2:	cb 30       	cpi	r28, 0x0B	; 11
    1bb4:	d1 05       	cpc	r29, r1
    1bb6:	69 f7       	brne	.-38     	; 0x1b92 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    1bb8:	df 91       	pop	r29
    1bba:	cf 91       	pop	r28
    1bbc:	1f 91       	pop	r17
    1bbe:	0f 91       	pop	r16
    1bc0:	ff 90       	pop	r15
    1bc2:	ef 90       	pop	r14
    1bc4:	08 95       	ret

00001bc6 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    1bc6:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    1bc8:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    1bca:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    1bcc:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    1bce:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    1bd0:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    1bd2:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    1bd4:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    1bd6:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    1bd8:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    1bda:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    1bdc:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    1bde:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    1be0:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    1be2:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    1be4:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    1be6:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    1be8:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    1bea:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    1bec:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    1bee:	8f ef       	ldi	r24, 0xFF	; 255
    1bf0:	9f ef       	ldi	r25, 0xFF	; 255
    1bf2:	90 93 2e 02 	sts	0x022E, r25
    1bf6:	80 93 2d 02 	sts	0x022D, r24
	led_state_set(led_state);
    1bfa:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <led_state_set>
	
}
    1bfe:	08 95       	ret

00001c00 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    1c00:	0f 93       	push	r16
    1c02:	1f 93       	push	r17
    1c04:	cf 93       	push	r28
    1c06:	df 93       	push	r29
    1c08:	c0 e0       	ldi	r28, 0x00	; 0
    1c0a:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    1c0c:	8c 2f       	mov	r24, r28
    1c0e:	0e 94 41 0d 	call	0x1a82	; 0x1a82 <led_is_set>
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	0c 2e       	mov	r0, r28
    1c16:	02 c0       	rjmp	.+4      	; 0x1c1c <led_state_return+0x1c>
    1c18:	88 0f       	add	r24, r24
    1c1a:	99 1f       	adc	r25, r25
    1c1c:	0a 94       	dec	r0
    1c1e:	e2 f7       	brpl	.-8      	; 0x1c18 <led_state_return+0x18>
    1c20:	08 2b       	or	r16, r24
    1c22:	19 2b       	or	r17, r25
    1c24:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    1c26:	cb 30       	cpi	r28, 0x0B	; 11
    1c28:	d1 05       	cpc	r29, r1
    1c2a:	81 f7       	brne	.-32     	; 0x1c0c <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    1c2c:	80 2f       	mov	r24, r16
    1c2e:	91 2f       	mov	r25, r17
    1c30:	df 91       	pop	r29
    1c32:	cf 91       	pop	r28
    1c34:	1f 91       	pop	r17
    1c36:	0f 91       	pop	r16
    1c38:	08 95       	ret

00001c3a <main_deinit>:
		
}

void main_deinit(){
	
}
    1c3a:	08 95       	ret

00001c3c <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    1c3c:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    1c3e:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    1c40:	87 b1       	in	r24, 0x07	; 7
    1c42:	80 76       	andi	r24, 0x60	; 96
    1c44:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    1c46:	8f ef       	ldi	r24, 0xFF	; 255
    1c48:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    1c4a:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    1c4c:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    1c4e:	93 b3       	in	r25, 0x13	; 19
    1c50:	90 7e       	andi	r25, 0xE0	; 224
    1c52:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    1c54:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    1c56:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    1c58:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    1c5a:	9b b1       	in	r25, 0x0b	; 11
    1c5c:	9f 69       	ori	r25, 0x9F	; 159
    1c5e:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    1c60:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    1c62:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    1c64:	84 b3       	in	r24, 0x14	; 20
    1c66:	8f 61       	ori	r24, 0x1F	; 31
    1c68:	84 bb       	out	0x14, r24	; 20
	
}
    1c6a:	08 95       	ret

00001c6c <main_init>:


void main_init(){


	ports_init();
    1c6c:	0e 94 1e 0e 	call	0x1c3c	; 0x1c3c <ports_init>
	
	CANInit();
    1c70:	0e 94 6b 01 	call	0x2d6	; 0x2d6 <CANInit>

	#if HAS_5KHZ|HAS_1KHZ|HAS_500HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    1c74:	81 e0       	ldi	r24, 0x01	; 1
    1c76:	60 e0       	ldi	r22, 0x00	; 0
    1c78:	0e 94 15 10 	call	0x202a	; 0x202a <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    1c7c:	83 e0       	ldi	r24, 0x03	; 3
    1c7e:	60 e0       	ldi	r22, 0x00	; 0
    1c80:	0e 94 1a 10 	call	0x2034	; 0x2034 <Timer3_init>
	#endif

	#if HAS_5KHZ
	TIMER_Timer1_OCR1A_on();
    1c84:	0e 94 1f 10 	call	0x203e	; 0x203e <TIMER_Timer1_OCR1A_on>
	#if HAS_500HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    1c88:	0e 94 4f 10 	call	0x209e	; 0x209e <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    1c8c:	0e 94 00 01 	call	0x200	; 0x200 <buzzer_init>
	#endif
	
	#if HAS_LEDS
	led_init();
    1c90:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    1c94:	0e 94 a9 00 	call	0x152	; 0x152 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    1c98:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <display_init>
	#endif
	
	InitWDT();
    1c9c:	0e 94 7f 10 	call	0x20fe	; 0x20fe <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    1ca0:	80 e0       	ldi	r24, 0x00	; 0
    1ca2:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	
		
}
    1ca6:	08 95       	ret

00001ca8 <spi_init>:
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1ca8:	f8 94       	cli
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{

	EnterCritical();
	spi_second_byte_sent=0x01;
    1caa:	91 e0       	ldi	r25, 0x01	; 1
    1cac:	90 93 58 02 	sts	0x0258, r25
	spi_second_byte=0x00;
    1cb0:	10 92 b9 02 	sts	0x02B9, r1
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1cb4:	78 94       	sei
	ExitCritical();
	Spi_init_ss();
    1cb6:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    1cb8:	20 9a       	sbi	0x04, 0	; 4
    1cba:	94 b1       	in	r25, 0x04	; 4
    1cbc:	96 60       	ori	r25, 0x06	; 6
    1cbe:	94 b9       	out	0x04, r25	; 4
    1cc0:	9c b5       	in	r25, 0x2c	; 44
    1cc2:	90 7c       	andi	r25, 0xC0	; 192
    1cc4:	9c bd       	out	0x2c, r25	; 44
    1cc6:	9c b5       	in	r25, 0x2c	; 44
    1cc8:	8f 73       	andi	r24, 0x3F	; 63
    1cca:	89 2b       	or	r24, r25
    1ccc:	8c bd       	out	0x2c, r24	; 44
    1cce:	8d b5       	in	r24, 0x2d	; 45
    1cd0:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    1cd2:	8c b5       	in	r24, 0x2c	; 44
    1cd4:	80 64       	ori	r24, 0x40	; 64
    1cd6:	8c bd       	out	0x2c, r24	; 44
	
	Spi_send_byte('A');
    1cd8:	81 e4       	ldi	r24, 0x41	; 65
    1cda:	8e bd       	out	0x2e, r24	; 46
	Spi_send_byte('B');
    1cdc:	82 e4       	ldi	r24, 0x42	; 66
    1cde:	8e bd       	out	0x2e, r24	; 46
	Spi_send_byte('C');
    1ce0:	83 e4       	ldi	r24, 0x43	; 67
    1ce2:	8e bd       	out	0x2e, r24	; 46
    return TRUE;
}
    1ce4:	81 e0       	ldi	r24, 0x01	; 1
    1ce6:	08 95       	ret

00001ce8 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    1ce8:	8d b5       	in	r24, 0x2d	; 45
}
    1cea:	80 78       	andi	r24, 0x80	; 128
    1cec:	08 95       	ret

00001cee <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    1cee:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    1cf0:	0d b4       	in	r0, 0x2d	; 45
    1cf2:	07 fe       	sbrs	r0, 7
    1cf4:	fd cf       	rjmp	.-6      	; 0x1cf0 <spi_putchar+0x2>
    return ch;
}
    1cf6:	08 95       	ret

00001cf8 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    1cf8:	0d b4       	in	r0, 0x2d	; 45
    1cfa:	07 fe       	sbrs	r0, 7
    1cfc:	fd cf       	rjmp	.-6      	; 0x1cf8 <spi_getchar>
    ch = Spi_get_byte();
    1cfe:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    1d00:	08 95       	ret

00001d02 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    1d02:	0d b4       	in	r0, 0x2d	; 45
    1d04:	07 fe       	sbrs	r0, 7
    1d06:	fd cf       	rjmp	.-6      	; 0x1d02 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    1d08:	8e bd       	out	0x2e, r24	; 46
}
    1d0a:	08 95       	ret

00001d0c <spi_write_buffer>:
//! @return  none
//!

void spi_write_buffer(uint8_t b1,uint8_t b2){
	
	while(spi_second_byte!=0x01);
    1d0c:	90 91 b9 02 	lds	r25, 0x02B9
    1d10:	91 30       	cpi	r25, 0x01	; 1
    1d12:	51 f4       	brne	.+20     	; 0x1d28 <spi_write_buffer+0x1c>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d14:	f8 94       	cli
	
	EnterCritical();
	spi_second_byte=b2;
    1d16:	60 93 b9 02 	sts	0x02B9, r22
	spi_second_byte_sent=0x00;
    1d1a:	10 92 58 02 	sts	0x0258, r1
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1d1e:	78 94       	sei
	ExitCritical();
	
	Spi_disable_ss();
    1d20:	28 9a       	sbi	0x05, 0	; 5
	spi_transmit_master(b1);
    1d22:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <spi_transmit_master>
	
}
    1d26:	08 95       	ret
    1d28:	ff cf       	rjmp	.-2      	; 0x1d28 <spi_write_buffer+0x1c>

00001d2a <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    1d2a:	1f 92       	push	r1
    1d2c:	0f 92       	push	r0
    1d2e:	0f b6       	in	r0, 0x3f	; 63
    1d30:	0f 92       	push	r0
    1d32:	0b b6       	in	r0, 0x3b	; 59
    1d34:	0f 92       	push	r0
    1d36:	11 24       	eor	r1, r1
    1d38:	2f 93       	push	r18
    1d3a:	3f 93       	push	r19
    1d3c:	4f 93       	push	r20
    1d3e:	5f 93       	push	r21
    1d40:	6f 93       	push	r22
    1d42:	7f 93       	push	r23
    1d44:	8f 93       	push	r24
    1d46:	9f 93       	push	r25
    1d48:	af 93       	push	r26
    1d4a:	bf 93       	push	r27
    1d4c:	ef 93       	push	r30
    1d4e:	ff 93       	push	r31
	
	if(spi_second_byte_sent==0x01){
    1d50:	80 91 58 02 	lds	r24, 0x0258
    1d54:	81 30       	cpi	r24, 0x01	; 1
    1d56:	39 f4       	brne	.+14     	; 0x1d66 <__vector_20+0x3c>
		spi_transmit_master(spi_second_byte);	
    1d58:	80 91 b9 02 	lds	r24, 0x02B9
    1d5c:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <spi_transmit_master>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1d60:	f8 94       	cli
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1d62:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1d64:	01 c0       	rjmp	.+2      	; 0x1d68 <__vector_20+0x3e>
		EnterCritical();
		spi_second_byte_sent==0x00;
		ExitCritical();
	} else{
		Spi_enable_ss();
    1d66:	28 98       	cbi	0x05, 0	; 5
	}
}
    1d68:	ff 91       	pop	r31
    1d6a:	ef 91       	pop	r30
    1d6c:	bf 91       	pop	r27
    1d6e:	af 91       	pop	r26
    1d70:	9f 91       	pop	r25
    1d72:	8f 91       	pop	r24
    1d74:	7f 91       	pop	r23
    1d76:	6f 91       	pop	r22
    1d78:	5f 91       	pop	r21
    1d7a:	4f 91       	pop	r20
    1d7c:	3f 91       	pop	r19
    1d7e:	2f 91       	pop	r18
    1d80:	0f 90       	pop	r0
    1d82:	0b be       	out	0x3b, r0	; 59
    1d84:	0f 90       	pop	r0
    1d86:	0f be       	out	0x3f, r0	; 63
    1d88:	0f 90       	pop	r0
    1d8a:	1f 90       	pop	r1
    1d8c:	18 95       	reti

00001d8e <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    1d8e:	1f 92       	push	r1
    1d90:	0f 92       	push	r0
    1d92:	0f b6       	in	r0, 0x3f	; 63
    1d94:	0f 92       	push	r0
    1d96:	11 24       	eor	r1, r1
	return;
}
    1d98:	0f 90       	pop	r0
    1d9a:	0f be       	out	0x3f, r0	; 63
    1d9c:	0f 90       	pop	r0
    1d9e:	1f 90       	pop	r1
    1da0:	18 95       	reti

00001da2 <__vector_17>:

ISR(TIMER0_OVF_vect){
    1da2:	1f 92       	push	r1
    1da4:	0f 92       	push	r0
    1da6:	0f b6       	in	r0, 0x3f	; 63
    1da8:	0f 92       	push	r0
    1daa:	11 24       	eor	r1, r1
	return;
}
    1dac:	0f 90       	pop	r0
    1dae:	0f be       	out	0x3f, r0	; 63
    1db0:	0f 90       	pop	r0
    1db2:	1f 90       	pop	r1
    1db4:	18 95       	reti

00001db6 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    1db6:	1f 92       	push	r1
    1db8:	0f 92       	push	r0
    1dba:	0f b6       	in	r0, 0x3f	; 63
    1dbc:	0f 92       	push	r0
    1dbe:	0b b6       	in	r0, 0x3b	; 59
    1dc0:	0f 92       	push	r0
    1dc2:	11 24       	eor	r1, r1
    1dc4:	2f 93       	push	r18
    1dc6:	3f 93       	push	r19
    1dc8:	4f 93       	push	r20
    1dca:	5f 93       	push	r21
    1dcc:	6f 93       	push	r22
    1dce:	7f 93       	push	r23
    1dd0:	8f 93       	push	r24
    1dd2:	9f 93       	push	r25
    1dd4:	af 93       	push	r26
    1dd6:	bf 93       	push	r27
    1dd8:	ef 93       	push	r30
    1dda:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    1ddc:	e8 e8       	ldi	r30, 0x88	; 136
    1dde:	f0 e0       	ldi	r31, 0x00	; 0
    1de0:	80 81       	ld	r24, Z
    1de2:	91 81       	ldd	r25, Z+1	; 0x01
    1de4:	80 5a       	subi	r24, 0xA0	; 160
    1de6:	96 4f       	sbci	r25, 0xF6	; 246
    1de8:	91 83       	std	Z+1, r25	; 0x01
    1dea:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5KHZ);
    1dec:	81 e0       	ldi	r24, 0x01	; 1
    1dee:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	return;
}
    1df2:	ff 91       	pop	r31
    1df4:	ef 91       	pop	r30
    1df6:	bf 91       	pop	r27
    1df8:	af 91       	pop	r26
    1dfa:	9f 91       	pop	r25
    1dfc:	8f 91       	pop	r24
    1dfe:	7f 91       	pop	r23
    1e00:	6f 91       	pop	r22
    1e02:	5f 91       	pop	r21
    1e04:	4f 91       	pop	r20
    1e06:	3f 91       	pop	r19
    1e08:	2f 91       	pop	r18
    1e0a:	0f 90       	pop	r0
    1e0c:	0b be       	out	0x3b, r0	; 59
    1e0e:	0f 90       	pop	r0
    1e10:	0f be       	out	0x3f, r0	; 63
    1e12:	0f 90       	pop	r0
    1e14:	1f 90       	pop	r1
    1e16:	18 95       	reti

00001e18 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    1e18:	1f 92       	push	r1
    1e1a:	0f 92       	push	r0
    1e1c:	0f b6       	in	r0, 0x3f	; 63
    1e1e:	0f 92       	push	r0
    1e20:	0b b6       	in	r0, 0x3b	; 59
    1e22:	0f 92       	push	r0
    1e24:	11 24       	eor	r1, r1
    1e26:	2f 93       	push	r18
    1e28:	3f 93       	push	r19
    1e2a:	4f 93       	push	r20
    1e2c:	5f 93       	push	r21
    1e2e:	6f 93       	push	r22
    1e30:	7f 93       	push	r23
    1e32:	8f 93       	push	r24
    1e34:	9f 93       	push	r25
    1e36:	af 93       	push	r26
    1e38:	bf 93       	push	r27
    1e3a:	ef 93       	push	r30
    1e3c:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    1e3e:	ea e8       	ldi	r30, 0x8A	; 138
    1e40:	f0 e0       	ldi	r31, 0x00	; 0
    1e42:	80 81       	ld	r24, Z
    1e44:	91 81       	ldd	r25, Z+1	; 0x01
    1e46:	80 52       	subi	r24, 0x20	; 32
    1e48:	91 4d       	sbci	r25, 0xD1	; 209
    1e4a:	91 83       	std	Z+1, r25	; 0x01
    1e4c:	80 83       	st	Z, r24
	EventAddEvent(EVENT_1KHZ);
    1e4e:	82 e0       	ldi	r24, 0x02	; 2
    1e50:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	return;
}
    1e54:	ff 91       	pop	r31
    1e56:	ef 91       	pop	r30
    1e58:	bf 91       	pop	r27
    1e5a:	af 91       	pop	r26
    1e5c:	9f 91       	pop	r25
    1e5e:	8f 91       	pop	r24
    1e60:	7f 91       	pop	r23
    1e62:	6f 91       	pop	r22
    1e64:	5f 91       	pop	r21
    1e66:	4f 91       	pop	r20
    1e68:	3f 91       	pop	r19
    1e6a:	2f 91       	pop	r18
    1e6c:	0f 90       	pop	r0
    1e6e:	0b be       	out	0x3b, r0	; 59
    1e70:	0f 90       	pop	r0
    1e72:	0f be       	out	0x3f, r0	; 63
    1e74:	0f 90       	pop	r0
    1e76:	1f 90       	pop	r1
    1e78:	18 95       	reti

00001e7a <__vector_14>:

ISR(TIMER1_COMPC_vect){
    1e7a:	1f 92       	push	r1
    1e7c:	0f 92       	push	r0
    1e7e:	0f b6       	in	r0, 0x3f	; 63
    1e80:	0f 92       	push	r0
    1e82:	0b b6       	in	r0, 0x3b	; 59
    1e84:	0f 92       	push	r0
    1e86:	11 24       	eor	r1, r1
    1e88:	2f 93       	push	r18
    1e8a:	3f 93       	push	r19
    1e8c:	4f 93       	push	r20
    1e8e:	5f 93       	push	r21
    1e90:	6f 93       	push	r22
    1e92:	7f 93       	push	r23
    1e94:	8f 93       	push	r24
    1e96:	9f 93       	push	r25
    1e98:	af 93       	push	r26
    1e9a:	bf 93       	push	r27
    1e9c:	ef 93       	push	r30
    1e9e:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    1ea0:	ec e8       	ldi	r30, 0x8C	; 140
    1ea2:	f0 e0       	ldi	r31, 0x00	; 0
    1ea4:	80 81       	ld	r24, Z
    1ea6:	91 81       	ldd	r25, Z+1	; 0x01
    1ea8:	80 54       	subi	r24, 0x40	; 64
    1eaa:	92 4a       	sbci	r25, 0xA2	; 162
    1eac:	91 83       	std	Z+1, r25	; 0x01
    1eae:	80 83       	st	Z, r24
	EventAddEvent(EVENT_500HZ);
    1eb0:	83 e0       	ldi	r24, 0x03	; 3
    1eb2:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	return;
}
    1eb6:	ff 91       	pop	r31
    1eb8:	ef 91       	pop	r30
    1eba:	bf 91       	pop	r27
    1ebc:	af 91       	pop	r26
    1ebe:	9f 91       	pop	r25
    1ec0:	8f 91       	pop	r24
    1ec2:	7f 91       	pop	r23
    1ec4:	6f 91       	pop	r22
    1ec6:	5f 91       	pop	r21
    1ec8:	4f 91       	pop	r20
    1eca:	3f 91       	pop	r19
    1ecc:	2f 91       	pop	r18
    1ece:	0f 90       	pop	r0
    1ed0:	0b be       	out	0x3b, r0	; 59
    1ed2:	0f 90       	pop	r0
    1ed4:	0f be       	out	0x3f, r0	; 63
    1ed6:	0f 90       	pop	r0
    1ed8:	1f 90       	pop	r1
    1eda:	18 95       	reti

00001edc <__vector_28>:

ISR(TIMER3_COMPA_vect){
    1edc:	1f 92       	push	r1
    1ede:	0f 92       	push	r0
    1ee0:	0f b6       	in	r0, 0x3f	; 63
    1ee2:	0f 92       	push	r0
    1ee4:	0b b6       	in	r0, 0x3b	; 59
    1ee6:	0f 92       	push	r0
    1ee8:	11 24       	eor	r1, r1
    1eea:	2f 93       	push	r18
    1eec:	3f 93       	push	r19
    1eee:	4f 93       	push	r20
    1ef0:	5f 93       	push	r21
    1ef2:	6f 93       	push	r22
    1ef4:	7f 93       	push	r23
    1ef6:	8f 93       	push	r24
    1ef8:	9f 93       	push	r25
    1efa:	af 93       	push	r26
    1efc:	bf 93       	push	r27
    1efe:	ef 93       	push	r30
    1f00:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    1f02:	e8 e9       	ldi	r30, 0x98	; 152
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	80 81       	ld	r24, Z
    1f08:	91 81       	ldd	r25, Z+1	; 0x01
    1f0a:	80 59       	subi	r24, 0x90	; 144
    1f0c:	96 4b       	sbci	r25, 0xB6	; 182
    1f0e:	91 83       	std	Z+1, r25	; 0x01
    1f10:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    1f12:	84 e0       	ldi	r24, 0x04	; 4
    1f14:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	return;
}
    1f18:	ff 91       	pop	r31
    1f1a:	ef 91       	pop	r30
    1f1c:	bf 91       	pop	r27
    1f1e:	af 91       	pop	r26
    1f20:	9f 91       	pop	r25
    1f22:	8f 91       	pop	r24
    1f24:	7f 91       	pop	r23
    1f26:	6f 91       	pop	r22
    1f28:	5f 91       	pop	r21
    1f2a:	4f 91       	pop	r20
    1f2c:	3f 91       	pop	r19
    1f2e:	2f 91       	pop	r18
    1f30:	0f 90       	pop	r0
    1f32:	0b be       	out	0x3b, r0	; 59
    1f34:	0f 90       	pop	r0
    1f36:	0f be       	out	0x3f, r0	; 63
    1f38:	0f 90       	pop	r0
    1f3a:	1f 90       	pop	r1
    1f3c:	18 95       	reti

00001f3e <__vector_29>:

ISR(TIMER3_COMPB_vect){
    1f3e:	1f 92       	push	r1
    1f40:	0f 92       	push	r0
    1f42:	0f b6       	in	r0, 0x3f	; 63
    1f44:	0f 92       	push	r0
    1f46:	0b b6       	in	r0, 0x3b	; 59
    1f48:	0f 92       	push	r0
    1f4a:	11 24       	eor	r1, r1
    1f4c:	2f 93       	push	r18
    1f4e:	3f 93       	push	r19
    1f50:	4f 93       	push	r20
    1f52:	5f 93       	push	r21
    1f54:	6f 93       	push	r22
    1f56:	7f 93       	push	r23
    1f58:	8f 93       	push	r24
    1f5a:	9f 93       	push	r25
    1f5c:	af 93       	push	r26
    1f5e:	bf 93       	push	r27
    1f60:	ef 93       	push	r30
    1f62:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    1f64:	ea e9       	ldi	r30, 0x9A	; 154
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	80 81       	ld	r24, Z
    1f6a:	91 81       	ldd	r25, Z+1	; 0x01
    1f6c:	80 52       	subi	r24, 0x20	; 32
    1f6e:	9d 46       	sbci	r25, 0x6D	; 109
    1f70:	91 83       	std	Z+1, r25	; 0x01
    1f72:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    1f74:	85 e0       	ldi	r24, 0x05	; 5
    1f76:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	return;
}
    1f7a:	ff 91       	pop	r31
    1f7c:	ef 91       	pop	r30
    1f7e:	bf 91       	pop	r27
    1f80:	af 91       	pop	r26
    1f82:	9f 91       	pop	r25
    1f84:	8f 91       	pop	r24
    1f86:	7f 91       	pop	r23
    1f88:	6f 91       	pop	r22
    1f8a:	5f 91       	pop	r21
    1f8c:	4f 91       	pop	r20
    1f8e:	3f 91       	pop	r19
    1f90:	2f 91       	pop	r18
    1f92:	0f 90       	pop	r0
    1f94:	0b be       	out	0x3b, r0	; 59
    1f96:	0f 90       	pop	r0
    1f98:	0f be       	out	0x3f, r0	; 63
    1f9a:	0f 90       	pop	r0
    1f9c:	1f 90       	pop	r1
    1f9e:	18 95       	reti

00001fa0 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    1fa0:	1f 92       	push	r1
    1fa2:	0f 92       	push	r0
    1fa4:	0f b6       	in	r0, 0x3f	; 63
    1fa6:	0f 92       	push	r0
    1fa8:	0b b6       	in	r0, 0x3b	; 59
    1faa:	0f 92       	push	r0
    1fac:	11 24       	eor	r1, r1
    1fae:	2f 93       	push	r18
    1fb0:	3f 93       	push	r19
    1fb2:	4f 93       	push	r20
    1fb4:	5f 93       	push	r21
    1fb6:	6f 93       	push	r22
    1fb8:	7f 93       	push	r23
    1fba:	8f 93       	push	r24
    1fbc:	9f 93       	push	r25
    1fbe:	af 93       	push	r26
    1fc0:	bf 93       	push	r27
    1fc2:	ef 93       	push	r30
    1fc4:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    1fc6:	ec e9       	ldi	r30, 0x9C	; 156
    1fc8:	f0 e0       	ldi	r31, 0x00	; 0
    1fca:	80 81       	ld	r24, Z
    1fcc:	91 81       	ldd	r25, Z+1	; 0x01
    1fce:	88 56       	subi	r24, 0x68	; 104
    1fd0:	98 44       	sbci	r25, 0x48	; 72
    1fd2:	91 83       	std	Z+1, r25	; 0x01
    1fd4:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    1fd6:	86 e0       	ldi	r24, 0x06	; 6
    1fd8:	0e 94 38 0c 	call	0x1870	; 0x1870 <EventAddEvent>
	return;
}
    1fdc:	ff 91       	pop	r31
    1fde:	ef 91       	pop	r30
    1fe0:	bf 91       	pop	r27
    1fe2:	af 91       	pop	r26
    1fe4:	9f 91       	pop	r25
    1fe6:	8f 91       	pop	r24
    1fe8:	7f 91       	pop	r23
    1fea:	6f 91       	pop	r22
    1fec:	5f 91       	pop	r21
    1fee:	4f 91       	pop	r20
    1ff0:	3f 91       	pop	r19
    1ff2:	2f 91       	pop	r18
    1ff4:	0f 90       	pop	r0
    1ff6:	0b be       	out	0x3b, r0	; 59
    1ff8:	0f 90       	pop	r0
    1ffa:	0f be       	out	0x3f, r0	; 63
    1ffc:	0f 90       	pop	r0
    1ffe:	1f 90       	pop	r1
    2000:	18 95       	reti

00002002 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    2002:	1f 92       	push	r1
    2004:	0f 92       	push	r0
    2006:	0f b6       	in	r0, 0x3f	; 63
    2008:	0f 92       	push	r0
    200a:	11 24       	eor	r1, r1
    200c:	0f 90       	pop	r0
    200e:	0f be       	out	0x3f, r0	; 63
    2010:	0f 90       	pop	r0
    2012:	1f 90       	pop	r1
    2014:	18 95       	reti

00002016 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2016:	1f 92       	push	r1
    2018:	0f 92       	push	r0
    201a:	0f b6       	in	r0, 0x3f	; 63
    201c:	0f 92       	push	r0
    201e:	11 24       	eor	r1, r1
    2020:	0f 90       	pop	r0
    2022:	0f be       	out	0x3f, r0	; 63
    2024:	0f 90       	pop	r0
    2026:	1f 90       	pop	r1
    2028:	18 95       	reti

0000202a <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    202a:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    202e:	60 93 6f 00 	sts	0x006F, r22
}
    2032:	08 95       	ret

00002034 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2034:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2038:	60 93 71 00 	sts	0x0071, r22
}
    203c:	08 95       	ret

0000203e <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    203e:	80 91 84 00 	lds	r24, 0x0084
    2042:	90 91 85 00 	lds	r25, 0x0085
    2046:	80 5a       	subi	r24, 0xA0	; 160
    2048:	96 4f       	sbci	r25, 0xF6	; 246
    204a:	90 93 89 00 	sts	0x0089, r25
    204e:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2052:	ef e6       	ldi	r30, 0x6F	; 111
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	80 81       	ld	r24, Z
    2058:	82 60       	ori	r24, 0x02	; 2
    205a:	80 83       	st	Z, r24
}
    205c:	08 95       	ret

0000205e <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    205e:	80 91 84 00 	lds	r24, 0x0084
    2062:	90 91 85 00 	lds	r25, 0x0085
    2066:	80 52       	subi	r24, 0x20	; 32
    2068:	91 4d       	sbci	r25, 0xD1	; 209
    206a:	90 93 8b 00 	sts	0x008B, r25
    206e:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2072:	ef e6       	ldi	r30, 0x6F	; 111
    2074:	f0 e0       	ldi	r31, 0x00	; 0
    2076:	80 81       	ld	r24, Z
    2078:	84 60       	ori	r24, 0x04	; 4
    207a:	80 83       	st	Z, r24
}
    207c:	08 95       	ret

0000207e <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    207e:	80 91 84 00 	lds	r24, 0x0084
    2082:	90 91 85 00 	lds	r25, 0x0085
    2086:	80 54       	subi	r24, 0x40	; 64
    2088:	92 4a       	sbci	r25, 0xA2	; 162
    208a:	90 93 8d 00 	sts	0x008D, r25
    208e:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2092:	ef e6       	ldi	r30, 0x6F	; 111
    2094:	f0 e0       	ldi	r31, 0x00	; 0
    2096:	80 81       	ld	r24, Z
    2098:	88 60       	ori	r24, 0x08	; 8
    209a:	80 83       	st	Z, r24
}
    209c:	08 95       	ret

0000209e <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    209e:	80 91 94 00 	lds	r24, 0x0094
    20a2:	90 91 95 00 	lds	r25, 0x0095
    20a6:	80 59       	subi	r24, 0x90	; 144
    20a8:	96 4b       	sbci	r25, 0xB6	; 182
    20aa:	90 93 99 00 	sts	0x0099, r25
    20ae:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    20b2:	e1 e7       	ldi	r30, 0x71	; 113
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	82 60       	ori	r24, 0x02	; 2
    20ba:	80 83       	st	Z, r24
}
    20bc:	08 95       	ret

000020be <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    20be:	80 91 94 00 	lds	r24, 0x0094
    20c2:	90 91 95 00 	lds	r25, 0x0095
    20c6:	80 52       	subi	r24, 0x20	; 32
    20c8:	9d 46       	sbci	r25, 0x6D	; 109
    20ca:	90 93 9b 00 	sts	0x009B, r25
    20ce:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    20d2:	e1 e7       	ldi	r30, 0x71	; 113
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	80 81       	ld	r24, Z
    20d8:	84 60       	ori	r24, 0x04	; 4
    20da:	80 83       	st	Z, r24
}
    20dc:	08 95       	ret

000020de <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    20de:	80 91 94 00 	lds	r24, 0x0094
    20e2:	90 91 95 00 	lds	r25, 0x0095
    20e6:	88 56       	subi	r24, 0x68	; 104
    20e8:	98 44       	sbci	r25, 0x48	; 72
    20ea:	90 93 9d 00 	sts	0x009D, r25
    20ee:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    20f2:	e1 e7       	ldi	r30, 0x71	; 113
    20f4:	f0 e0       	ldi	r31, 0x00	; 0
    20f6:	80 81       	ld	r24, Z
    20f8:	88 60       	ori	r24, 0x08	; 8
    20fa:	80 83       	st	Z, r24
}
    20fc:	08 95       	ret

000020fe <InitWDT>:

#include "../includes/WatchDog.h"

void InitWDT(void){
	//wdt_enable(WDTO_120MS);
}
    20fe:	08 95       	ret

00002100 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2100:	04 b6       	in	r0, 0x34	; 52
    2102:	03 fe       	sbrs	r0, 3
    2104:	06 c0       	rjmp	.+12     	; 0x2112 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2106:	84 b7       	in	r24, 0x34	; 52
    2108:	87 7f       	andi	r24, 0xF7	; 247
    210a:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    210c:	80 e1       	ldi	r24, 0x10	; 16
    210e:	0e 94 25 0c 	call	0x184a	; 0x184a <AddError>
	}
}
    2112:	08 95       	ret

00002114 <__divmodhi4>:
    2114:	97 fb       	bst	r25, 7
    2116:	09 2e       	mov	r0, r25
    2118:	07 26       	eor	r0, r23
    211a:	0a d0       	rcall	.+20     	; 0x2130 <__divmodhi4_neg1>
    211c:	77 fd       	sbrc	r23, 7
    211e:	04 d0       	rcall	.+8      	; 0x2128 <__divmodhi4_neg2>
    2120:	0c d0       	rcall	.+24     	; 0x213a <__udivmodhi4>
    2122:	06 d0       	rcall	.+12     	; 0x2130 <__divmodhi4_neg1>
    2124:	00 20       	and	r0, r0
    2126:	1a f4       	brpl	.+6      	; 0x212e <__divmodhi4_exit>

00002128 <__divmodhi4_neg2>:
    2128:	70 95       	com	r23
    212a:	61 95       	neg	r22
    212c:	7f 4f       	sbci	r23, 0xFF	; 255

0000212e <__divmodhi4_exit>:
    212e:	08 95       	ret

00002130 <__divmodhi4_neg1>:
    2130:	f6 f7       	brtc	.-4      	; 0x212e <__divmodhi4_exit>
    2132:	90 95       	com	r25
    2134:	81 95       	neg	r24
    2136:	9f 4f       	sbci	r25, 0xFF	; 255
    2138:	08 95       	ret

0000213a <__udivmodhi4>:
    213a:	aa 1b       	sub	r26, r26
    213c:	bb 1b       	sub	r27, r27
    213e:	51 e1       	ldi	r21, 0x11	; 17
    2140:	07 c0       	rjmp	.+14     	; 0x2150 <__udivmodhi4_ep>

00002142 <__udivmodhi4_loop>:
    2142:	aa 1f       	adc	r26, r26
    2144:	bb 1f       	adc	r27, r27
    2146:	a6 17       	cp	r26, r22
    2148:	b7 07       	cpc	r27, r23
    214a:	10 f0       	brcs	.+4      	; 0x2150 <__udivmodhi4_ep>
    214c:	a6 1b       	sub	r26, r22
    214e:	b7 0b       	sbc	r27, r23

00002150 <__udivmodhi4_ep>:
    2150:	88 1f       	adc	r24, r24
    2152:	99 1f       	adc	r25, r25
    2154:	5a 95       	dec	r21
    2156:	a9 f7       	brne	.-22     	; 0x2142 <__udivmodhi4_loop>
    2158:	80 95       	com	r24
    215a:	90 95       	com	r25
    215c:	bc 01       	movw	r22, r24
    215e:	cd 01       	movw	r24, r26
    2160:	08 95       	ret

00002162 <_exit>:
    2162:	f8 94       	cli

00002164 <__stop_program>:
    2164:	ff cf       	rjmp	.-2      	; 0x2164 <__stop_program>
