* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 27 2023 20:23:32

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : clk_divZ0Z_0
T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_2_8_0_
T_2_8_wire_logic_cluster/carry_in_mux/cout
T_2_8_wire_logic_cluster/lc_0/in_3

End 

Net : clk_divZ0Z_1
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : clk_divZ0Z_2
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : clk_div_cry_22
T_2_7_wire_logic_cluster/lc_6/cout
T_2_7_wire_logic_cluster/lc_7/in_3

Net : clk_divZ0Z_3
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

End 

Net : clk_div_cry_21
T_2_7_wire_logic_cluster/lc_5/cout
T_2_7_wire_logic_cluster/lc_6/in_3

Net : clk_divZ0Z_4
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

End 

Net : clk_div_cry_20
T_2_7_wire_logic_cluster/lc_4/cout
T_2_7_wire_logic_cluster/lc_5/in_3

Net : clk_divZ0Z_5
T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : clk_div_cry_19
T_2_7_wire_logic_cluster/lc_3/cout
T_2_7_wire_logic_cluster/lc_4/in_3

Net : clk_divZ0Z_6
T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g0_6
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : clk_div_cry_18
T_2_7_wire_logic_cluster/lc_2/cout
T_2_7_wire_logic_cluster/lc_3/in_3

Net : clk_divZ0Z_7
T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_input_2_7
T_2_5_wire_logic_cluster/lc_7/in_2

End 

Net : clk_div_cry_17
T_2_7_wire_logic_cluster/lc_1/cout
T_2_7_wire_logic_cluster/lc_2/in_3

Net : clk_div_cry_16
T_2_7_wire_logic_cluster/lc_0/cout
T_2_7_wire_logic_cluster/lc_1/in_3

Net : clk_divZ0Z_8
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_2_7_0_
T_2_7_wire_logic_cluster/carry_in_mux/cout
T_2_7_wire_logic_cluster/lc_0/in_3

Net : clk_divZ0Z_9
T_2_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g2_1
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

End 

Net : clk_divZ0Z_10
T_2_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : clk_div_cry_14
T_2_6_wire_logic_cluster/lc_6/cout
T_2_6_wire_logic_cluster/lc_7/in_3

Net : clk_divZ0Z_11
T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : clk_div_cry_13
T_2_6_wire_logic_cluster/lc_5/cout
T_2_6_wire_logic_cluster/lc_6/in_3

Net : clk_divZ0Z_12
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g2_4
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

End 

Net : clk_div_cry_12
T_2_6_wire_logic_cluster/lc_4/cout
T_2_6_wire_logic_cluster/lc_5/in_3

Net : clk_divZ0Z_13
T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

End 

Net : clk_div_cry_11
T_2_6_wire_logic_cluster/lc_3/cout
T_2_6_wire_logic_cluster/lc_4/in_3

Net : clk_divZ0Z_14
T_2_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_input_2_6
T_2_6_wire_logic_cluster/lc_6/in_2

End 

Net : clk_div_cry_10
T_2_6_wire_logic_cluster/lc_2/cout
T_2_6_wire_logic_cluster/lc_3/in_3

Net : clk_divZ0Z_15
T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : clk_div_cry_9
T_2_6_wire_logic_cluster/lc_1/cout
T_2_6_wire_logic_cluster/lc_2/in_3

Net : clk_div_cry_8
T_2_6_wire_logic_cluster/lc_0/cout
T_2_6_wire_logic_cluster/lc_1/in_3

Net : clk_divZ0Z_16
T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g0_0
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_2_6_0_
T_2_6_wire_logic_cluster/carry_in_mux/cout
T_2_6_wire_logic_cluster/lc_0/in_3

Net : clk_divZ0Z_17
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g2_1
T_2_7_input_2_1
T_2_7_wire_logic_cluster/lc_1/in_2

End 

Net : clk_divZ0Z_18
T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g0_2
T_2_7_input_2_2
T_2_7_wire_logic_cluster/lc_2/in_2

End 

Net : clk_div_cry_6
T_2_5_wire_logic_cluster/lc_6/cout
T_2_5_wire_logic_cluster/lc_7/in_3

Net : clk_divZ0Z_19
T_2_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g0_3
T_2_7_input_2_3
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : clk_div_cry_5
T_2_5_wire_logic_cluster/lc_5/cout
T_2_5_wire_logic_cluster/lc_6/in_3

Net : clk_divZ0Z_20
T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g2_4
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

End 

Net : clk_div_cry_4
T_2_5_wire_logic_cluster/lc_4/cout
T_2_5_wire_logic_cluster/lc_5/in_3

Net : clk_divZ0Z_21
T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g0_5
T_2_7_input_2_5
T_2_7_wire_logic_cluster/lc_5/in_2

End 

Net : clk_div_cry_3
T_2_5_wire_logic_cluster/lc_3/cout
T_2_5_wire_logic_cluster/lc_4/in_3

Net : clk_divZ0Z_22
T_2_7_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

End 

Net : clk_div_cry_2
T_2_5_wire_logic_cluster/lc_2/cout
T_2_5_wire_logic_cluster/lc_3/in_3

Net : clk_divZ0Z_23
T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

End 

Net : clk_div_cry_1
T_2_5_wire_logic_cluster/lc_1/cout
T_2_5_wire_logic_cluster/lc_2/in_3

Net : clk_div_cry_0
T_2_5_wire_logic_cluster/lc_0/cout
T_2_5_wire_logic_cluster/lc_1/in_3

Net : LED3_c
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g1_0
T_2_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_2_5_0_
Net : CONSTANT_ONE_NET
T_1_7_wire_logic_cluster/lc_1/out
T_0_7_lc_trk_g0_1
T_0_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : BTN1_c
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_7_lc_trk_g0_6
T_0_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_c_g
T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

End 

