{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762297617852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762297617852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 04 18:06:57 2025 " "Processing started: Tue Nov 04 18:06:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762297617852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1762297617852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_pow --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1762297617852 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Power Analyzer" 0 -1 1762297618714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1762297618714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1762297618714 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_STARTING_VCD_STATS_COLLECTION" "simulation/modelsim/lab2.vcd 0 ns End of File " "Starting scan of VCD file simulation/modelsim/lab2.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222002 "Starting scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Power Analyzer" 0 -1 1762297618743 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_FINISHED_VCD_STATS_COLLECTION" "simulation/modelsim/lab2.vcd 0 ns End of File " "Finished scan of VCD file simulation/modelsim/lab2.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222003 "Finished scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Power Analyzer" 0 -1 1762297619878 ""}
{ "Info" "ISTA_SDC_FOUND" "lab2.sdc " "Reading SDC File: 'lab2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1762297621753 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Power Analyzer" 0 -1 1762297621817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1762297621835 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1762297621904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1762297621975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1762297622041 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1762297622137 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1762297622151 ""}
{ "Info" "IPAN_PAN_LOSS_OF_SIGNAL_ACTIVITY_SOURCE_INFO" "" "Detailed signal activity file source information is not written to output Signal Activity File." {  } {  } 0 215037 "Detailed signal activity file source information is not written to output Signal Activity File." 0 0 "Power Analyzer" 0 -1 1762297622172 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1762297622334 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "10.212 millions of transitions / sec " "Average toggle rate for this design is 10.212 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1762297627977 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "1733.16 mW " "Total thermal power estimate for the design is 1733.16 mW" {  } { { "c:/intelfpga/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1762297628008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6952 " "Peak virtual memory: 6952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762297628270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 04 18:07:08 2025 " "Processing ended: Tue Nov 04 18:07:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762297628270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762297628270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762297628270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1762297628270 ""}
