<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_ll_tim.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_tim.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of TIM LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__tim_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__TIM__InitTypeDef.html">LL_TIM_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Time Base configuration structure definition.  <a href="structLL__TIM__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__TIM__OC__InitTypeDef.html">LL_TIM_OC_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Output Compare configuration structure definition.  <a href="structLL__TIM__OC__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__TIM__IC__InitTypeDef.html">LL_TIM_IC_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Input Capture configuration structure definition.  <a href="structLL__TIM__IC__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__TIM__ENCODER__InitTypeDef.html">LL_TIM_ENCODER_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Encoder interface configuration structure definition.  <a href="structLL__TIM__ENCODER__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__TIM__HALLSENSOR__InitTypeDef.html">LL_TIM_HALLSENSOR_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Hall sensor interface configuration structure definition.  <a href="structLL__TIM__HALLSENSOR__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structLL__TIM__BDTR__InitTypeDef.html">LL_TIM_BDTR_InitTypeDef</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BDTR (Break and Dead Time) structure definition.  <a href="structLL__TIM__BDTR__InitTypeDef.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#ga7a9c29ee9f8bd7fe7f671d98319b19bc">DT_DELAY_1</a>&#160;&#160;&#160;((uint8_t)0x7F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#gac87959afec3b001b0dad60ba87fa2791">DT_DELAY_2</a>&#160;&#160;&#160;((uint8_t)0x3F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#ga0777dfa5c1f554e471bc2dd83e836ba6">DT_DELAY_3</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#gaa8224562a494a24b1fd4cc4b1c618e28">DT_DELAY_4</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#ga345a5f48847340aaa1299b831c8d160d">DT_RANGE_1</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#gae72a2c222d3fae23219fabe5c97a0cab">DT_RANGE_2</a>&#160;&#160;&#160;((uint8_t)0x80)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#ga2029890f3e4f5659d1854d3fa2e3a40a">DT_RANGE_3</a>&#160;&#160;&#160;((uint8_t)0xC0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Constants.html#ga29f4870e3a3036959f19926d57d1348d">DT_RANGE_4</a>&#160;&#160;&#160;((uint8_t)0xE0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8">TIM_GET_CHANNEL_INDEX</a>(__CHANNEL__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert channel id into channel index.  <a href="group/group__TIM__LL__Private__Macros.html#ga40322c422d50741ac303ba77678973d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Macros.html#gaa34e63ce6e2dcff12485be5073234c75">TIM_CALC_DTS</a>(__TIMCLK__, __CKD__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate the deadtime sampling period(in ps).  <a href="group/group__TIM__LL__Private__Macros.html#gaa34e63ce6e2dcff12485be5073234c75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#gaa93b18e57ae2c66c90064b18e278c579">LL_TIM_SR_UIF</a>&#160;&#160;&#160;TIM_SR_UIF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga065dd249b522872f337b50fcf438b811">LL_TIM_SR_CC1IF</a>&#160;&#160;&#160;TIM_SR_CC1IF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#gac89ea4c8f49a5ffab4aec2ab6ddf53b0">LL_TIM_SR_CC2IF</a>&#160;&#160;&#160;TIM_SR_CC2IF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#gacd94fe9f2a3eb25b1c1540113d0fd170">LL_TIM_SR_CC3IF</a>&#160;&#160;&#160;TIM_SR_CC3IF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga5f039a9aa6593db8fbbe2d36b4f9675e">LL_TIM_SR_CC4IF</a>&#160;&#160;&#160;TIM_SR_CC4IF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga2df948670dfc4a9c47ff8619e6b9143d">LL_TIM_SR_COMIF</a>&#160;&#160;&#160;TIM_SR_COMIF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga63e924187abce850099a9af22f9761e9">LL_TIM_SR_TIF</a>&#160;&#160;&#160;TIM_SR_TIF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#gab959d5cd28515a0ba31eddcac8627aca">LL_TIM_SR_BIF</a>&#160;&#160;&#160;TIM_SR_BIF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#gaec71cbc9cc8f1354e2695844f13918a3">LL_TIM_SR_CC1OF</a>&#160;&#160;&#160;TIM_SR_CC1OF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga0753a68a0a37ae4888801a49e3f995b6">LL_TIM_SR_CC2OF</a>&#160;&#160;&#160;TIM_SR_CC2OF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga7b759fea6224372ab9b14e2974e3b859">LL_TIM_SR_CC3OF</a>&#160;&#160;&#160;TIM_SR_CC3OF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__GET__FLAG.html#ga4b1b63310e4388357b1ef63979c9c640">LL_TIM_SR_CC4OF</a>&#160;&#160;&#160;TIM_SR_CC4OF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__BREAK__ENABLE.html#gaf50e449d6e25d11b7fe4c71a5db8c9fe">LL_TIM_BREAK_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__BREAK__ENABLE.html#ga04a9fcce5cb6c439cb18d1720e7fb81a">LL_TIM_BREAK_ENABLE</a>&#160;&#160;&#160;TIM_BDTR_BKE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__AUTOMATICOUTPUT__ENABLE.html#ga63e74ce7ee9edbe888074d1785a64708">LL_TIM_AUTOMATICOUTPUT_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__AUTOMATICOUTPUT__ENABLE.html#ga09c342d0a419f6173877d9126a377045">LL_TIM_AUTOMATICOUTPUT_ENABLE</a>&#160;&#160;&#160;TIM_BDTR_AOE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#ga74373c30453d3cce2ff7546ec802f2a2">LL_TIM_DIER_UIE</a>&#160;&#160;&#160;TIM_DIER_UIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#ga0dbb12094d49f15f91ca08351c8fc58f">LL_TIM_DIER_CC1IE</a>&#160;&#160;&#160;TIM_DIER_CC1IE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#ga7883dfbe0c0602bb66b2628be49a7acb">LL_TIM_DIER_CC2IE</a>&#160;&#160;&#160;TIM_DIER_CC2IE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#ga8c34c142ae40544b3c5bd6a925c57170">LL_TIM_DIER_CC3IE</a>&#160;&#160;&#160;TIM_DIER_CC3IE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#gaf03d9d07d418d6a10bdacb2c4b89bcf3">LL_TIM_DIER_CC4IE</a>&#160;&#160;&#160;TIM_DIER_CC4IE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#ga8b29ecfcb490c7e9a2233cd58b43d52c">LL_TIM_DIER_COMIE</a>&#160;&#160;&#160;TIM_DIER_COMIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#ga398d4c5805875ddfda5796dd1bc8fdf4">LL_TIM_DIER_TIE</a>&#160;&#160;&#160;TIM_DIER_TIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IT.html#gaff7e2e05f470b8a1d030c67c810c83c4">LL_TIM_DIER_BIE</a>&#160;&#160;&#160;TIM_DIER_BIE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__UPDATESOURCE.html#gae4aa843d4552fb0f236b7db08c3dd226">LL_TIM_UPDATESOURCE_REGULAR</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__UPDATESOURCE.html#ga5abee0ec68dffa49ac6c77c1f531b32b">LL_TIM_UPDATESOURCE_COUNTER</a>&#160;&#160;&#160;TIM_CR1_URS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ONEPULSEMODE.html#ga057656f9edd7b5ecded37ef39804c0ae">LL_TIM_ONEPULSEMODE_SINGLE</a>&#160;&#160;&#160;TIM_CR1_OPM</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ONEPULSEMODE.html#gaac90aa4741830726bbd03bfc384f19e7">LL_TIM_ONEPULSEMODE_REPETITIVE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERMODE.html#ga5fdd1a8fc7b73247181eae22ae206957">LL_TIM_COUNTERMODE_UP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERMODE.html#ga1008b11b05c52249c5e7cd5cd4432161">LL_TIM_COUNTERMODE_DOWN</a>&#160;&#160;&#160;TIM_CR1_DIR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERMODE.html#gac2f6182e1185e2b330304b15d0e42d73">LL_TIM_COUNTERMODE_CENTER_UP</a>&#160;&#160;&#160;TIM_CR1_CMS_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERMODE.html#gae3351ab3b15b8ffe030c24887c463e30">LL_TIM_COUNTERMODE_CENTER_DOWN</a>&#160;&#160;&#160;TIM_CR1_CMS_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERMODE.html#ga5071a9fd57f51c2df5747023b829d7c1">LL_TIM_COUNTERMODE_CENTER_UP_DOWN</a>&#160;&#160;&#160;TIM_CR1_CMS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CLOCKDIVISION.html#ga914b25d169753402e0d1829e79d85c89">LL_TIM_CLOCKDIVISION_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CLOCKDIVISION.html#ga7e4700c12152a559576e41a64d57b9ce">LL_TIM_CLOCKDIVISION_DIV2</a>&#160;&#160;&#160;TIM_CR1_CKD_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CLOCKDIVISION.html#ga5c8aa6a57ae074e877da7e782cb5778e">LL_TIM_CLOCKDIVISION_DIV4</a>&#160;&#160;&#160;TIM_CR1_CKD_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERDIRECTION.html#ga6d2b912417891b762910be87a9e78ff3">LL_TIM_COUNTERDIRECTION_UP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__COUNTERDIRECTION.html#gaeddb5835c29c3c1433c9cfa6dba0865a">LL_TIM_COUNTERDIRECTION_DOWN</a>&#160;&#160;&#160;TIM_CR1_DIR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CCUPDATESOURCE.html#gab7d643b7f5467b0405f6f370ab6f8b53">LL_TIM_CCUPDATESOURCE_COMG_ONLY</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CCUPDATESOURCE.html#ga261400685040e49a974259c19b3b8b7b">LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI</a>&#160;&#160;&#160;TIM_CR2_CCUS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CCDMAREQUEST.html#ga2bb472bdc25c43bcf09f23a148916dd6">LL_TIM_CCDMAREQUEST_CC</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CCDMAREQUEST.html#ga183897b6711ec9dafd60179b4096d6c1">LL_TIM_CCDMAREQUEST_UPDATE</a>&#160;&#160;&#160;TIM_CR2_CCDS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__LOCKLEVEL.html#gaffd2047c17196fdd5d2f8c425382e769">LL_TIM_LOCKLEVEL_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__LOCKLEVEL.html#ga7cacb5ca356f333d85578dbbe9a69525">LL_TIM_LOCKLEVEL_1</a>&#160;&#160;&#160;TIM_BDTR_LOCK_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__LOCKLEVEL.html#gafaa94d471db881aabe73401c623c99d0">LL_TIM_LOCKLEVEL_2</a>&#160;&#160;&#160;TIM_BDTR_LOCK_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__LOCKLEVEL.html#ga863684f245aaca09fdcce48bdd886f92">LL_TIM_LOCKLEVEL_3</a>&#160;&#160;&#160;TIM_BDTR_LOCK</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#ga2ad16c31e3393406636330fe77cba4ef">LL_TIM_CHANNEL_CH1</a>&#160;&#160;&#160;TIM_CCER_CC1E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#ga0e15974f67b104fcf0fbdee24586adff">LL_TIM_CHANNEL_CH1N</a>&#160;&#160;&#160;TIM_CCER_CC1NE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#gab221d65fd739904ab6f87a6b4517b37f">LL_TIM_CHANNEL_CH2</a>&#160;&#160;&#160;TIM_CCER_CC2E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#ga36f6aea9df37644409132aa706c39166">LL_TIM_CHANNEL_CH2N</a>&#160;&#160;&#160;TIM_CCER_CC2NE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#gadf8976549b99e72752e4d514c2057cdc">LL_TIM_CHANNEL_CH3</a>&#160;&#160;&#160;TIM_CCER_CC3E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#ga5aa659f907e989e5eb1e1e675193c488">LL_TIM_CHANNEL_CH3N</a>&#160;&#160;&#160;TIM_CCER_CC3NE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CHANNEL.html#gaa7115ab12c4d454ca49bfed657fc4dd5">LL_TIM_CHANNEL_CH4</a>&#160;&#160;&#160;TIM_CCER_CC4E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCSTATE.html#ga733ac3645898189b754dbf4776f8a20c">LL_TIM_OCSTATE_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCSTATE.html#gaeaea5bae1e07e5e038a88b9ce5ed1978">LL_TIM_OCSTATE_ENABLE</a>&#160;&#160;&#160;TIM_CCER_CC1E</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#ga62941831706d93d1129b0c80fa0c37fa">LL_TIM_OCMODE_FROZEN</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#ga41fb573824d90e6b101e7a195110b542">LL_TIM_OCMODE_ACTIVE</a>&#160;&#160;&#160;TIM_CCMR1_OC1M_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#ga556eef0b2487f0de80220259900ba2e9">LL_TIM_OCMODE_INACTIVE</a>&#160;&#160;&#160;TIM_CCMR1_OC1M_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#gaa0ba947d422ad9052d5deb7a04eca930">LL_TIM_OCMODE_TOGGLE</a>&#160;&#160;&#160;(TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#gad2ea7daa329b6493d70ebe7a31329f13">LL_TIM_OCMODE_FORCED_INACTIVE</a>&#160;&#160;&#160;TIM_CCMR1_OC1M_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#ga0111925f04ac20b809bd09783f8556e6">LL_TIM_OCMODE_FORCED_ACTIVE</a>&#160;&#160;&#160;(TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#gabe44eaa519d37ad2e2a8d34958770342">LL_TIM_OCMODE_PWM1</a>&#160;&#160;&#160;(TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCMODE.html#ga6b8870cec5b9a6017c7cc90b6689849b">LL_TIM_OCMODE_PWM2</a>&#160;&#160;&#160;(TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCPOLARITY.html#ga4c0ff43cb0ca030d00e3c01d7c16d23f">LL_TIM_OCPOLARITY_HIGH</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCPOLARITY.html#gad56b67fbf892456b90fc2d9b471a41bf">LL_TIM_OCPOLARITY_LOW</a>&#160;&#160;&#160;TIM_CCER_CC1P</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCIDLESTATE.html#ga6ff6412f9073ed56766fed0493ea18ea">LL_TIM_OCIDLESTATE_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OCIDLESTATE.html#ga1728aaeec63bb1bfea79c0ad0bac1030">LL_TIM_OCIDLESTATE_HIGH</a>&#160;&#160;&#160;TIM_CR2_OIS1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ACTIVEINPUT.html#ga7a44d92c36522fe4c7a0479b5e64cb82">LL_TIM_ACTIVEINPUT_DIRECTTI</a>&#160;&#160;&#160;(TIM_CCMR1_CC1S_0 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ACTIVEINPUT.html#gae0aec89ad6951702d6d6cc61f062342d">LL_TIM_ACTIVEINPUT_INDIRECTTI</a>&#160;&#160;&#160;(TIM_CCMR1_CC1S_1 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ACTIVEINPUT.html#ga2eb6fb2d293d52db606704d9c30cbfbb">LL_TIM_ACTIVEINPUT_TRC</a>&#160;&#160;&#160;(TIM_CCMR1_CC1S &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ICPSC.html#ga98ffdcf7fa6382eb767429e111d8748c">LL_TIM_ICPSC_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ICPSC.html#ga433e87287a9ff11fcc9445194d60d495">LL_TIM_ICPSC_DIV2</a>&#160;&#160;&#160;(TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ICPSC.html#ga2ac1e24ce12b4b343419be2477e5af71">LL_TIM_ICPSC_DIV4</a>&#160;&#160;&#160;(TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ICPSC.html#ga589d59bbc509569823b2935f0764d36f">LL_TIM_ICPSC_DIV8</a>&#160;&#160;&#160;(TIM_CCMR1_IC1PSC &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga1f0bf45dca8110ede79d2640beb47f36">LL_TIM_IC_FILTER_FDIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga8c5e78b447e6c08827578c28db2adac4">LL_TIM_IC_FILTER_FDIV1_N2</a>&#160;&#160;&#160;(TIM_CCMR1_IC1F_0 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga12d5b1b71ac286d2373ba860b8197b78">LL_TIM_IC_FILTER_FDIV1_N4</a>&#160;&#160;&#160;(TIM_CCMR1_IC1F_1 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gaaba1aa28b6f057891cdc6f29f3f0374f">LL_TIM_IC_FILTER_FDIV1_N8</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gaa0c181aa7bf3004e2ebb6f4e4dec1d5c">LL_TIM_IC_FILTER_FDIV2_N6</a>&#160;&#160;&#160;(TIM_CCMR1_IC1F_2 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gadff8ff5f444ff560c965b72eddb3d34b">LL_TIM_IC_FILTER_FDIV2_N8</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga4b894b4ffb6be9ba7e629568cc3ca322">LL_TIM_IC_FILTER_FDIV4_N6</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gaa2cf0730b111a305cf9686e46d2b1dc1">LL_TIM_IC_FILTER_FDIV4_N8</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gacf05c04f9462b7fba33adc0551b37d3d">LL_TIM_IC_FILTER_FDIV8_N6</a>&#160;&#160;&#160;(TIM_CCMR1_IC1F_3 &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga31bac72a0e847685bf541d7ab4860b0e">LL_TIM_IC_FILTER_FDIV8_N8</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gab54f8c24350bb59e2883697f3a4873a3">LL_TIM_IC_FILTER_FDIV16_N5</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga28dcca3d8594d3a0c203c1154b457e3b">LL_TIM_IC_FILTER_FDIV16_N6</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga363234c583648de0a5541a1553f6b811">LL_TIM_IC_FILTER_FDIV16_N8</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gaa6dc8a3cefe81c457d920526fc618f46">LL_TIM_IC_FILTER_FDIV32_N5</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#ga541a313493b9a46c766d152589ed1d85">LL_TIM_IC_FILTER_FDIV32_N6</a>&#160;&#160;&#160;((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__FILTER.html#gae0c3085f9207916b5895f9fb2f6b4f81">LL_TIM_IC_FILTER_FDIV32_N8</a>&#160;&#160;&#160;(TIM_CCMR1_IC1F &lt;&lt; 16U)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__POLARITY.html#ga322254600473466ffc0eb1583e1d8c32">LL_TIM_IC_POLARITY_RISING</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__IC__POLARITY.html#ga92e516debfdb351a755d1c60fb7a3d1b">LL_TIM_IC_POLARITY_FALLING</a>&#160;&#160;&#160;TIM_CCER_CC1P</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CLOCKSOURCE.html#ga34ba7250239271a6c93becad4120238e">LL_TIM_CLOCKSOURCE_INTERNAL</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CLOCKSOURCE.html#ga1102d819dbc909c0385fc52e59d8351c">LL_TIM_CLOCKSOURCE_EXT_MODE1</a>&#160;&#160;&#160;(TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__CLOCKSOURCE.html#gabef610d877afae1dc3ee35aab48cace2">LL_TIM_CLOCKSOURCE_EXT_MODE2</a>&#160;&#160;&#160;TIM_SMCR_ECE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ENCODERMODE.html#ga53eae08d0d51e104707f832355d05205">LL_TIM_ENCODERMODE_X2_TI1</a>&#160;&#160;&#160;TIM_SMCR_SMS_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ENCODERMODE.html#gac504e4f0249be2881747041342787b99">LL_TIM_ENCODERMODE_X2_TI2</a>&#160;&#160;&#160;TIM_SMCR_SMS_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ENCODERMODE.html#gaa1058ffe31211183d0680c32288d73fb">LL_TIM_ENCODERMODE_X4_TI12</a>&#160;&#160;&#160;(TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#gaa10c26b0f05efc3ef38d8a5f0289e8f7">LL_TIM_TRGO_RESET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga94e2bc4e28ae8ff1ebc982831a8a4d15">LL_TIM_TRGO_ENABLE</a>&#160;&#160;&#160;TIM_CR2_MMS_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga41786dd75a7b6b011be308c1c768b8db">LL_TIM_TRGO_UPDATE</a>&#160;&#160;&#160;TIM_CR2_MMS_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga62fc81fe69892117a9fed9d386e4049e">LL_TIM_TRGO_CC1IF</a>&#160;&#160;&#160;(TIM_CR2_MMS_1 | TIM_CR2_MMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga2c9fcd1afd730ce4a2a66b86a2a8fd66">LL_TIM_TRGO_OC1REF</a>&#160;&#160;&#160;TIM_CR2_MMS_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga665fad9a32880a12466d855774333c02">LL_TIM_TRGO_OC2REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#gabe53aaf56f580dc459f4601e23a0e4e5">LL_TIM_TRGO_OC3REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TRGO.html#ga0d0503bbd05e1b29b038a48bfa2147e5">LL_TIM_TRGO_OC4REF</a>&#160;&#160;&#160;(TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__SLAVEMODE.html#ga9033e5693d79f112cb2857871c49eea7">LL_TIM_SLAVEMODE_DISABLED</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__SLAVEMODE.html#ga8974e35c8295d9cb4025691cde1b3f21">LL_TIM_SLAVEMODE_RESET</a>&#160;&#160;&#160;TIM_SMCR_SMS_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__SLAVEMODE.html#gafa3e59fdb0f709f1f1d5da93aecc9f00">LL_TIM_SLAVEMODE_GATED</a>&#160;&#160;&#160;(TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__SLAVEMODE.html#gab5b5ff74fe9383827117b4016e83eaba">LL_TIM_SLAVEMODE_TRIGGER</a>&#160;&#160;&#160;(TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#gaddf2befd95431f38482c85669bf32ad0">LL_TIM_TS_ITR0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#gac8d9ed3de47cae4f52d152352fd2dc0b">LL_TIM_TS_ITR1</a>&#160;&#160;&#160;TIM_SMCR_TS_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#ga46ee683d3bbbcee84261b4d811b941b7">LL_TIM_TS_ITR2</a>&#160;&#160;&#160;TIM_SMCR_TS_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#gab9b2adf51967f81c8c834fe0306b327a">LL_TIM_TS_ITR3</a>&#160;&#160;&#160;(TIM_SMCR_TS_0 | TIM_SMCR_TS_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#ga7b6372d04b4f7852f1ff25d7a3972baf">LL_TIM_TS_TI1F_ED</a>&#160;&#160;&#160;TIM_SMCR_TS_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#ga551d08c93452c504148a679ffa66bd51">LL_TIM_TS_TI1FP1</a>&#160;&#160;&#160;(TIM_SMCR_TS_2 | TIM_SMCR_TS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#gac71ea3bc1c0c364f999039ff657dffd3">LL_TIM_TS_TI2FP2</a>&#160;&#160;&#160;(TIM_SMCR_TS_2 | TIM_SMCR_TS_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__TS.html#gae54f7aba909d6a0ed19ec7e9f63190a1">LL_TIM_TS_ETRF</a>&#160;&#160;&#160;(TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__POLARITY.html#ga0593d92af0390d1c0fbf27e57f2aa554">LL_TIM_ETR_POLARITY_NONINVERTED</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__POLARITY.html#ga1e6f17d4d214d210ac4608813b191680">LL_TIM_ETR_POLARITY_INVERTED</a>&#160;&#160;&#160;TIM_SMCR_ETP</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__PRESCALER.html#ga91c77f2d464d24083b520b384a8c4954">LL_TIM_ETR_PRESCALER_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__PRESCALER.html#gaeeee4ef166015af103ee9318ff72b44b">LL_TIM_ETR_PRESCALER_DIV2</a>&#160;&#160;&#160;TIM_SMCR_ETPS_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__PRESCALER.html#ga0d47c4809adb13da4be80b970d0e84e1">LL_TIM_ETR_PRESCALER_DIV4</a>&#160;&#160;&#160;TIM_SMCR_ETPS_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__PRESCALER.html#ga1ae7816d8ac4ffd0f13370d2edec8654">LL_TIM_ETR_PRESCALER_DIV8</a>&#160;&#160;&#160;TIM_SMCR_ETPS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga0d361c714f6d78312454f7baebec4c03">LL_TIM_ETR_FILTER_FDIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga48beaef700581cd9b6a1ae7368dc03f8">LL_TIM_ETR_FILTER_FDIV1_N2</a>&#160;&#160;&#160;TIM_SMCR_ETF_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga4805037bfb300b64d508419c2a154307">LL_TIM_ETR_FILTER_FDIV1_N4</a>&#160;&#160;&#160;TIM_SMCR_ETF_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga0c7d2a70cea3a5e7d2a9c59a8fa7694e">LL_TIM_ETR_FILTER_FDIV1_N8</a>&#160;&#160;&#160;(TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga1e4d72fc25a2bb40a5e0ef09013f923d">LL_TIM_ETR_FILTER_FDIV2_N6</a>&#160;&#160;&#160;TIM_SMCR_ETF_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga0af3ef73733a029ead956b83fac20533">LL_TIM_ETR_FILTER_FDIV2_N8</a>&#160;&#160;&#160;(TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga7266f0b3bb716f919ef8b683b0542e9f">LL_TIM_ETR_FILTER_FDIV4_N6</a>&#160;&#160;&#160;(TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#gabb213fd26acf6a55562a3cd0ff83f2ab">LL_TIM_ETR_FILTER_FDIV4_N8</a>&#160;&#160;&#160;(TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga6351d90b10896e2b27aa14964ffc6c75">LL_TIM_ETR_FILTER_FDIV8_N6</a>&#160;&#160;&#160;TIM_SMCR_ETF_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga88045364bd2ffa28ff3c1138de61d297">LL_TIM_ETR_FILTER_FDIV8_N8</a>&#160;&#160;&#160;(TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga1f9c1fa1d515f4bf054d3efc048301de">LL_TIM_ETR_FILTER_FDIV16_N5</a>&#160;&#160;&#160;(TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#gaf4bd822fd92b7ea2f7a918c99bd0d4dc">LL_TIM_ETR_FILTER_FDIV16_N6</a>&#160;&#160;&#160;(TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#gafb70d4b6d41237577c385842839420e4">LL_TIM_ETR_FILTER_FDIV16_N8</a>&#160;&#160;&#160;(TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#gafc217f41cd6c3a55993ab27d19a48cb5">LL_TIM_ETR_FILTER_FDIV32_N5</a>&#160;&#160;&#160;(TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga0e185b8da0b2f3ba10de8718f645364f">LL_TIM_ETR_FILTER_FDIV32_N6</a>&#160;&#160;&#160;(TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__ETR__FILTER.html#ga93720a3f0c7f46a9464f4543ff56a4a7">LL_TIM_ETR_FILTER_FDIV32_N8</a>&#160;&#160;&#160;TIM_SMCR_ETF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__BREAK__POLARITY.html#gaf696302efb413593e69af083fde06e0a">LL_TIM_BREAK_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__BREAK__POLARITY.html#ga49face12bd736ef902ac3d3f14664378">LL_TIM_BREAK_POLARITY_HIGH</a>&#160;&#160;&#160;TIM_BDTR_BKP</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OSSI.html#ga6fae3b779f8513032a0215679df6405e">LL_TIM_OSSI_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OSSI.html#ga4a8a4fd8934d52eeeeee155c5f096e96">LL_TIM_OSSI_ENABLE</a>&#160;&#160;&#160;TIM_BDTR_OSSI</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OSSR.html#gab4830187628e7f9420acc05b72bfafc4">LL_TIM_OSSR_DISABLE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__OSSR.html#ga8d2b8aae25873ca9d30943aa9d35a2fe">LL_TIM_OSSR_ENABLE</a>&#160;&#160;&#160;TIM_BDTR_OSSR</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga0ec23b17438a9ca018f83aebe2f5a65a">LL_TIM_DMABURST_BASEADDR_CR1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga576dd87bf9161b17b3cf6eec8a751e0a">LL_TIM_DMABURST_BASEADDR_CR2</a>&#160;&#160;&#160;TIM_DCR_DBA_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gafedc6a0291cad82d8a7b09b8590757b4">LL_TIM_DMABURST_BASEADDR_SMCR</a>&#160;&#160;&#160;TIM_DCR_DBA_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gadf666a272972b54fc3b292cd7500f8c4">LL_TIM_DMABURST_BASEADDR_DIER</a>&#160;&#160;&#160;(TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga871dfeea2a3a19249e8060064b838d47">LL_TIM_DMABURST_BASEADDR_SR</a>&#160;&#160;&#160;TIM_DCR_DBA_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga7eba21ee27c1ae9213ae5b06beb4c66f">LL_TIM_DMABURST_BASEADDR_EGR</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gae6d7453bef5469d0e70fc28e3a39cc47">LL_TIM_DMABURST_BASEADDR_CCMR1</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga242372ab048e82422f90395fa49adc65">LL_TIM_DMABURST_BASEADDR_CCMR2</a>&#160;&#160;&#160;(TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gab085aa1ae75d0c2b7022cd7ce040aa59">LL_TIM_DMABURST_BASEADDR_CCER</a>&#160;&#160;&#160;TIM_DCR_DBA_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga36f01c6a2c698e9f93593227742354c7">LL_TIM_DMABURST_BASEADDR_CNT</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga9cf6c2763bf9b64a0a3773f5d6f5c51b">LL_TIM_DMABURST_BASEADDR_PSC</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gad4c2906d41dba15781631b60bb1ed796">LL_TIM_DMABURST_BASEADDR_ARR</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8c58504736fbbaf404e0b5afac6813bf">LL_TIM_DMABURST_BASEADDR_RCR</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gaba28346cb3fe179728e3ad9721475cca">LL_TIM_DMABURST_BASEADDR_CCR1</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#gaefc187c177da766d8c63f63335ff0794">LL_TIM_DMABURST_BASEADDR_CCR2</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga721232c3556eceff5a78ca651d32e35f">LL_TIM_DMABURST_BASEADDR_CCR3</a>&#160;&#160;&#160;(TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga3b68c3570e647243e1824218db2c0d34">LL_TIM_DMABURST_BASEADDR_CCR4</a>&#160;&#160;&#160;TIM_DCR_DBA_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__BASEADDR.html#ga8fc934216e27984292138573706e8770">LL_TIM_DMABURST_BASEADDR_BDTR</a>&#160;&#160;&#160;(TIM_DCR_DBA_4 | TIM_DCR_DBA_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga774536a8640a026a11e19d437979b9fa">LL_TIM_DMABURST_LENGTH_1TRANSFER</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaeb6f2b75558bd5aaea60ea21e72fadac">LL_TIM_DMABURST_LENGTH_2TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gac0c2952a189d2cf25791313b5ab92ed8">LL_TIM_DMABURST_LENGTH_3TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga651e940e37c6069fed3bec13eaed3e88">LL_TIM_DMABURST_LENGTH_4TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga84e52cb8207a18b47c5f5a0f95b200cc">LL_TIM_DMABURST_LENGTH_5TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaaf46771ea4dac5a1956d6f2fba572599">LL_TIM_DMABURST_LENGTH_6TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaf7b5351150b8169c9a51bb77b96850f4">LL_TIM_DMABURST_LENGTH_7TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gac611d74fbb70cb2de050cec58ab37fc9">LL_TIM_DMABURST_LENGTH_8TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga4eaf43500fdca291f9ad013da7a2336d">LL_TIM_DMABURST_LENGTH_9TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gae548da08d26c27a83e317268a92df7fb">LL_TIM_DMABURST_LENGTH_10TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gabdd4ad3cc3414e1f6e824d9b2e0a1eed">LL_TIM_DMABURST_LENGTH_11TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gaadbe38d1f20850842f3dd0e289447a84">LL_TIM_DMABURST_LENGTH_12TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga3a086a8877e251077ff7e115b23c20d9">LL_TIM_DMABURST_LENGTH_13TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga1a43c417b698b0dbf56bb34c43e8ab70">LL_TIM_DMABURST_LENGTH_14TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga6e08610e4be903acf5c8ac19ae45b229">LL_TIM_DMABURST_LENGTH_15TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga76b0ba04cce043dc49e3e90fd5352478">LL_TIM_DMABURST_LENGTH_16TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#gae01d6b98eb22cdcd6c9a5a9dd5117f27">LL_TIM_DMABURST_LENGTH_17TRANSFERS</a>&#160;&#160;&#160;TIM_DCR_DBL_4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EC__DMABURST__LENGTH.html#ga484504dd19886c92525ee1a13213fae2">LL_TIM_DMABURST_LENGTH_18TRANSFERS</a>&#160;&#160;&#160;(TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd">LL_TIM_WriteReg</a>(__INSTANCE__, __REG__, __VALUE__)&#160;&#160;&#160;WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in TIM register.  <a href="group/group__TIM__LL__EM__WRITE__READ.html#gad7c0f72d2bb26b6582cd53cd47130acd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d">LL_TIM_ReadReg</a>(__INSTANCE__, __REG__)&#160;&#160;&#160;READ_REG((__INSTANCE__)-&gt;__REG__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in TIM register.  <a href="group/group__TIM__LL__EM__WRITE__READ.html#gab876ea9d50f5ebcade57bca1aacc298d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__Exported__Macros.html#gaab15c6c654a9bf7da9b83dd9f73194f1">__LL_TIM_CALC_DEADTIME</a>(__TIMCLK__, __CKD__, __DT__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration.  <a href="group/group__TIM__LL__EM__Exported__Macros.html#gaab15c6c654a9bf7da9b83dd9f73194f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__Exported__Macros.html#ga2c867c7215bb42fc19b68db4c91a45c6">__LL_TIM_CALC_PSC</a>(__TIMCLK__, __CNTCLK__)&#160;&#160;&#160;(((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the prescaler value to achieve the required counter clock frequency.  <a href="group/group__TIM__LL__EM__Exported__Macros.html#ga2c867c7215bb42fc19b68db4c91a45c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__Exported__Macros.html#ga9bff941a6aa5e21a7dd6b26c88357e53">__LL_TIM_CALC_ARR</a>(__TIMCLK__, __PSC__, __FREQ__)&#160;&#160;&#160;((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value to achieve the required output signal frequency.  <a href="group/group__TIM__LL__EM__Exported__Macros.html#ga9bff941a6aa5e21a7dd6b26c88357e53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__Exported__Macros.html#gab877d6fb5d7681a6b3f86790720f0732">__LL_TIM_CALC_DELAY</a>(__TIMCLK__, __PSC__, __DELAY__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the compare value required to achieve the required timer output compare active/inactive delay.  <a href="group/group__TIM__LL__EM__Exported__Macros.html#gab877d6fb5d7681a6b3f86790720f0732"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__Exported__Macros.html#ga1043a9fb32346eac040697bd96c76d77">__LL_TIM_CALC_PULSE</a>(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro calculating the auto-reload value to achieve the required pulse duration (when the timer operates in one pulse mode).  <a href="group/group__TIM__LL__EM__Exported__Macros.html#ga1043a9fb32346eac040697bd96c76d77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EM__Exported__Macros.html#gaf898d06b9206e650c03c6d5ff4a62c36">__LL_TIM_GET_ICPSC_RATIO</a>(__ICPSC__)&#160;&#160;&#160;((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">HELPER macro retrieving the ratio of the input capture prescaler.  <a href="group/group__TIM__LL__EM__Exported__Macros.html#gaf898d06b9206e650c03c6d5ff4a62c36"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable timer counter.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga318e31d88952bb51211d9d4d38fa99d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable timer counter.  <a href="group/group__TIM__LL__EF__Time__Base.html#gaec8baf9f116fd17592ec2e9c9d502668"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the timer counter is enabled.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga0e7d2abc91ea01ec980b3629d75dfb55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update event generation.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga6c71e98613a68b50876e42ea6ea135f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update event generation.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether update event generation is enabled.  <a href="group/group__TIM__LL__EF__Time__Base.html#gab613e684fb8804f466482bf5988737bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a> (TIM_TypeDef *TIMx, uint32_t UpdateSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set update event source.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga766975b6fa1ec81340fc4dafd8b62fbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual event update source.  <a href="group/group__TIM__LL__EF__Time__Base.html#gaed49a41fe48c5d77775a62065c9cae24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a> (TIM_TypeDef *TIMx, uint32_t OnePulseMode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set one pulse mode (one shot v.s.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual one pulse mode.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga128c02be198e46b02bab3766fe62e11e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a> (TIM_TypeDef *TIMx, uint32_t CounterMode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the timer counter counting mode.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga3fbd129da8929563fe7de9a9b6e82105"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual counter mode.  <a href="group/group__TIM__LL__EF__Time__Base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable auto-reload (ARR) preload.  <a href="group/group__TIM__LL__EF__Time__Base.html#gacafbc988f132718a179ce4b3723d2895"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable auto-reload (ARR) preload.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga6abd4a32611fe317bbaaa0caba3de87c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether auto-reload (ARR) preload is enabled.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga8b9aafd172f8739708ddf925406a7d89"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a> (TIM_TypeDef *TIMx, uint32_t ClockDivision)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.  <a href="group/group__TIM__LL__EF__Time__Base.html#gab193c4bdaaae6a8240da69a2bfb88dc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters.  <a href="group/group__TIM__LL__EF__Time__Base.html#gae8481a1bb753c169a3bfcbcce729f57d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a> (TIM_TypeDef *TIMx, uint32_t Counter)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the counter value.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the counter value.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga479b30e126e7ce0b8fda8ee1b12da14c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current direction of the counter.  <a href="group/group__TIM__LL__EF__Time__Base.html#gab598fef377dda255fa33ab0d2b5eb3b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a> (TIM_TypeDef *TIMx, uint32_t Prescaler)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler value.  <a href="group/group__TIM__LL__EF__Time__Base.html#gae35cee843046e8f684efab3dd14b2583"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the prescaler value.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga0e350faadd6d2471bb3a476587535b02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a> (TIM_TypeDef *TIMx, uint32_t AutoReload)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the auto-reload value.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga8a604a4e89720f96044786c7336b9320"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the auto-reload value.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga20cfdce8dac87b07bdf96c28fa719ed4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a> (TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the repetition counter value.  <a href="group/group__TIM__LL__EF__Time__Base.html#gae0b0a7b2f767dc5560cac3431565c0f8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the repetition counter value.  <a href="group/group__TIM__LL__EF__Time__Base.html#ga399207d4afe0eab8c4cfd87ee152c6fd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#ga108aae76761471edd74ba61c76fc4edd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#gaab2ad3429ca856e2735cabdccd1ffb30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a> (TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).  <a href="group/group__TIM__LL__EF__Capture__Compare.html#ga5b4a0b562755ed0b96cec9de19b0376c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a> (TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger of the capture/compare DMA request.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#gaa26a920ae28bff910ddde8a10d3f431f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get actual trigger of the capture/compare DMA request.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#gac96ac4dab22f7ef4289c59c6e8e01953"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a> (TIM_TypeDef *TIMx, uint32_t LockLevel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the lock level to freeze the configuration of several capture/compare parameters.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#gac014c43ca9b85f3e11624528f513c4bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a> (TIM_TypeDef *TIMx, uint32_t Channels)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare channels.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#gaf02677bd1c96fa4586fd3ade315fec06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a> (TIM_TypeDef *TIMx, uint32_t Channels)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare channels.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#ga48863beb14ff308c0c6a389d35a51d28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a> (TIM_TypeDef *TIMx, uint32_t Channels)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether channel(s) is(are) enabled.  <a href="group/group__TIM__LL__EF__Capture__Compare.html#gab86fdbcda859d181fc177c3af26a529c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure an output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga09bbc48d24d198bdd8794c78b805f898"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are derived.  <a href="group/group__TIM__LL__EF__Output__Channel.html#gac8e509003056c6e203e62e7044cbec9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output compare mode of an output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga1ec65171d31584f23491a20993c5f0df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity of an output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga251fb869e2f7ee4471327d652e197ee0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the polarity of an output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the IDLE state of an output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#gaf895bc94c33e3d78503903ef4a1cdc66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the IDLE state of an output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fast mode for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga5a9fb40dd264528737f8fca503411d42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable fast mode for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga6f6e0e27313224afbb74e9c341a61e10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether fast mode is enabled for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable compare register (TIMx_CCRx) preload for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#gad069a0e5a314461188af6e95387533d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable compare register (TIMx_CCRx) preload for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga917f983b80498e9917bc5a23a74bc487"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga89f5c6274acd6a875f7641e8c3aee589"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clearing the output channel on an external event.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga55897c5f4540e7d2d24e4ce776201ff3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable clearing the output channel on an external event.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga642af0399766a3fc8771f5796f5bbf63"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates clearing the output channel on an external event is enabled for the output channel.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga15920a160e122f174e49c26a407848f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a> (TIM_TypeDef *TIMx, uint32_t DeadTime)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of the Ocx and OCxN signals).  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga6c52cfd03520da1258e66916e9ae64d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 1 (TIMx_CCR1).  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga38ac40271e5e39c95fcf7084e909f259"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 2 (TIMx_CCR2).  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 3 (TIMx_CCR3).  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga234c6b2ed7029808d23813acffcada4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a> (TIM_TypeDef *TIMx, uint32_t CompareValue)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set compare value for output channel 4 (TIMx_CCR4).  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga1f00aefc876b37b52367e55fb61669f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR1) set for output channel 1.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga108efdbd049a0b420ce21b31cbb97b2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR2) set for output channel 2.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR3) set for output channel 3.  <a href="group/group__TIM__LL__EF__Output__Channel.html#ga39680e13cd1a37df9417f7ab722b262f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get compare value (TIMx_CCR4) set for output channel 4.  <a href="group/group__TIM__LL__EF__Output__Channel.html#gaf37a447d19ec7d72a7511d9f22d4c572"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure input channel.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga0002c4b126fdd8a6063f1a53155c129b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the active input.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga8534da665afa00f64e29f1cbdb0e28a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current active input.  <a href="group/group__TIM__LL__EF__Input__Channel.html#gae28c684abaa9062ac0401e50f062e15e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the prescaler of input channel.  <a href="group/group__TIM__LL__EF__Input__Channel.html#gac9aeb4f769623cabf8f38c119efd59a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current prescaler value acting on an input channel.  <a href="group/group__TIM__LL__EF__Input__Channel.html#gaa18b3156ce854649a1e5d83b0c64e349"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input filter duration.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga1621f837bbf32c9bd8d84f7989220d1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the input filter duration.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga983f5e8e6c96485af41143bb6f8074c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input channel polarity.  <a href="group/group__TIM__LL__EF__Input__Channel.html#gabd12b3d6ac379be1223b0a3da98de507"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a> (TIM_TypeDef *TIMx, uint32_t Channel)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current input channel polarity.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga03b4334307b22cd4a4a3474136ffa4f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).  <a href="group/group__TIM__LL__EF__Input__Channel.html#gadb89167d0cb4d7b66e610fa5babe8f76"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.  <a href="group/group__TIM__LL__EF__Input__Channel.html#gac47cb23ca4b9d87bda152ded33a81a69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga33292fe4ac7f8b8026ffed2116a460e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 1.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga54875cb4a4f8818609ef2c2e2649363b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 2.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga06f98c0dfc67c7497d0d6b25511dd633"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 3.  <a href="group/group__TIM__LL__EF__Input__Channel.html#gad83969548044531e6e31e1eb6a25c61c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get captured value for input channel 4.  <a href="group/group__TIM__LL__EF__Input__Channel.html#ga826a636ef1b1b1666e5d08271fbb0b83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable external clock mode 2.  <a href="group/group__TIM__LL__EF__Clock__Selection.html#gabb45b9b91f38df3b9161ce1ca882bcea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable external clock mode 2.  <a href="group/group__TIM__LL__EF__Clock__Selection.html#gaea510994f63bf53ffe280b266f70fffa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether external clock mode 2 is enabled.  <a href="group/group__TIM__LL__EF__Clock__Selection.html#gabed99bf02aacd60bbf3ef224da59d7ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a> (TIM_TypeDef *TIMx, uint32_t ClockSource)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock source of the counter clock.  <a href="group/group__TIM__LL__EF__Clock__Selection.html#ga1bf8624f69647c54afbbe8ff1d62abce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a> (TIM_TypeDef *TIMx, uint32_t EncoderMode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the encoder interface mode.  <a href="group/group__TIM__LL__EF__Clock__Selection.html#gaf7e0a7e36fc7442ac653d827709f2792"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a> (TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger output (TRGO) used for timer synchronization .  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga921e4442342005c702a896c68723b403"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a> (TIM_TypeDef *TIMx, uint32_t SlaveMode)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the synchronization mode of a slave timer.  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga0ded39e7c38384f3ffea961990691b78"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a> (TIM_TypeDef *TIMx, uint32_t TriggerInput)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the selects the trigger input to be used to synchronize the counter.  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Master/Slave mode.  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#gaa53411d505c32d8c7b747ed985e07921"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Master/Slave mode.  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#gaa2ef88b89e92205e06f300f93b500950"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the Master/Slave mode is enabled.  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#gac68449735f5336d5b3c36d7981088662"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a> (TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the external trigger (ETR) input.  <a href="group/group__TIM__LL__EF__Timer__Synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the break function.  <a href="group/group__TIM__LL__EF__Break__Function.html#gafc14ecd018f11f33326c7d6377918349"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the break function.  <a href="group/group__TIM__LL__EF__Break__Function.html#ga96ace60a36187cbb09f043fb614061c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#gaff4621b56a98d0cb5de582db2d5eebe6">LL_TIM_ConfigBRK</a> (TIM_TypeDef *TIMx, uint32_t BreakPolarity)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the break input.  <a href="group/group__TIM__LL__EF__Break__Function.html#gaff4621b56a98d0cb5de582db2d5eebe6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a> (TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the outputs off state (enabled v.s.  <a href="group/group__TIM__LL__EF__Break__Function.html#ga3f9be955727b0bb60e4c9ae111264f98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable automatic output (MOE can be set by software or automatically when a break input is active).  <a href="group/group__TIM__LL__EF__Break__Function.html#gacc376efa3e9e87337740c934e7c0d625"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable automatic output (MOE can be set only by software).  <a href="group/group__TIM__LL__EF__Break__Function.html#gae5ef92969d1a4602d218b50ba0b4c050"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether automatic output is enabled.  <a href="group/group__TIM__LL__EF__Break__Function.html#ga62cb9135916f8ddba19a291c9d1d8ac1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the outputs (set the MOE bit in TIMx_BDTR register).  <a href="group/group__TIM__LL__EF__Break__Function.html#ga627a9caf995134e588f420f252cdc9af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the outputs (reset the MOE bit in TIMx_BDTR register).  <a href="group/group__TIM__LL__EF__Break__Function.html#gae4a7fb930e5b32fc86c87ed113545858"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether outputs are enabled.  <a href="group/group__TIM__LL__EF__Break__Function.html#ga340f224793c82029b130b728d032bde4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a> (TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the timer DMA burst feature.  <a href="group/group__TIM__LL__EF__DMA__Burst__Mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the update interrupt flag (UIF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga0f78d59be8d5ddf2b148b7931828ce9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gae5cebb045c8b25c9a8e337d458351d2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 1 interrupt flag (CC1F).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gafbea7cc79b148ccf528fc8245c5a6e80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga0d9fec86fdfe791e57217b2784bea143"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 2 interrupt flag (CC2F).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gaae83f15c342da7c13dce5a4b863aa8cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga90001d914adaaa04c7f4d854f213bcc3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 3 interrupt flag (CC3F).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga52435cbe512012469db0657fb583229b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 4 interrupt flag (CC4F).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gaa32d5ed279e42195a9e3744c0be28183"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga3de62dc5832418a9213bbe48ea84f6cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the commutation interrupt flag (COMIF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga93f6d029eedb1e4a20b6a02aa209021a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the trigger interrupt flag (TIF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gaa24358fa9e4928908dc1beaade027b20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga6d05d441a2000acbb5a83172f9edd7c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the break interrupt flag (BIF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga2fe99302b2a1fa57beeda98723720eb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga2c7767832db13186071e1a4ccedcde38"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga4ebc1354d4191a6851089da044c6d22e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gad3df531f853a021146458232f6622bff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gab3f60bfdd0a666aa19922d0037281eb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga5c66753c81da26165a2dc254070bc295"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gaa5a0ba30113cad24eba5dd6cb1c03094"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#gacbb1935ef4ff9da35d121043b0897dce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending).  <a href="group/group__TIM__LL__EF__FLAG__Management.html#ga3ed63f1131b7110db42bd2b9e72b5047"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update interrupt (UIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga55323e2354650785acd9593a0f84121d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update interrupt (UIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gacc5c0c96c7fbabec1106f21206740391"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update interrupt (UIE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#ga56d75ea087d5ab5e187480f5368f4597"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 interrupt (CC1IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga3efef31d179bf56344501907b908672c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 interrupt (CC1IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gab5118661984f2b79fc8d3cc2e7f8fc99"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#gaa63dc6329227f6cbec3563b7dba9d43a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 interrupt (CC2IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga654396ea8e783254fe9101c7eda6cea1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 interrupt (CC2IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gac332c72a1f42e67832554cff7778116c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#ga5203425b9edbab60c11d2660cc0b4f66"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 interrupt (CC3IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 interrupt (CC3IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#gac451efd6d8aaafd0fb595b2170089aa3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 interrupt (CC4IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gad14442323be48d03c0a5efd39fffb40a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 interrupt (CC4IE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga0a7672084681c984d1fcb233ffae47c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#gaa4d79b71bc2ac31983c540fe8457ac67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation interrupt (COMIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga5aec16efafc832b0ba1fb360ecad39d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation interrupt (COMIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gabd9efe832de6e2936036d9433b8a662a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation interrupt (COMIE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#ga2aed9e380dc71797d6f71689670d43eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga823c032ca798f121458d03e7cea8c294"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#gac6be8d0e9c064205969dcace918265d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TIE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#ga466100b1f9021a78a0201c070fdd9329"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable break interrupt (BIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga3ed2f825b2e0e712fe0854215c1cd092"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable break interrupt (BIE).  <a href="group/group__TIM__LL__EF__IT__Management.html#ga065590c86499b3f24e995095233bb45e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the break interrupt (BIE) is enabled.  <a href="group/group__TIM__LL__EF__IT__Management.html#ga615a013853f1948bbb89fe041fd96555"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable update DMA request (UDE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable update DMA request (UDE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga4f14d0e7a300eeca6945072834571d1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the update DMA request (UDE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#gace0070f04eddddecf09d2cd83ce61dfd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 1 DMA request (CC1DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga6f0bb4314c77155fdece28e96fa48d08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 1 DMA request (CC1DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga7ea602217d4f7e9f8678e751d9b9a879"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga20945406729c874cccd64564d78c31f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 2 DMA request (CC2DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#gad1fef8f9ca4336bc89f83271ce57476d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 2 DMA request (CC2DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga5e2458ea6e472c6cf99dab9d5ef55190"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga337cf77581130e42bcff3dcae4d092f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 3 DMA request (CC3DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#gaf31980df1500604e3e2f1633b6023eb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 3 DMA request (CC3DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga8e82ccc0aba82f74be63dd1e3bd53516"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga58b4fce5377a0dbf875b932c115170e3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable capture/compare 4 DMA request (CC4DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga47df3f03efd3ec10aad998ebf524503c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable capture/compare 4 DMA request (CC4DE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga764d0946aead12c5e166f005549e62d4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#gacbf2f753c0035b2e1ce6d2239ce22636"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable commutation DMA request (COMDE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable commutation DMA request (COMDE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga6bc0fac00ffedef7d3148e873a33cc17"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the commutation DMA request (COMDE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#gac41406b7c2feb3e4c589019ac3bc575f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable trigger interrupt (TDE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga35966ad10eafb2fd6c5431ee966f83b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable trigger interrupt (TDE).  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga337aa8135f7a24f251a012989b8b9e9f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether the trigger interrupt (TDE) is enabled.  <a href="group/group__TIM__LL__EF__DMA__Management.html#ga1ce120b95cfac625e8cb9523b538b940"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate an update event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#gad1320f002aed49137d7006d4aeba537c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 1 event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#gaef37f9a1e063118f19f556ee2fdfb883"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 2 event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#ga4101ea584b83ad17e6ba7d28c258c0b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 3 event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate Capture/Compare 4 event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#ga4ee06a9f491e0f0983e760ef32d2f863"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate commutation event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#ga224036b66a3a7f9bb20c73498cc0cebf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate trigger event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#gad8eaad4b9d0244f5ea99002fa303dbb2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate break event.  <a href="group/group__TIM__LL__EF__EVENT__Management.html#ga19b7282badf344389f585f31d3d1d8d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a">LL_TIM_DeInit</a> (TIM_TypeDef *TIMx)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TIMx registers to their reset values.  <a href="group/group__TIM__LL__EF__Init.html#ga30baf8583d8b9bf9b33c798af312605a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20">LL_TIM_StructInit</a> (<a class="el" href="structLL__TIM__InitTypeDef.html">LL_TIM_InitTypeDef</a> *TIM_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the time base unit configuration data structure to their default values.  <a href="group/group__TIM__LL__EF__Init.html#gac5a14068aec0742395d3876a3e91af20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">LL_TIM_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structLL__TIM__InitTypeDef.html">LL_TIM_InitTypeDef</a> *TIM_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the TIMx time base unit.  <a href="group/group__TIM__LL__EF__Init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e">LL_TIM_OC_StructInit</a> (<a class="el" href="structLL__TIM__OC__InitTypeDef.html">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the TIMx output channel configuration data structure to their default values.  <a href="group/group__TIM__LL__EF__Init.html#gab10252c07544c774b31249fb96d3344e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0">LL_TIM_OC_Init</a> (TIM_TypeDef *TIMx, uint32_t Channel, <a class="el" href="structLL__TIM__OC__InitTypeDef.html">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the TIMx output channel.  <a href="group/group__TIM__LL__EF__Init.html#ga3334de80c50af38696a15fd3cbdef3c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">LL_TIM_IC_StructInit</a> (<a class="el" href="structLL__TIM__IC__InitTypeDef.html">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the TIMx input channel configuration data structure to their default values.  <a href="group/group__TIM__LL__EF__Init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816">LL_TIM_IC_Init</a> (TIM_TypeDef *TIMx, uint32_t Channel, <a class="el" href="structLL__TIM__IC__InitTypeDef.html">LL_TIM_IC_InitTypeDef</a> *TIM_IC_InitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the TIMx input channel.  <a href="group/group__TIM__LL__EF__Init.html#ga4a85881d959274c056474ce4123da816"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">LL_TIM_ENCODER_StructInit</a> (<a class="el" href="structLL__TIM__ENCODER__InitTypeDef.html">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each TIM_EncoderInitStruct field with its default value.  <a href="group/group__TIM__LL__EF__Init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb">LL_TIM_ENCODER_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structLL__TIM__ENCODER__InitTypeDef.html">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the encoder interface of the timer instance.  <a href="group/group__TIM__LL__EF__Init.html#ga3228da48b7222539063a7f585e759bfb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39">LL_TIM_HALLSENSOR_StructInit</a> (<a class="el" href="structLL__TIM__HALLSENSOR__InitTypeDef.html">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the TIMx Hall sensor interface configuration data structure to their default values.  <a href="group/group__TIM__LL__EF__Init.html#ga4df132dbd6fb4e36a4078d57d0148b39"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c">LL_TIM_HALLSENSOR_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structLL__TIM__HALLSENSOR__InitTypeDef.html">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Hall sensor interface of the timer instance.  <a href="group/group__TIM__LL__EF__Init.html#gade46ac027e3234ebf16cc4f33d81436c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">LL_TIM_BDTR_StructInit</a> (<a class="el" href="structLL__TIM__BDTR__InitTypeDef.html">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the fields of the Break and Dead Time configuration data structure to their default values.  <a href="group/group__TIM__LL__EF__Init.html#ga78f9f73b6fbeeced33d7dba5d24316d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298">LL_TIM_BDTR_Init</a> (TIM_TypeDef *TIMx, <a class="el" href="structLL__TIM__BDTR__InitTypeDef.html">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Break and Dead Time feature of the timer instance.  <a href="group/group__TIM__LL__EF__Init.html#ga347dbb2c16b82ef70dd9c48497e2b298"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Variables.html#ga5908bef791db84721549bd7cbbaf273a">OFFSET_TAB_CCMRx</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Variables.html#ga7e2d0289c5fb47d94d8806698335de30">SHIFT_TAB_OCxx</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Variables.html#gac3b091b545521373e7c28e2da3122713">SHIFT_TAB_ICxx</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Variables.html#ga673c4772f1351a17f994f7e641bcabbd">SHIFT_TAB_CCxP</a> []</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__TIM__LL__Private__Variables.html#ga74a5353ded9ee3a99e5f38b9e8f73e12">SHIFT_TAB_OISx</a> []</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of TIM LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team </dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__tim_8h_source.html">stm32f1xx_ll_tim.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:45 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
