{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467848916088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467848916088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 20:48:35 2016 " "Processing started: Wed Jul 06 20:48:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467848916088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467848916088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467848916089 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1467848916973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_7seg-decodificador " "Found design unit 1: bin_7seg-decodificador" {  } { { "bin_7seg.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/bin_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917483 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "bin_7seg.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/bin_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-MUXarc " "Found design unit 1: MUX_2-MUXarc" {  } { { "MUX_2.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917486 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-ShiftLeftarc " "Found design unit 1: ShiftLeft-ShiftLeftarc" {  } { { "ShiftLeft.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ShiftLeft.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917488 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ShiftLeft.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-pipelineArc " "Found design unit 1: pipeline-pipelineArc" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917492 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdad-SYN " "Found design unit 1: memdad-SYN" {  } { { "MemDad.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemDad.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917496 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemDad " "Found entity 1: MemDad" {  } { { "MemDad.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemDad.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PCarc " "Found design unit 1: PC-PCarc" {  } { { "PC.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917499 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bregmips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bregmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bregMIPS-bregArch " "Found design unit 1: bregMIPS-bregArch" {  } { { "bregMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/bregMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917502 ""} { "Info" "ISGN_ENTITY_NAME" "1 bregMIPS " "Found entity 1: bregMIPS" {  } { { "bregMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/bregMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SOM-SOMArch " "Found design unit 1: SOM-SOMArch" {  } { { "SOM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/SOM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917505 ""} { "Info" "ISGN_ENTITY_NAME" "1 SOM " "Found entity 1: SOM" {  } { { "SOM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/SOM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMIPS-ulaExec " "Found design unit 1: ulaMIPS-ulaExec" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917508 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMIPS " "Found entity 1: ulaMIPS" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-sign_ext_arch " "Found design unit 1: sign_ext-sign_ext_arch" {  } { { "sign_ext.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/sign_ext.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917511 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/sign_ext.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_3-MUX3arc " "Found design unit 1: MUX_3-MUX3arc" {  } { { "MUX_3.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917515 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-control_op " "Found design unit 1: CONTROL-control_op" {  } { { "CONTROL.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/CONTROL.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917518 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "CONTROL.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/CONTROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulacontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulacontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaCONTROL-behav " "Found design unit 1: ulaCONTROL-behav" {  } { { "ulaCONTROL.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaCONTROL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917522 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaCONTROL " "Found entity 1: ulaCONTROL" {  } { { "ulaCONTROL.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaCONTROL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_5bits-MUXarc " "Found design unit 1: MUX_5bits-MUXarc" {  } { { "MUX_5bits.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_5bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917525 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_5bits " "Found entity 1: MUX_5bits" {  } { { "MUX_5bits.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FETCH-fetchArc " "Found design unit 1: FETCH-fetchArc" {  } { { "FETCH.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917528 ""} { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-decodeArc " "Found design unit 1: DECODE-decodeArc" {  } { { "DECODE.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917532 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXECUTE-executeArc " "Found design unit 1: EXECUTE-executeArc" {  } { { "EXECUTE.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EXECUTE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917535 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE " "Found entity 1: EXECUTE" {  } { { "EXECUTE.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EXECUTE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMDADOS-memArc " "Found design unit 1: MEMDADOS-memArc" {  } { { "MEMDADOS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MEMDADOS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917540 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDADOS " "Found entity 1: MEMDADOS" {  } { { "MEMDADOS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MEMDADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID-if_idArc " "Found design unit 1: IF_ID-if_idArc" {  } { { "IF_ID.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/IF_ID.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917544 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/IF_ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX-id_exArc " "Found design unit 1: ID_EX-id_exArc" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917547 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM-ex_memArc " "Found design unit 1: EX_MEM-ex_memArc" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917552 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-mem_wbArc " "Found design unit 1: MEM_WB-mem_wbArc" {  } { { "MEM_WB.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MEM_WB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917557 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MEM_WB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writeback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRITEBACK-wbArc " "Found design unit 1: WRITEBACK-wbArc" {  } { { "WRITEBACK.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/WRITEBACK.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917560 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRITEBACK " "Found entity 1: WRITEBACK" {  } { { "WRITEBACK.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/WRITEBACK.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meminst-SYN " "Found design unit 1: meminst-SYN" {  } { { "MemInst.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemInst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917563 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "MemInst.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemInst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_6-MUXarc " "Found design unit 1: MUX_6-MUXarc" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917568 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917568 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1467848917624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LeMem pipeline.vhd(124) " "Verilog HDL or VHDL warning at pipeline.vhd(124): object \"LeMem\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467848917627 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vai pipeline.vhd(134) " "Verilog HDL or VHDL warning at pipeline.vhd(134): object \"vai\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467848917628 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero pipeline.vhd(134) " "Verilog HDL or VHDL warning at pipeline.vhd(134): object \"zero\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467848917628 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ovfl pipeline.vhd(134) " "Verilog HDL or VHDL warning at pipeline.vhd(134): object \"ovfl\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1467848917628 "|pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH FETCH:PIP1 " "Elaborating entity \"FETCH\" for hierarchy \"FETCH:PIP1\"" {  } { { "pipeline.vhd" "PIP1" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 FETCH:PIP1\|MUX_2:MUX_PC " "Elaborating entity \"MUX_2\" for hierarchy \"FETCH:PIP1\|MUX_2:MUX_PC\"" {  } { { "FETCH.vhd" "MUX_PC" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC FETCH:PIP1\|PC:ATUAL_PC " "Elaborating entity \"PC\" for hierarchy \"FETCH:PIP1\|PC:ATUAL_PC\"" {  } { { "FETCH.vhd" "ATUAL_PC" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOM FETCH:PIP1\|SOM:INCR_PC " "Elaborating entity \"SOM\" for hierarchy \"FETCH:PIP1\|SOM:INCR_PC\"" {  } { { "FETCH.vhd" "INCR_PC" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemInst FETCH:PIP1\|MemInst:MEM_INSTR " "Elaborating entity \"MemInst\" for hierarchy \"FETCH:PIP1\|MemInst:MEM_INSTR\"" {  } { { "FETCH.vhd" "MEM_INSTR" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\"" {  } { { "MemInst.vhd" "altsyncram_component" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemInst.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\"" {  } { { "MemInst.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemInst.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component " "Instantiated megafunction \"FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file text.mif " "Parameter \"init_file\" = \"text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917683 ""}  } { { "MemInst.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemInst.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467848917683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl71 " "Found entity 1: altsyncram_tl71" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848917755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848917755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tl71 FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated " "Elaborating entity \"altsyncram_tl71\" for hierarchy \"FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID FETCH:PIP1\|IF_ID:IFID " "Elaborating entity \"IF_ID\" for hierarchy \"FETCH:PIP1\|IF_ID:IFID\"" {  } { { "FETCH.vhd" "IFID" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/FETCH.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:PIP2 " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:PIP2\"" {  } { { "pipeline.vhd" "PIP2" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL DECODE:PIP2\|CONTROL:CTRL " "Elaborating entity \"CONTROL\" for hierarchy \"DECODE:PIP2\|CONTROL:CTRL\"" {  } { { "DECODE.vhd" "CTRL" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaCONTROL DECODE:PIP2\|ulaCONTROL:ULACONTR " "Elaborating entity \"ulaCONTROL\" for hierarchy \"DECODE:PIP2\|ulaCONTROL:ULACONTR\"" {  } { { "DECODE.vhd" "ULACONTR" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bregMIPS DECODE:PIP2\|bregMIPS:BREG " "Elaborating entity \"bregMIPS\" for hierarchy \"DECODE:PIP2\|bregMIPS:BREG\"" {  } { { "DECODE.vhd" "BREG" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext DECODE:PIP2\|sign_ext:SIGNEXT " "Elaborating entity \"sign_ext\" for hierarchy \"DECODE:PIP2\|sign_ext:SIGNEXT\"" {  } { { "DECODE.vhd" "SIGNEXT" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft DECODE:PIP2\|ShiftLeft:SHL " "Elaborating entity \"ShiftLeft\" for hierarchy \"DECODE:PIP2\|ShiftLeft:SHL\"" {  } { { "DECODE.vhd" "SHL" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX DECODE:PIP2\|ID_EX:IDEX " "Elaborating entity \"ID_EX\" for hierarchy \"DECODE:PIP2\|ID_EX:IDEX\"" {  } { { "DECODE.vhd" "IDEX" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE EXECUTE:PIP3 " "Elaborating entity \"EXECUTE\" for hierarchy \"EXECUTE:PIP3\"" {  } { { "pipeline.vhd" "PIP3" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulaMIPS EXECUTE:PIP3\|ulaMIPS:ULA " "Elaborating entity \"ulaMIPS\" for hierarchy \"EXECUTE:PIP3\|ulaMIPS:ULA\"" {  } { { "EXECUTE.vhd" "ULA" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EXECUTE.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5bits EXECUTE:PIP3\|MUX_5bits:MUXRegDst " "Elaborating entity \"MUX_5bits\" for hierarchy \"EXECUTE:PIP3\|MUX_5bits:MUXRegDst\"" {  } { { "EXECUTE.vhd" "MUXRegDst" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EXECUTE.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EXECUTE:PIP3\|EX_MEM:EXMEM " "Elaborating entity \"EX_MEM\" for hierarchy \"EXECUTE:PIP3\|EX_MEM:EXMEM\"" {  } { { "EXECUTE.vhd" "EXMEM" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EXECUTE.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDADOS MEMDADOS:PIP4 " "Elaborating entity \"MEMDADOS\" for hierarchy \"MEMDADOS:PIP4\"" {  } { { "pipeline.vhd" "PIP4" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDad MEMDADOS:PIP4\|MemDad:MEM_DADO " "Elaborating entity \"MemDad\" for hierarchy \"MEMDADOS:PIP4\|MemDad:MEM_DADO\"" {  } { { "MEMDADOS.vhd" "MEM_DADO" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MEMDADOS.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\"" {  } { { "MemDad.vhd" "altsyncram_component" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemDad.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\"" {  } { { "MemDad.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemDad.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467848917956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component " "Instantiated megafunction \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848917957 ""}  } { { "MemDad.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MemDad.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1467848917957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lnc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lnc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lnc1 " "Found entity 1: altsyncram_lnc1" {  } { { "db/altsyncram_lnc1.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_lnc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1467848918032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1467848918032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lnc1 MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated " "Elaborating entity \"altsyncram_lnc1\" for hierarchy \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848918033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEMDADOS:PIP4\|MEM_WB:MEMWB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEMDADOS:PIP4\|MEM_WB:MEMWB\"" {  } { { "MEMDADOS.vhd" "MEMWB" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MEMDADOS.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848918038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITEBACK WRITEBACK:PIP5 " "Elaborating entity \"WRITEBACK\" for hierarchy \"WRITEBACK:PIP5\"" {  } { { "pipeline.vhd" "PIP5" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848918041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_6 MUX_6:MUXAO " "Elaborating entity \"MUX_6\" for hierarchy \"MUX_6:MUXAO\"" {  } { { "pipeline.vhd" "MUXAO" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848918045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:SEG70 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:SEG70\"" {  } { { "pipeline.vhd" "SEG70" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1467848918048 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 141 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1467848918370 "|pipeline|clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "DECODE:PIP2\|CONTROL:CTRL\|Mux12 " "Found clock multiplexer DECODE:PIP2\|CONTROL:CTRL\|Mux12" {  } { { "CONTROL.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/CONTROL.vhd" 67 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1467848918370 "|pipeline|DECODE:PIP2|CONTROL:CTRL|Mux12"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1467848918370 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[0\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[0\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[1\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[1\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[2\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[2\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[3\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[3\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[4\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[4\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[5\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[5\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[6\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[6\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[7\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[7\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[8\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[8\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[9\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[9\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[10\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[10\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[11\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[11\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[12\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[12\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[13\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[13\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[14\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[14\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[15\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[15\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[16\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[16\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[17\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[17\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[18\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[18\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[19\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[19\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[20\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[20\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[21\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[21\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[22\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[22\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[23\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[23\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[24\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[24\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[25\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[25\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[26\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[26\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[27\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[27\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[28\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[28\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[29\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[29\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[30\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[30\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MUX_6:MUXAO\|S\[31\] " "Converted tri-state buffer \"MUX_6:MUXAO\|S\[31\]\" feeding internal logic into a wire" {  } { { "MUX_6.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/MUX_6.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[19\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[19\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[18\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[18\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[17\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[17\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[16\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[16\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[15\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[15\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[14\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[14\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[13\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[13\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[12\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[12\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[11\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[11\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[10\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[10\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[9\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[9\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[8\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[8\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[7\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[7\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[6\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[6\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[5\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[5\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[4\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[4\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[3\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[3\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[2\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[2\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[1\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[1\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[0\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[0\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[20\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[20\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[21\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[21\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[22\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[22\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[23\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[23\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[24\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[24\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[25\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[25\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[26\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[26\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[27\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[27\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[28\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[28\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[29\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[29\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[30\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[30\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[31\] " "Converted tri-state buffer \"EXECUTE:PIP3\|ulaMIPS:ULA\|Z\[31\]\" feeding internal logic into a wire" {  } { { "ulaMIPS.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ulaMIPS.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[11\] " "Converted tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[11\]\" feeding internal logic into a wire" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[12\] " "Converted tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[12\]\" feeding internal logic into a wire" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[13\] " "Converted tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[13\]\" feeding internal logic into a wire" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[14\] " "Converted tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[14\]\" feeding internal logic into a wire" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[15\] " "Converted tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[15\]\" feeding internal logic into a wire" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1467848918472 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1467848918472 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[0\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[0\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[1\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[1\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[1\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[1\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[2\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[2\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[3\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[3\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[4\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[4\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[5\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[5\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[6\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[6\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[7\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[7\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[8\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[8\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[9\] MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[9\]\" to the node \"MEMDADOS:PIP4\|MemDad:MEM_DADO\|altsyncram:altsyncram_component\|altsyncram_lnc1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[10\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[10\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[10\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[10\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[11\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[11\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[11\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[11\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[12\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[12\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[12\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[12\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[13\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[13\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[13\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[13\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[14\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[14\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[14\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[14\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[15\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[15\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[15\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[15\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[16\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[16\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[16\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[16\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[17\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[17\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[17\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[17\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[18\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[18\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[18\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[18\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[19\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[19\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[19\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[19\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[20\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[20\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[20\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[20\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[21\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[21\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[21\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[21\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[22\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[22\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[22\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[22\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[23\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[23\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[23\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[23\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[24\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[24\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[24\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[24\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[25\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[25\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[25\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[25\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[26\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[26\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[26\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[26\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[27\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[27\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[27\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[27\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[28\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[28\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[28\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[28\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[29\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[29\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[29\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[29\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[30\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[30\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[30\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[30\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[31\] MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[31\] " "Converted the fan-out from the tri-state buffer \"EXECUTE:PIP3\|EX_MEM:EXMEM\|ResultULA\[31\]\" to the node \"MEMDADOS:PIP4\|MEM_WB:MEMWB\|ResultULA\[31\]\" into an OR gate" {  } { { "EX_MEM.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/EX_MEM.vhd" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[0\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[0\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[0\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[0\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[1\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[1\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[1\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[1\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[2\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[2\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[2\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[2\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[3\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[3\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[3\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[3\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[4\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[4\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[4\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[4\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[5\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[5\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[5\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[5\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[6\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[6\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[6\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[6\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[7\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[7\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[7\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[7\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[8\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[8\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[8\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[8\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[9\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[9\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[9\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[9\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[10\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[10\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[10\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[10\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[11\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[11\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[11\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[11\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[12\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[12\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[12\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[12\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[13\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[13\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[13\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[13\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[14\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[14\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[14\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[14\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[15\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[15\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[15\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[15\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[16\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[16\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[16\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[16\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[17\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[17\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[17\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[17\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[18\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[18\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[18\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[18\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[19\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[19\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[19\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[19\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[20\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[20\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[20\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[20\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[21\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[21\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[21\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[21\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[22\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[22\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[22\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[22\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[23\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[23\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[23\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[23\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[24\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[24\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[24\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[24\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[25\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[25\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[25\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[25\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[26\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[26\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[26\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[26\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[27\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[27\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[27\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[27\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[28\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[28\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[28\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[28\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[29\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[29\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[29\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[29\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[30\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[30\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[30\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[30\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida1\[31\] EXECUTE:PIP3\|MUX_2:MUX1\|S\[31\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida1\[31\]\" to the node \"EXECUTE:PIP3\|MUX_2:MUX1\|S\[31\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[0\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[0\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[0\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[0\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[1\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[1\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[1\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[1\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[2\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[2\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[2\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[2\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[3\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[3\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[3\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[3\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[4\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[4\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[4\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[4\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[5\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[5\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[5\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[5\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[6\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[6\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[6\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[6\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[7\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[7\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[7\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[7\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[8\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[8\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[8\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[8\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[9\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[9\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[9\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[9\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[10\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[10\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[10\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[10\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[11\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[11\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[11\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[11\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[12\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[12\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[12\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[12\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[13\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[13\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[13\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[13\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[14\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[14\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[14\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[14\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[15\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[15\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[15\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[15\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[16\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[16\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[16\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[16\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[17\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[17\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[17\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[17\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[18\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[18\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[18\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[18\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[19\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[19\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[19\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[19\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[20\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[20\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[20\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[20\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[21\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[21\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[21\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[21\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[22\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[22\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[22\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[22\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[23\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[23\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[23\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[23\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[24\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[24\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[24\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[24\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[25\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[25\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[25\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[25\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[26\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[26\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[26\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[26\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[27\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[27\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[27\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[27\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[28\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[28\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[28\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[28\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[29\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[29\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[29\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[29\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[30\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[30\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[30\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[30\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|saida2\[31\] EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[31\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|saida2\[31\]\" to the node \"EXECUTE:PIP3\|EX_MEM:EXMEM\|wrtData\[31\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[16\] EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[0\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[16\]\" to the node \"EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[0\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[17\] EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[1\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[17\]\" to the node \"EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[1\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[18\] EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[2\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[18\]\" to the node \"EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[2\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[19\] EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[3\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[19\]\" to the node \"EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[3\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[20\] EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[4\] " "Converted the fan-out from the tri-state buffer \"DECODE:PIP2\|ID_EX:IDEX\|instrAUX\[20\]\" to the node \"EXECUTE:PIP3\|MUX_5bits:MUXRegDst\|S\[4\]\" into an OR gate" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1467848922218 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1467848922218 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 28 -1 0 } } { "ID_EX.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/ID_EX.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1467848922360 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1467848922360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg0\[7\] VCC " "Pin \"s7seg0\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg1\[7\] VCC " "Pin \"s7seg1\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg2\[7\] VCC " "Pin \"s7seg2\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg3\[7\] VCC " "Pin \"s7seg3\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg4\[7\] VCC " "Pin \"s7seg4\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg5\[7\] VCC " "Pin \"s7seg5\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg6\[7\] VCC " "Pin \"s7seg6\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s7seg7\[7\] VCC " "Pin \"s7seg7\[7\]\" is stuck at VCC" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1467848938009 "|pipeline|s7seg7[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1467848938009 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1467848948638 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1467848949117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1467848949117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4817 " "Implemented 4817 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1467848949489 ""} { "Info" "ICUT_CUT_TM_OPINS" "271 " "Implemented 271 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1467848949489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4477 " "Implemented 4477 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1467848949489 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1467848949489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1467848949489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467848949549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 20:49:09 2016 " "Processing ended: Wed Jul 06 20:49:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467848949549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467848949549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467848949549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467848949549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467848950592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467848950594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 20:49:10 2016 " "Processing started: Wed Jul 06 20:49:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467848950594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1467848950594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1467848950594 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1467848950682 ""}
{ "Info" "0" "" "Project  = pipeline" {  } {  } 0 0 "Project  = pipeline" 0 0 "Fitter" 0 0 1467848950683 ""}
{ "Info" "0" "" "Revision = pipeline" {  } {  } 0 0 "Revision = pipeline" 0 0 "Fitter" 0 0 1467848950683 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1467848950974 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipeline EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1467848951013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467848951054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1467848951054 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1467848951206 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1467848951222 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1467848952351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 6524 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467848952361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 6525 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1467848952361 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1467848952361 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467848952379 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "184 276 " "No exact pin location assignment(s) for 184 pins of 276 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[0\] " "Pin ula_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[0] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[1\] " "Pin ula_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[1] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[2\] " "Pin ula_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[2] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[3\] " "Pin ula_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[3] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[4\] " "Pin ula_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[4] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[5\] " "Pin ula_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[5] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[6\] " "Pin ula_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[6] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[7\] " "Pin ula_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[7] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[8\] " "Pin ula_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[8] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[9\] " "Pin ula_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[9] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[10\] " "Pin ula_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[10] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[11\] " "Pin ula_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[11] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[12\] " "Pin ula_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[12] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[13\] " "Pin ula_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[13] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[14\] " "Pin ula_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[14] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[15\] " "Pin ula_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[15] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[16\] " "Pin ula_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[16] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[17\] " "Pin ula_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[17] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[18\] " "Pin ula_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[18] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[19\] " "Pin ula_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[19] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[20\] " "Pin ula_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[20] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[21\] " "Pin ula_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[21] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[22\] " "Pin ula_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[22] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[23\] " "Pin ula_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[23] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[24\] " "Pin ula_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[24] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[25\] " "Pin ula_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[25] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[26\] " "Pin ula_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[26] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[27\] " "Pin ula_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[27] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[28\] " "Pin ula_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[28] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[29\] " "Pin ula_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[29] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[30\] " "Pin ula_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[30] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ula_out\[31\] " "Pin ula_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ula_out[31] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 13 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ula_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[0\] " "Pin s1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[0] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[1\] " "Pin s1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[1] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[2\] " "Pin s1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[2] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[3\] " "Pin s1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[3] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[4\] " "Pin s1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[4] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[5\] " "Pin s1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[5] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[6\] " "Pin s1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[6] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[7\] " "Pin s1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[7] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[8\] " "Pin s1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[8] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[9\] " "Pin s1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[9] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[10\] " "Pin s1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[10] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[11\] " "Pin s1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[11] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[12\] " "Pin s1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[12] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[13\] " "Pin s1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[13] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[14\] " "Pin s1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[14] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[15\] " "Pin s1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[15] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[16\] " "Pin s1\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[16] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[17\] " "Pin s1\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[17] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[18\] " "Pin s1\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[18] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[19\] " "Pin s1\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[19] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[20\] " "Pin s1\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[20] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[21\] " "Pin s1\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[21] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[22\] " "Pin s1\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[22] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[23\] " "Pin s1\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[23] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[24\] " "Pin s1\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[24] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[25\] " "Pin s1\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[25] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[26\] " "Pin s1\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[26] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[27\] " "Pin s1\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[27] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[28\] " "Pin s1\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[28] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[29\] " "Pin s1\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[29] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[30\] " "Pin s1\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[30] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[31\] " "Pin s1\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s1[31] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[0\] " "Pin s2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[0] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[1\] " "Pin s2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[1] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[2\] " "Pin s2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[2] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[3\] " "Pin s2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[3] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[4\] " "Pin s2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[4] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[5\] " "Pin s2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[5] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[6\] " "Pin s2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[6] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[7\] " "Pin s2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[7] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[8\] " "Pin s2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[8] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[9\] " "Pin s2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[9] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[10\] " "Pin s2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[10] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[11\] " "Pin s2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[11] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[12\] " "Pin s2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[12] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[13\] " "Pin s2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[13] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[14\] " "Pin s2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[14] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[15\] " "Pin s2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[15] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[16\] " "Pin s2\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[16] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[17\] " "Pin s2\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[17] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[18\] " "Pin s2\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[18] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[19\] " "Pin s2\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[19] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[20\] " "Pin s2\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[20] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[21\] " "Pin s2\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[21] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[22\] " "Pin s2\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[22] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[23\] " "Pin s2\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[23] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[24\] " "Pin s2\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[24] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[25\] " "Pin s2\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[25] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[26\] " "Pin s2\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[26] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[27\] " "Pin s2\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[27] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[28\] " "Pin s2\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[28] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[29\] " "Pin s2\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[29] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[30\] " "Pin s2\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[30] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[31\] " "Pin s2\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { s2[31] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ctr " "Pin ctr not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ctr } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 14 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ctr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[0\] " "Pin inst_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[0] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[1\] " "Pin inst_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[1] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[2\] " "Pin inst_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[2] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[3\] " "Pin inst_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[3] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[4\] " "Pin inst_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[4] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[5\] " "Pin inst_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[5] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[6\] " "Pin inst_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[6] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[7\] " "Pin inst_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[7] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[8\] " "Pin inst_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[8] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[9\] " "Pin inst_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[9] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[10\] " "Pin inst_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[10] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[11\] " "Pin inst_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[11] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[12\] " "Pin inst_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[12] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[13\] " "Pin inst_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[13] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[14\] " "Pin inst_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[14] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[15\] " "Pin inst_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[15] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[16\] " "Pin inst_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[16] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[17\] " "Pin inst_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[17] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[18\] " "Pin inst_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[18] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[19\] " "Pin inst_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[19] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[20\] " "Pin inst_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[20] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[21\] " "Pin inst_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[21] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[22\] " "Pin inst_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[22] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[23\] " "Pin inst_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[23] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[24\] " "Pin inst_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[24] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[25\] " "Pin inst_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[25] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[26\] " "Pin inst_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[26] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[27\] " "Pin inst_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[27] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[28\] " "Pin inst_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[28] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[29\] " "Pin inst_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[29] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[30\] " "Pin inst_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[30] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst_out\[31\] " "Pin inst_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { inst_out[31] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[0] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[1] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[2] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[3] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[4] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[5] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[6] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[7] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[8] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[9] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[10] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[11] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[12] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[13] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[14] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[15] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[16\] " "Pin data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[16] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[17\] " "Pin data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[17] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[18\] " "Pin data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[18] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[19\] " "Pin data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[19] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[20\] " "Pin data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[20] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[21\] " "Pin data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[21] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[22\] " "Pin data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[22] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[23\] " "Pin data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[23] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[24\] " "Pin data\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[24] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[25\] " "Pin data\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[25] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[26\] " "Pin data\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[26] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[27\] " "Pin data\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[27] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[28\] " "Pin data\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[28] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[29\] " "Pin data\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[29] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[30\] " "Pin data\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[30] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[31\] " "Pin data\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { data[31] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[9\] " "Pin pc_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[9] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[10\] " "Pin pc_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[10] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[11\] " "Pin pc_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[11] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[12\] " "Pin pc_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[12] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[13\] " "Pin pc_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[13] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[14\] " "Pin pc_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[14] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[15\] " "Pin pc_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[15] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[16\] " "Pin pc_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[16] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[17\] " "Pin pc_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[17] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[18\] " "Pin pc_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[18] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[19\] " "Pin pc_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[19] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[20\] " "Pin pc_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[20] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[21\] " "Pin pc_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[21] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[22\] " "Pin pc_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[22] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[23\] " "Pin pc_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[23] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[24\] " "Pin pc_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[24] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[25\] " "Pin pc_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[25] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[26\] " "Pin pc_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[26] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[27\] " "Pin pc_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[27] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[28\] " "Pin pc_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[28] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[29\] " "Pin pc_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[29] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[30\] " "Pin pc_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[30] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[31\] " "Pin pc_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { pc_out[31] } } } { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1467848952684 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1467848952684 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1467848953174 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1467848953175 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1467848953240 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26 " "Destination node FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 554 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2161 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a27 " "Destination node FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 574 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2162 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a28 " "Destination node FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 594 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a29 " "Destination node FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 614 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a30 " "Destination node FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 634 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2165 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a31 " "Destination node FETCH:PIP1\|MemInst:MEM_INSTR\|altsyncram:altsyncram_component\|altsyncram_tl71:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_tl71.tdf" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/db/altsyncram_tl71.tdf" 654 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FETCH:PIP1|MemInst:MEM_INSTR|altsyncram:altsyncram_component|altsyncram_tl71:auto_generated|q_a[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953586 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467848953586 ""}  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 141 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2232 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467848953586 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DECODE:PIP2\|clk2  " "Automatically promoted node DECODE:PIP2\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1467848953588 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk " "Destination node clk" {  } { { "pipeline.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/pipeline.vhd" 141 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1467848953588 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1467848953588 ""}  } { { "DECODE.vhd" "" { Text "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/DECODE.vhd" 133 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DECODE:PIP2|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 0 { 0 ""} 0 2066 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1467848953588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1467848954027 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467848954033 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1467848954034 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467848954041 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1467848954485 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1467848954486 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1467848954486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1467848954486 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1467848954494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1467848954494 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1467848954503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1467848954746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "143 I/O " "Packed 143 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1467848954753 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "138 " "Created 138 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1467848954753 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1467848954753 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "184 unused 3.3V 0 184 0 " "Number of I/O pins in group: 184 (unused VREF, 3.3V VCCIO, 0 input, 184 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1467848954779 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1467848954779 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1467848954779 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 42 37 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 13 68 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 63 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 28 44 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1467848954780 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1467848954780 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1467848954780 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467848954979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1467848958596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467848961100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1467848961131 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1467848982297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467848982298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1467848982919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X84_Y13 X95_Y25 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25" {  } { { "loc" "" { Generic "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X84_Y13 to location X95_Y25"} 84 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1467848990830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1467848990830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467848997821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1467848997824 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1467848997824 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.03 " "Total time spent on timing analysis during the Fitter is 5.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1467848997960 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467848997974 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "271 " "Found 271 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[0\] 0 " "Pin \"ula_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[1\] 0 " "Pin \"ula_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[2\] 0 " "Pin \"ula_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[3\] 0 " "Pin \"ula_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[4\] 0 " "Pin \"ula_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[5\] 0 " "Pin \"ula_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[6\] 0 " "Pin \"ula_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[7\] 0 " "Pin \"ula_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[8\] 0 " "Pin \"ula_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[9\] 0 " "Pin \"ula_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[10\] 0 " "Pin \"ula_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[11\] 0 " "Pin \"ula_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[12\] 0 " "Pin \"ula_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[13\] 0 " "Pin \"ula_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[14\] 0 " "Pin \"ula_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[15\] 0 " "Pin \"ula_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[16\] 0 " "Pin \"ula_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[17\] 0 " "Pin \"ula_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[18\] 0 " "Pin \"ula_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[19\] 0 " "Pin \"ula_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[20\] 0 " "Pin \"ula_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[21\] 0 " "Pin \"ula_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[22\] 0 " "Pin \"ula_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[23\] 0 " "Pin \"ula_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[24\] 0 " "Pin \"ula_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[25\] 0 " "Pin \"ula_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[26\] 0 " "Pin \"ula_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[27\] 0 " "Pin \"ula_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[28\] 0 " "Pin \"ula_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[29\] 0 " "Pin \"ula_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[30\] 0 " "Pin \"ula_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ula_out\[31\] 0 " "Pin \"ula_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[7\] 0 " "Pin \"s1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[8\] 0 " "Pin \"s1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[9\] 0 " "Pin \"s1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[10\] 0 " "Pin \"s1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[11\] 0 " "Pin \"s1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[12\] 0 " "Pin \"s1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[13\] 0 " "Pin \"s1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[14\] 0 " "Pin \"s1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[15\] 0 " "Pin \"s1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[16\] 0 " "Pin \"s1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[17\] 0 " "Pin \"s1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[18\] 0 " "Pin \"s1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[19\] 0 " "Pin \"s1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[20\] 0 " "Pin \"s1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[21\] 0 " "Pin \"s1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[22\] 0 " "Pin \"s1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[23\] 0 " "Pin \"s1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[24\] 0 " "Pin \"s1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[25\] 0 " "Pin \"s1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[26\] 0 " "Pin \"s1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[27\] 0 " "Pin \"s1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[28\] 0 " "Pin \"s1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[29\] 0 " "Pin \"s1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[30\] 0 " "Pin \"s1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[31\] 0 " "Pin \"s1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[7\] 0 " "Pin \"s2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[8\] 0 " "Pin \"s2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[9\] 0 " "Pin \"s2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[10\] 0 " "Pin \"s2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[11\] 0 " "Pin \"s2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[12\] 0 " "Pin \"s2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[13\] 0 " "Pin \"s2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[14\] 0 " "Pin \"s2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[15\] 0 " "Pin \"s2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[16\] 0 " "Pin \"s2\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[17\] 0 " "Pin \"s2\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[18\] 0 " "Pin \"s2\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[19\] 0 " "Pin \"s2\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[20\] 0 " "Pin \"s2\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[21\] 0 " "Pin \"s2\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[22\] 0 " "Pin \"s2\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[23\] 0 " "Pin \"s2\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[24\] 0 " "Pin \"s2\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[25\] 0 " "Pin \"s2\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[26\] 0 " "Pin \"s2\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[27\] 0 " "Pin \"s2\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[28\] 0 " "Pin \"s2\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[29\] 0 " "Pin \"s2\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[30\] 0 " "Pin \"s2\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[31\] 0 " "Pin \"s2\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1\[0\] 0 " "Pin \"t1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1\[1\] 0 " "Pin \"t1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1\[2\] 0 " "Pin \"t1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1\[3\] 0 " "Pin \"t1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t1\[4\] 0 " "Pin \"t1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2\[0\] 0 " "Pin \"t2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2\[1\] 0 " "Pin \"t2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2\[2\] 0 " "Pin \"t2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2\[3\] 0 " "Pin \"t2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t2\[4\] 0 " "Pin \"t2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_ula\[0\] 0 " "Pin \"op_ula\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_ula\[1\] 0 " "Pin \"op_ula\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_ula\[2\] 0 " "Pin \"op_ula\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "op_ula\[3\] 0 " "Pin \"op_ula\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ctr 0 " "Pin \"ctr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[0\] 0 " "Pin \"inst_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[1\] 0 " "Pin \"inst_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[2\] 0 " "Pin \"inst_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[3\] 0 " "Pin \"inst_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[4\] 0 " "Pin \"inst_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[5\] 0 " "Pin \"inst_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[6\] 0 " "Pin \"inst_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[7\] 0 " "Pin \"inst_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[8\] 0 " "Pin \"inst_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[9\] 0 " "Pin \"inst_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[10\] 0 " "Pin \"inst_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[11\] 0 " "Pin \"inst_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[12\] 0 " "Pin \"inst_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[13\] 0 " "Pin \"inst_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[14\] 0 " "Pin \"inst_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[15\] 0 " "Pin \"inst_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[16\] 0 " "Pin \"inst_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[17\] 0 " "Pin \"inst_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[18\] 0 " "Pin \"inst_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[19\] 0 " "Pin \"inst_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[20\] 0 " "Pin \"inst_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[21\] 0 " "Pin \"inst_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[22\] 0 " "Pin \"inst_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[23\] 0 " "Pin \"inst_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[24\] 0 " "Pin \"inst_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[25\] 0 " "Pin \"inst_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[26\] 0 " "Pin \"inst_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[27\] 0 " "Pin \"inst_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[28\] 0 " "Pin \"inst_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[29\] 0 " "Pin \"inst_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[30\] 0 " "Pin \"inst_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst_out\[31\] 0 " "Pin \"inst_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[15\] 0 " "Pin \"data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[16\] 0 " "Pin \"data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[17\] 0 " "Pin \"data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[18\] 0 " "Pin \"data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[19\] 0 " "Pin \"data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[20\] 0 " "Pin \"data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[21\] 0 " "Pin \"data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[22\] 0 " "Pin \"data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[23\] 0 " "Pin \"data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[24\] 0 " "Pin \"data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[25\] 0 " "Pin \"data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[26\] 0 " "Pin \"data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[27\] 0 " "Pin \"data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[28\] 0 " "Pin \"data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[29\] 0 " "Pin \"data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[30\] 0 " "Pin \"data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[31\] 0 " "Pin \"data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[0\] 0 " "Pin \"pc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[1\] 0 " "Pin \"pc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[2\] 0 " "Pin \"pc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[3\] 0 " "Pin \"pc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[4\] 0 " "Pin \"pc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[5\] 0 " "Pin \"pc_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[6\] 0 " "Pin \"pc_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[7\] 0 " "Pin \"pc_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[8\] 0 " "Pin \"pc_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[9\] 0 " "Pin \"pc_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[10\] 0 " "Pin \"pc_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[11\] 0 " "Pin \"pc_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[12\] 0 " "Pin \"pc_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[13\] 0 " "Pin \"pc_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[14\] 0 " "Pin \"pc_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[15\] 0 " "Pin \"pc_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[16\] 0 " "Pin \"pc_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[17\] 0 " "Pin \"pc_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[18\] 0 " "Pin \"pc_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[19\] 0 " "Pin \"pc_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[20\] 0 " "Pin \"pc_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[21\] 0 " "Pin \"pc_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[22\] 0 " "Pin \"pc_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[23\] 0 " "Pin \"pc_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[24\] 0 " "Pin \"pc_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[25\] 0 " "Pin \"pc_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[26\] 0 " "Pin \"pc_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[27\] 0 " "Pin \"pc_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[28\] 0 " "Pin \"pc_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[29\] 0 " "Pin \"pc_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[30\] 0 " "Pin \"pc_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[31\] 0 " "Pin \"pc_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[0\] 0 " "Pin \"s7seg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[1\] 0 " "Pin \"s7seg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[2\] 0 " "Pin \"s7seg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[3\] 0 " "Pin \"s7seg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[4\] 0 " "Pin \"s7seg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[5\] 0 " "Pin \"s7seg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[6\] 0 " "Pin \"s7seg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg0\[7\] 0 " "Pin \"s7seg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[0\] 0 " "Pin \"s7seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[1\] 0 " "Pin \"s7seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[2\] 0 " "Pin \"s7seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[3\] 0 " "Pin \"s7seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[4\] 0 " "Pin \"s7seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[5\] 0 " "Pin \"s7seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[6\] 0 " "Pin \"s7seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg1\[7\] 0 " "Pin \"s7seg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[0\] 0 " "Pin \"s7seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[1\] 0 " "Pin \"s7seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[2\] 0 " "Pin \"s7seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[3\] 0 " "Pin \"s7seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[4\] 0 " "Pin \"s7seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[5\] 0 " "Pin \"s7seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[6\] 0 " "Pin \"s7seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg2\[7\] 0 " "Pin \"s7seg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[0\] 0 " "Pin \"s7seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[1\] 0 " "Pin \"s7seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[2\] 0 " "Pin \"s7seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[3\] 0 " "Pin \"s7seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[4\] 0 " "Pin \"s7seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[5\] 0 " "Pin \"s7seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[6\] 0 " "Pin \"s7seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg3\[7\] 0 " "Pin \"s7seg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[0\] 0 " "Pin \"s7seg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[1\] 0 " "Pin \"s7seg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[2\] 0 " "Pin \"s7seg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[3\] 0 " "Pin \"s7seg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[4\] 0 " "Pin \"s7seg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[5\] 0 " "Pin \"s7seg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[6\] 0 " "Pin \"s7seg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg4\[7\] 0 " "Pin \"s7seg4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[0\] 0 " "Pin \"s7seg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[1\] 0 " "Pin \"s7seg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[2\] 0 " "Pin \"s7seg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[3\] 0 " "Pin \"s7seg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[4\] 0 " "Pin \"s7seg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[5\] 0 " "Pin \"s7seg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[6\] 0 " "Pin \"s7seg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg5\[7\] 0 " "Pin \"s7seg5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[0\] 0 " "Pin \"s7seg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[1\] 0 " "Pin \"s7seg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[2\] 0 " "Pin \"s7seg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[3\] 0 " "Pin \"s7seg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[4\] 0 " "Pin \"s7seg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[5\] 0 " "Pin \"s7seg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[6\] 0 " "Pin \"s7seg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg6\[7\] 0 " "Pin \"s7seg6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[0\] 0 " "Pin \"s7seg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[1\] 0 " "Pin \"s7seg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[2\] 0 " "Pin \"s7seg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[3\] 0 " "Pin \"s7seg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[4\] 0 " "Pin \"s7seg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[5\] 0 " "Pin \"s7seg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[6\] 0 " "Pin \"s7seg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s7seg7\[7\] 0 " "Pin \"s7seg7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1467848998084 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1467848998084 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467848999418 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1467848999757 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1467849001248 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1467849002087 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1467849002178 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1467849002481 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1467849002483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/output_files/pipeline.fit.smsg " "Generated suppressed messages file C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/output_files/pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1467849002951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467849003977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 20:50:03 2016 " "Processing ended: Wed Jul 06 20:50:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467849003977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467849003977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467849003977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1467849003977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1467849004895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467849004896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 20:50:04 2016 " "Processing started: Wed Jul 06 20:50:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467849004896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1467849004896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1467849004896 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1467849007675 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1467849007793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467849008729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 20:50:08 2016 " "Processing ended: Wed Jul 06 20:50:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467849008729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467849008729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467849008729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1467849008729 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1467849009324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1467849009734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467849009735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 20:50:09 2016 " "Processing started: Wed Jul 06 20:50:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467849009735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467849009735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pipeline -c pipeline " "Command: quartus_sta pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467849009735 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1467849009824 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1467849010075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1467849010119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1467849010119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pipeline.sdc " "Synopsys Design Constraints File file not found: 'pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1467849010593 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1467849010594 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkIN clkIN " "create_clock -period 1.000 -name clkIN clkIN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010610 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010610 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1467849010643 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1467849010661 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1467849010725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.144 " "Worst-case setup slack is -16.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.144    -12580.573 clkIN  " "  -16.144    -12580.573 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849010729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.205 " "Worst-case hold slack is -3.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.205      -181.435 clkIN  " "   -3.205      -181.435 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849010758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.505 " "Worst-case recovery slack is -6.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.505        -6.505 clkIN  " "   -6.505        -6.505 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849010763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.561 " "Worst-case removal slack is 6.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.561         0.000 clkIN  " "    6.561         0.000 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849010769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.363 " "Worst-case minimum pulse width slack is -2.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363     -2095.544 clkIN  " "   -2.363     -2095.544 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849010774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849010774 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1467849011091 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1467849011093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1467849011250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.164 " "Worst-case setup slack is -7.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.164     -5860.079 clkIN  " "   -7.164     -5860.079 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849011258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.549 " "Worst-case hold slack is -1.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.549       -87.948 clkIN  " "   -1.549       -87.948 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849011278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.139 " "Worst-case recovery slack is -3.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139        -3.139 clkIN  " "   -3.139        -3.139 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849011287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.624 " "Worst-case removal slack is 3.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.624         0.000 clkIN  " "    3.624         0.000 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849011297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.215 " "Worst-case minimum pulse width slack is -2.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.215     -1994.016 clkIN  " "   -2.215     -1994.016 clkIN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1467849011306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1467849011306 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1467849011586 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467849011670 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1467849011677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467849011861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 20:50:11 2016 " "Processing ended: Wed Jul 06 20:50:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467849011861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467849011861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467849011861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467849011861 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1467849012789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1467849012790 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 20:50:12 2016 " "Processing started: Wed Jul 06 20:50:12 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1467849012790 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1467849012790 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1467849012790 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pipeline.vho\", \"pipeline_fast.vho pipeline_vhd.sdo pipeline_vhd_fast.sdo C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/simulation/modelsim/ simulation " "Generated files \"pipeline.vho\", \"pipeline_fast.vho\", \"pipeline_vhd.sdo\" and \"pipeline_vhd_fast.sdo\" in directory \"C:/Users/mp_ca/Desktop/Marcos Paulo/UnB/OAC/Projeto Final/Ingrid_Marcos/MIPS Pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1467849015310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1467849015434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 06 20:50:15 2016 " "Processing ended: Wed Jul 06 20:50:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1467849015434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1467849015434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1467849015434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467849015434 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus II Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1467849016044 ""}
