<Externals>
<cr namespace="llvm" access="none" depth="0" kind="class" name="BitVector" id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6" file="3" linestart="27" lineend="583">
<e parent="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6" access="private" name="" id="091fe7d1a666cfdbd5c5602d9bbe50d9_64c520bb5323e2d95a24fab0c98cbfdd" file="3" linestart="30" lineend="30" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<c name="BitVector" id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac" file="3" linestart="102" lineend="105" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="RHS" proto="llvm::BitVector &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</rrf>
</p>
<initlist id="091fe7d1a666cfdbd5c5602d9bbe50d9_4211ed3bd19b7825aeb5bd6157fa6cbb"/>
<initlist id="091fe7d1a666cfdbd5c5602d9bbe50d9_e64009f388f92201ab3d2a44f349f352"/>
<initlist id="091fe7d1a666cfdbd5c5602d9bbe50d9_b26bcf571501c636a74278f38ab1af92"/>
</c>
<m name="set" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" file="3" linestart="241" lineend="244" access="public" hasbody="true" isdef="true">
<fpt proto="llvm::BitVector &amp;">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
</fpt>
<p name="Idx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
</p>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MVT" id="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1" file="4" linestart="28" lineend="575">
<e parent="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1" access="public" name="SimpleValueType" id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5" file="4" linestart="30" lineend="154" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="i32" id="8082e5165c3f42665d6b82cf419bbd6a_1a266cda80c16bd496964787786bfb32" file="4" linestart="41" lineend="41">
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</ec>
</e>
<fl name="SimpleTy" id="8082e5165c3f42665d6b82cf419bbd6a_217a1f368948a1c90cd54fbc863bc3f6" file="4" linestart="156" lineend="156" isLiteral="true" access="public" proto="llvm::MVT::SimpleValueType">
<et>
<e id="8082e5165c3f42665d6b82cf419bbd6a_fd7482fa7d76a758a59a5a382f8a0df5"/>
</et>
</fl>
</cr>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="class" name="TargetRegisterClass" id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499" file="5" linestart="36" lineend="197" previous="d038367435b7928d04997491e912d58d_e5ad748063c898b7dab27775bba1a499"/>
<cr namespace="llvm" access="none" depth="0" pod="true" kind="struct" name="RegClassWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_2f8ca8e04525790126f5d7d94931f505" file="5" linestart="208" lineend="211">
<fl name="RegWeight" id="59642fb74cf5b58f433a7bdcb6c661d2_b8f174bcc6916138c614576be8752fdb" file="5" linestart="209" lineend="209" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="WeightLimit" id="59642fb74cf5b58f433a7bdcb6c661d2_ee28ee6ed098d08b0986dc08ed794fac" file="5" linestart="210" lineend="210" isLiteral="true" access="public" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
</cr>
<cr namespace="llvm" access="none" depth="1" kind="class" name="TargetRegisterInfo" id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659" file="5" linestart="219" lineend="828" previous="d038367435b7928d04997491e912d58d_2fd18b2e9f937d163d967e6f778ba659">
<base access="public">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</base>
<m name="isVirtualRegister" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" file="5" linestart="287" lineend="290" access="public" storage="static" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
</p>
</m>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="struct" name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025" file="6" linestart="31" lineend="61">
<fl name="ST" id="7ebe28b077af0dc3580f965a9216fd3f_a6f1cbe082acd933f1692c6fb6126786" file="6" linestart="33" lineend="33" isLiteral="true" isRef="true" access="public" proto="const llvm::AMDGPUSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</fl>
<c name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_f6fcb04eb8e9b3aedbffc258291a177a" file="6" linestart="35" lineend="35" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</p>
</c>
</cr>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MachineFunction" id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0" file="7" linestart="76" lineend="468" previous="59642fb74cf5b58f433a7bdcb6c661d2_7a76e175133a980deee19d81d954fcc0"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="AMDGPUSubtarget" id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db" file="8" linestart="30" lineend="195" previous="4aa57132a070f5f95fc9e8d80588fd61_ccee921ff17fb86771cc7950ec66d7db">
<e parent="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db" access="public" name="Generation" id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390" file="8" linestart="35" lineend="42" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<m name="getInstrInfo" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515" file="8" linestart="68" lineend="70" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</QualType>
</pt>
</fpt>
</m>
</cr>
<e namespace="R600_InstFlag" access="none" name="TIF" id="8a405bc59ef2d972356b3c5ea7ac2e78_6295a0cb79ac338d163fe862024b252f" file="9" linestart="31" lineend="50" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="ALU_INST" id="8a405bc59ef2d972356b3c5ea7ac2e78_1b3f0ee338dece57f209f4ab2adbc54b" file="9" linestart="45" lineend="45">
<et>
<e id="8a405bc59ef2d972356b3c5ea7ac2e78_6295a0cb79ac338d163fe862024b252f"/>
</et>
</ec>
</e>
<e namespace="OpName" access="none" name="VecOps" id="8a405bc59ef2d972356b3c5ea7ac2e78_ec0622143e8afee9497c48e0f8141a12" file="9" linestart="67" lineend="139" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="PRED_SEL_Z" id="8a405bc59ef2d972356b3c5ea7ac2e78_289481dea24d95b247a42d1ba22b978f" file="9" linestart="118" lineend="118">
<et>
<e id="8a405bc59ef2d972356b3c5ea7ac2e78_ec0622143e8afee9497c48e0f8141a12"/>
</et>
</ec>
</e>
<cr namespace="llvm" access="none" depth="1" kind="class" name="R600InstrInfo" id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2" file="10" linestart="32" lineend="291" previous="0a8f9d21b43518dea04c3a3cfc39569f_b912651a0ad4db5f86c30027af91c1f2">
<base access="public">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</base>
<e parent="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2" access="public" name="BankSwizzle" id="a1896e068a4912cd198f7c543a4b9cc3_54a2f2f69790175e3f42b150a210e539" file="10" linestart="52" lineend="59" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
</e>
<m name="reserveIndirectRegisters" id="a1896e068a4912cd198f7c543a4b9cc3_9130aab573e735f691a84d3e4bc103bc" file="10" linestart="212" lineend="213" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="Reserved" proto="llvm::BitVector &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</lrf>
</p>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
</p>
</m>
</cr>
<f name="_wassert" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" file="11" linestart="35" lineend="35" previous="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" extC="true" imported="true" access="none">
<fpt cc="cdecl" proto="void">
<bt name="void"/>
</fpt>
<p name="_Message" proto="const wchar_t *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="wchar_t"/>
</QualType>
</pt>
</p>
<p name="_File" proto="const wchar_t *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="wchar_t"/>
</QualType>
</pt>
</p>
<p name="_Line" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
</p>
</f>
</Externals>
